
STM32F407VET6_RTOS_ROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d34  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08008ec4  08008ec4  00009ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090dc  080090dc  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080090dc  080090dc  0000a0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090e4  080090e4  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090e4  080090e4  0000a0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080090e8  080090e8  0000a0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080090ec  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b060  2**0
                  CONTENTS
 10 .bss          00004eb0  20000060  20000060  0000b060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004f10  20004f10  0000b060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001eaef  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e9e  00000000  00000000  00029b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a60  00000000  00000000  0002da20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014a8  00000000  00000000  0002f480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000044df  00000000  00000000  00030928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d319  00000000  00000000  00034e07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7fbe  00000000  00000000  00052120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013a0de  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000077f0  00000000  00000000  0013a124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00141914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008eac 	.word	0x08008eac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08008eac 	.word	0x08008eac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f001 f922 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f85c 	bl	8000670 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 fbb0 	bl	8000d1c <MX_GPIO_Init>
  MX_DMA_Init();
 80005bc:	f000 fb8e 	bl	8000cdc <MX_DMA_Init>
  MX_CRC_Init();
 80005c0:	f000 f946 	bl	8000850 <MX_CRC_Init>
  MX_I2C1_Init();
 80005c4:	f000 f958 	bl	8000878 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80005c8:	f000 fb5e 	bl	8000c88 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80005cc:	f000 f90c 	bl	80007e8 <MX_CAN1_Init>
  MX_TIM7_Init();
 80005d0:	f000 fb24 	bl	8000c1c <MX_TIM7_Init>
  MX_TIM3_Init();
 80005d4:	f000 fa7a 	bl	8000acc <MX_TIM3_Init>
  MX_TIM1_Init();
 80005d8:	f000 f97c 	bl	80008d4 <MX_TIM1_Init>
  MX_TIM4_Init();
 80005dc:	f000 faca 	bl	8000b74 <MX_TIM4_Init>
  MX_TIM2_Init();
 80005e0:	f000 fa20 	bl	8000a24 <MX_TIM2_Init>
  MX_ADC1_Init();
 80005e4:	f000 f8ae 	bl	8000744 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1, rxBuf, RX_LEN);
 80005e8:	2220      	movs	r2, #32
 80005ea:	4914      	ldr	r1, [pc, #80]	@ (800063c <main+0x90>)
 80005ec:	4814      	ldr	r0, [pc, #80]	@ (8000640 <main+0x94>)
 80005ee:	f004 f9eb 	bl	80049c8 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005f2:	f004 ff17 	bl	8005424 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of uart_mutex */
  uart_mutexHandle = osMutexNew(&uart_mutex_attributes);
 80005f6:	4813      	ldr	r0, [pc, #76]	@ (8000644 <main+0x98>)
 80005f8:	f005 f80b 	bl	8005612 <osMutexNew>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a12      	ldr	r2, [pc, #72]	@ (8000648 <main+0x9c>)
 8000600:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000602:	4a12      	ldr	r2, [pc, #72]	@ (800064c <main+0xa0>)
 8000604:	2100      	movs	r1, #0
 8000606:	4812      	ldr	r0, [pc, #72]	@ (8000650 <main+0xa4>)
 8000608:	f004 ff56 	bl	80054b8 <osThreadNew>
 800060c:	4603      	mov	r3, r0
 800060e:	4a11      	ldr	r2, [pc, #68]	@ (8000654 <main+0xa8>)
 8000610:	6013      	str	r3, [r2, #0]

  /* creation of PWM_thread */
  PWM_threadHandle = osThreadNew(main2_pwm, NULL, &PWM_thread_attributes);
 8000612:	4a11      	ldr	r2, [pc, #68]	@ (8000658 <main+0xac>)
 8000614:	2100      	movs	r1, #0
 8000616:	4811      	ldr	r0, [pc, #68]	@ (800065c <main+0xb0>)
 8000618:	f004 ff4e 	bl	80054b8 <osThreadNew>
 800061c:	4603      	mov	r3, r0
 800061e:	4a10      	ldr	r2, [pc, #64]	@ (8000660 <main+0xb4>)
 8000620:	6013      	str	r3, [r2, #0]

  /* creation of UART_thread */
  UART_threadHandle = osThreadNew(main_uart, NULL, &UART_thread_attributes);
 8000622:	4a10      	ldr	r2, [pc, #64]	@ (8000664 <main+0xb8>)
 8000624:	2100      	movs	r1, #0
 8000626:	4810      	ldr	r0, [pc, #64]	@ (8000668 <main+0xbc>)
 8000628:	f004 ff46 	bl	80054b8 <osThreadNew>
 800062c:	4603      	mov	r3, r0
 800062e:	4a0f      	ldr	r2, [pc, #60]	@ (800066c <main+0xc0>)
 8000630:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000632:	f004 ff1b 	bl	800546c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000636:	bf00      	nop
 8000638:	e7fd      	b.n	8000636 <main+0x8a>
 800063a:	bf00      	nop
 800063c:	20000368 	.word	0x20000368
 8000640:	200002b0 	.word	0x200002b0
 8000644:	08008f8c 	.word	0x08008f8c
 8000648:	20000364 	.word	0x20000364
 800064c:	08008f20 	.word	0x08008f20
 8000650:	08000e59 	.word	0x08000e59
 8000654:	20000358 	.word	0x20000358
 8000658:	08008f44 	.word	0x08008f44
 800065c:	08000f75 	.word	0x08000f75
 8000660:	2000035c 	.word	0x2000035c
 8000664:	08008f68 	.word	0x08008f68
 8000668:	08000f95 	.word	0x08000f95
 800066c:	20000360 	.word	0x20000360

08000670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b094      	sub	sp, #80	@ 0x50
 8000674:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000676:	f107 0320 	add.w	r3, r7, #32
 800067a:	2230      	movs	r2, #48	@ 0x30
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f007 fdb8 	bl	80081f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
 8000692:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000694:	2300      	movs	r3, #0
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	4b28      	ldr	r3, [pc, #160]	@ (800073c <SystemClock_Config+0xcc>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800069c:	4a27      	ldr	r2, [pc, #156]	@ (800073c <SystemClock_Config+0xcc>)
 800069e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a4:	4b25      	ldr	r3, [pc, #148]	@ (800073c <SystemClock_Config+0xcc>)
 80006a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b0:	2300      	movs	r3, #0
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	4b22      	ldr	r3, [pc, #136]	@ (8000740 <SystemClock_Config+0xd0>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a21      	ldr	r2, [pc, #132]	@ (8000740 <SystemClock_Config+0xd0>)
 80006ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000740 <SystemClock_Config+0xd0>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006cc:	2301      	movs	r3, #1
 80006ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d6:	2302      	movs	r3, #2
 80006d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006e0:	2304      	movs	r3, #4
 80006e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006e4:	2364      	movs	r3, #100	@ 0x64
 80006e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006e8:	2302      	movs	r3, #2
 80006ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006ec:	2304      	movs	r3, #4
 80006ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f0:	f107 0320 	add.w	r3, r7, #32
 80006f4:	4618      	mov	r0, r3
 80006f6:	f002 fba1 	bl	8002e3c <HAL_RCC_OscConfig>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000700:	f000 fc6a 	bl	8000fd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000704:	230f      	movs	r3, #15
 8000706:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000708:	2302      	movs	r3, #2
 800070a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000710:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000714:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000716:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800071a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800071c:	f107 030c 	add.w	r3, r7, #12
 8000720:	2103      	movs	r1, #3
 8000722:	4618      	mov	r0, r3
 8000724:	f002 fe02 	bl	800332c <HAL_RCC_ClockConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800072e:	f000 fc53 	bl	8000fd8 <Error_Handler>
  }
}
 8000732:	bf00      	nop
 8000734:	3750      	adds	r7, #80	@ 0x50
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40023800 	.word	0x40023800
 8000740:	40007000 	.word	0x40007000

08000744 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800074a:	463b      	mov	r3, r7
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000756:	4b21      	ldr	r3, [pc, #132]	@ (80007dc <MX_ADC1_Init+0x98>)
 8000758:	4a21      	ldr	r2, [pc, #132]	@ (80007e0 <MX_ADC1_Init+0x9c>)
 800075a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800075c:	4b1f      	ldr	r3, [pc, #124]	@ (80007dc <MX_ADC1_Init+0x98>)
 800075e:	2200      	movs	r2, #0
 8000760:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000762:	4b1e      	ldr	r3, [pc, #120]	@ (80007dc <MX_ADC1_Init+0x98>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000768:	4b1c      	ldr	r3, [pc, #112]	@ (80007dc <MX_ADC1_Init+0x98>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800076e:	4b1b      	ldr	r3, [pc, #108]	@ (80007dc <MX_ADC1_Init+0x98>)
 8000770:	2200      	movs	r2, #0
 8000772:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000774:	4b19      	ldr	r3, [pc, #100]	@ (80007dc <MX_ADC1_Init+0x98>)
 8000776:	2200      	movs	r2, #0
 8000778:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800077c:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <MX_ADC1_Init+0x98>)
 800077e:	2200      	movs	r2, #0
 8000780:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000782:	4b16      	ldr	r3, [pc, #88]	@ (80007dc <MX_ADC1_Init+0x98>)
 8000784:	4a17      	ldr	r2, [pc, #92]	@ (80007e4 <MX_ADC1_Init+0xa0>)
 8000786:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000788:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <MX_ADC1_Init+0x98>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800078e:	4b13      	ldr	r3, [pc, #76]	@ (80007dc <MX_ADC1_Init+0x98>)
 8000790:	2201      	movs	r2, #1
 8000792:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000794:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <MX_ADC1_Init+0x98>)
 8000796:	2200      	movs	r2, #0
 8000798:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800079c:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <MX_ADC1_Init+0x98>)
 800079e:	2201      	movs	r2, #1
 80007a0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a2:	480e      	ldr	r0, [pc, #56]	@ (80007dc <MX_ADC1_Init+0x98>)
 80007a4:	f001 f86a 	bl	800187c <HAL_ADC_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007ae:	f000 fc13 	bl	8000fd8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80007b2:	2303      	movs	r3, #3
 80007b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80007b6:	2301      	movs	r3, #1
 80007b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80007ba:	2300      	movs	r3, #0
 80007bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007be:	463b      	mov	r3, r7
 80007c0:	4619      	mov	r1, r3
 80007c2:	4806      	ldr	r0, [pc, #24]	@ (80007dc <MX_ADC1_Init+0x98>)
 80007c4:	f001 f89e 	bl	8001904 <HAL_ADC_ConfigChannel>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80007ce:	f000 fc03 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	2000007c 	.word	0x2000007c
 80007e0:	40012000 	.word	0x40012000
 80007e4:	0f000001 	.word	0x0f000001

080007e8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007ec:	4b16      	ldr	r3, [pc, #88]	@ (8000848 <MX_CAN1_Init+0x60>)
 80007ee:	4a17      	ldr	r2, [pc, #92]	@ (800084c <MX_CAN1_Init+0x64>)
 80007f0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80007f2:	4b15      	ldr	r3, [pc, #84]	@ (8000848 <MX_CAN1_Init+0x60>)
 80007f4:	2210      	movs	r2, #16
 80007f6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007f8:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <MX_CAN1_Init+0x60>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007fe:	4b12      	ldr	r3, [pc, #72]	@ (8000848 <MX_CAN1_Init+0x60>)
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000804:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <MX_CAN1_Init+0x60>)
 8000806:	2200      	movs	r2, #0
 8000808:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800080a:	4b0f      	ldr	r3, [pc, #60]	@ (8000848 <MX_CAN1_Init+0x60>)
 800080c:	2200      	movs	r2, #0
 800080e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000810:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <MX_CAN1_Init+0x60>)
 8000812:	2200      	movs	r2, #0
 8000814:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000816:	4b0c      	ldr	r3, [pc, #48]	@ (8000848 <MX_CAN1_Init+0x60>)
 8000818:	2200      	movs	r2, #0
 800081a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800081c:	4b0a      	ldr	r3, [pc, #40]	@ (8000848 <MX_CAN1_Init+0x60>)
 800081e:	2200      	movs	r2, #0
 8000820:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000822:	4b09      	ldr	r3, [pc, #36]	@ (8000848 <MX_CAN1_Init+0x60>)
 8000824:	2200      	movs	r2, #0
 8000826:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000828:	4b07      	ldr	r3, [pc, #28]	@ (8000848 <MX_CAN1_Init+0x60>)
 800082a:	2200      	movs	r2, #0
 800082c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <MX_CAN1_Init+0x60>)
 8000830:	2200      	movs	r2, #0
 8000832:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000834:	4804      	ldr	r0, [pc, #16]	@ (8000848 <MX_CAN1_Init+0x60>)
 8000836:	f001 fa83 	bl	8001d40 <HAL_CAN_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000840:	f000 fbca 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	200000c4 	.word	0x200000c4
 800084c:	40006400 	.word	0x40006400

08000850 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_CRC_Init+0x20>)
 8000856:	4a07      	ldr	r2, [pc, #28]	@ (8000874 <MX_CRC_Init+0x24>)
 8000858:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_CRC_Init+0x20>)
 800085c:	f001 fc4e 	bl	80020fc <HAL_CRC_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000866:	f000 fbb7 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	200000ec 	.word	0x200000ec
 8000874:	40023000 	.word	0x40023000

08000878 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800087c:	4b12      	ldr	r3, [pc, #72]	@ (80008c8 <MX_I2C1_Init+0x50>)
 800087e:	4a13      	ldr	r2, [pc, #76]	@ (80008cc <MX_I2C1_Init+0x54>)
 8000880:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000882:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <MX_I2C1_Init+0x50>)
 8000884:	4a12      	ldr	r2, [pc, #72]	@ (80008d0 <MX_I2C1_Init+0x58>)
 8000886:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000888:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <MX_I2C1_Init+0x50>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800088e:	4b0e      	ldr	r3, [pc, #56]	@ (80008c8 <MX_I2C1_Init+0x50>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000894:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <MX_I2C1_Init+0x50>)
 8000896:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800089a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800089c:	4b0a      	ldr	r3, [pc, #40]	@ (80008c8 <MX_I2C1_Init+0x50>)
 800089e:	2200      	movs	r2, #0
 80008a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008a2:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <MX_I2C1_Init+0x50>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008a8:	4b07      	ldr	r3, [pc, #28]	@ (80008c8 <MX_I2C1_Init+0x50>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <MX_I2C1_Init+0x50>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008b4:	4804      	ldr	r0, [pc, #16]	@ (80008c8 <MX_I2C1_Init+0x50>)
 80008b6:	f002 f97d 	bl	8002bb4 <HAL_I2C_Init>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008c0:	f000 fb8a 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200000f4 	.word	0x200000f4
 80008cc:	40005400 	.word	0x40005400
 80008d0:	00061a80 	.word	0x00061a80

080008d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b092      	sub	sp, #72	@ 0x48
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
 80008f2:	611a      	str	r2, [r3, #16]
 80008f4:	615a      	str	r2, [r3, #20]
 80008f6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	2220      	movs	r2, #32
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f007 fc78 	bl	80081f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000904:	4b45      	ldr	r3, [pc, #276]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000906:	4a46      	ldr	r2, [pc, #280]	@ (8000a20 <MX_TIM1_Init+0x14c>)
 8000908:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800090a:	4b44      	ldr	r3, [pc, #272]	@ (8000a1c <MX_TIM1_Init+0x148>)
 800090c:	2200      	movs	r2, #0
 800090e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000910:	4b42      	ldr	r3, [pc, #264]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000912:	2260      	movs	r2, #96	@ 0x60
 8000914:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1665;
 8000916:	4b41      	ldr	r3, [pc, #260]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000918:	f240 6281 	movw	r2, #1665	@ 0x681
 800091c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800091e:	4b3f      	ldr	r3, [pc, #252]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000924:	4b3d      	ldr	r3, [pc, #244]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000926:	2200      	movs	r2, #0
 8000928:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800092a:	4b3c      	ldr	r3, [pc, #240]	@ (8000a1c <MX_TIM1_Init+0x148>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000930:	483a      	ldr	r0, [pc, #232]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000932:	f003 f875 	bl	8003a20 <HAL_TIM_PWM_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800093c:	f000 fb4c 	bl	8000fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000940:	2300      	movs	r3, #0
 8000942:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000944:	2300      	movs	r3, #0
 8000946:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000948:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800094c:	4619      	mov	r1, r3
 800094e:	4833      	ldr	r0, [pc, #204]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000950:	f003 ff08 	bl	8004764 <HAL_TIMEx_MasterConfigSynchronization>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800095a:	f000 fb3d 	bl	8000fd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800095e:	2360      	movs	r3, #96	@ 0x60
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000966:	2300      	movs	r3, #0
 8000968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800096a:	2300      	movs	r3, #0
 800096c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800096e:	2300      	movs	r3, #0
 8000970:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000972:	2300      	movs	r3, #0
 8000974:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000976:	2300      	movs	r3, #0
 8000978:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800097a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800097e:	2200      	movs	r2, #0
 8000980:	4619      	mov	r1, r3
 8000982:	4826      	ldr	r0, [pc, #152]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000984:	f003 fb88 	bl	8004098 <HAL_TIM_PWM_ConfigChannel>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800098e:	f000 fb23 	bl	8000fd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000992:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000996:	2204      	movs	r2, #4
 8000998:	4619      	mov	r1, r3
 800099a:	4820      	ldr	r0, [pc, #128]	@ (8000a1c <MX_TIM1_Init+0x148>)
 800099c:	f003 fb7c 	bl	8004098 <HAL_TIM_PWM_ConfigChannel>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80009a6:	f000 fb17 	bl	8000fd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ae:	2208      	movs	r2, #8
 80009b0:	4619      	mov	r1, r3
 80009b2:	481a      	ldr	r0, [pc, #104]	@ (8000a1c <MX_TIM1_Init+0x148>)
 80009b4:	f003 fb70 	bl	8004098 <HAL_TIM_PWM_ConfigChannel>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80009be:	f000 fb0b 	bl	8000fd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009c6:	220c      	movs	r2, #12
 80009c8:	4619      	mov	r1, r3
 80009ca:	4814      	ldr	r0, [pc, #80]	@ (8000a1c <MX_TIM1_Init+0x148>)
 80009cc:	f003 fb64 	bl	8004098 <HAL_TIM_PWM_ConfigChannel>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80009d6:	f000 faff 	bl	8000fd8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009da:	2300      	movs	r3, #0
 80009dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009de:	2300      	movs	r3, #0
 80009e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009ea:	2300      	movs	r3, #0
 80009ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80009ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80009f4:	2300      	movs	r3, #0
 80009f6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80009f8:	1d3b      	adds	r3, r7, #4
 80009fa:	4619      	mov	r1, r3
 80009fc:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <MX_TIM1_Init+0x148>)
 80009fe:	f003 ff2d 	bl	800485c <HAL_TIMEx_ConfigBreakDeadTime>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8000a08:	f000 fae6 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a0c:	4803      	ldr	r0, [pc, #12]	@ (8000a1c <MX_TIM1_Init+0x148>)
 8000a0e:	f000 fd21 	bl	8001454 <HAL_TIM_MspPostInit>

}
 8000a12:	bf00      	nop
 8000a14:	3748      	adds	r7, #72	@ 0x48
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20000148 	.word	0x20000148
 8000a20:	40010000 	.word	0x40010000

08000a24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08c      	sub	sp, #48	@ 0x30
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a2a:	f107 030c 	add.w	r3, r7, #12
 8000a2e:	2224      	movs	r2, #36	@ 0x24
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f007 fbde 	bl	80081f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a40:	4b21      	ldr	r3, [pc, #132]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000a42:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000a56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a62:	4b19      	ldr	r3, [pc, #100]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a70:	2301      	movs	r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a80:	2301      	movs	r3, #1
 8000a82:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000a8c:	f107 030c 	add.w	r3, r7, #12
 8000a90:	4619      	mov	r1, r3
 8000a92:	480d      	ldr	r0, [pc, #52]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000a94:	f003 f8dc 	bl	8003c50 <HAL_TIM_Encoder_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000a9e:	f000 fa9b 	bl	8000fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	4619      	mov	r1, r3
 8000aae:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <MX_TIM2_Init+0xa4>)
 8000ab0:	f003 fe58 	bl	8004764 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000aba:	f000 fa8d 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000abe:	bf00      	nop
 8000ac0:	3730      	adds	r7, #48	@ 0x30
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000190 	.word	0x20000190

08000acc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08c      	sub	sp, #48	@ 0x30
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ad2:	f107 030c 	add.w	r3, r7, #12
 8000ad6:	2224      	movs	r2, #36	@ 0x24
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f007 fb8a 	bl	80081f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ae8:	4b20      	ldr	r3, [pc, #128]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000aea:	4a21      	ldr	r2, [pc, #132]	@ (8000b70 <MX_TIM3_Init+0xa4>)
 8000aec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000aee:	4b1f      	ldr	r3, [pc, #124]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000afa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000afc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b02:	4b1a      	ldr	r3, [pc, #104]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b08:	4b18      	ldr	r3, [pc, #96]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b16:	2301      	movs	r3, #1
 8000b18:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b22:	2300      	movs	r3, #0
 8000b24:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b26:	2301      	movs	r3, #1
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000b32:	f107 030c 	add.w	r3, r7, #12
 8000b36:	4619      	mov	r1, r3
 8000b38:	480c      	ldr	r0, [pc, #48]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000b3a:	f003 f889 	bl	8003c50 <HAL_TIM_Encoder_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000b44:	f000 fa48 	bl	8000fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	4619      	mov	r1, r3
 8000b54:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <MX_TIM3_Init+0xa0>)
 8000b56:	f003 fe05 	bl	8004764 <HAL_TIMEx_MasterConfigSynchronization>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000b60:	f000 fa3a 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b64:	bf00      	nop
 8000b66:	3730      	adds	r7, #48	@ 0x30
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	200001d8 	.word	0x200001d8
 8000b70:	40000400 	.word	0x40000400

08000b74 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08c      	sub	sp, #48	@ 0x30
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b7a:	f107 030c 	add.w	r3, r7, #12
 8000b7e:	2224      	movs	r2, #36	@ 0x24
 8000b80:	2100      	movs	r1, #0
 8000b82:	4618      	mov	r0, r3
 8000b84:	f007 fb36 	bl	80081f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000b90:	4b20      	ldr	r3, [pc, #128]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000b92:	4a21      	ldr	r2, [pc, #132]	@ (8000c18 <MX_TIM4_Init+0xa4>)
 8000b94:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000b96:	4b1f      	ldr	r3, [pc, #124]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000ba4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ba8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000baa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bb0:	4b18      	ldr	r3, [pc, #96]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000bda:	f107 030c 	add.w	r3, r7, #12
 8000bde:	4619      	mov	r1, r3
 8000be0:	480c      	ldr	r0, [pc, #48]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000be2:	f003 f835 	bl	8003c50 <HAL_TIM_Encoder_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000bec:	f000 f9f4 	bl	8000fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000bf8:	1d3b      	adds	r3, r7, #4
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <MX_TIM4_Init+0xa0>)
 8000bfe:	f003 fdb1 	bl	8004764 <HAL_TIMEx_MasterConfigSynchronization>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000c08:	f000 f9e6 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000c0c:	bf00      	nop
 8000c0e:	3730      	adds	r7, #48	@ 0x30
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	20000220 	.word	0x20000220
 8000c18:	40000800 	.word	0x40000800

08000c1c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c22:	463b      	mov	r3, r7
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000c2a:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <MX_TIM7_Init+0x64>)
 8000c2c:	4a15      	ldr	r2, [pc, #84]	@ (8000c84 <MX_TIM7_Init+0x68>)
 8000c2e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 50-1;
 8000c30:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <MX_TIM7_Init+0x64>)
 8000c32:	2231      	movs	r2, #49	@ 0x31
 8000c34:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c36:	4b12      	ldr	r3, [pc, #72]	@ (8000c80 <MX_TIM7_Init+0x64>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000c3c:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <MX_TIM7_Init+0x64>)
 8000c3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c42:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c44:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <MX_TIM7_Init+0x64>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000c4a:	480d      	ldr	r0, [pc, #52]	@ (8000c80 <MX_TIM7_Init+0x64>)
 8000c4c:	f002 fdc0 	bl	80037d0 <HAL_TIM_Base_Init>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000c56:	f000 f9bf 	bl	8000fd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000c62:	463b      	mov	r3, r7
 8000c64:	4619      	mov	r1, r3
 8000c66:	4806      	ldr	r0, [pc, #24]	@ (8000c80 <MX_TIM7_Init+0x64>)
 8000c68:	f003 fd7c 	bl	8004764 <HAL_TIMEx_MasterConfigSynchronization>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000c72:	f000 f9b1 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000268 	.word	0x20000268
 8000c84:	40001400 	.word	0x40001400

08000c88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000c8e:	4a12      	ldr	r2, [pc, #72]	@ (8000cd8 <MX_USART1_UART_Init+0x50>)
 8000c90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c92:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000c94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cac:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000cae:	220c      	movs	r2, #12
 8000cb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cb2:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cbe:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <MX_USART1_UART_Init+0x4c>)
 8000cc0:	f003 fe32 	bl	8004928 <HAL_UART_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cca:	f000 f985 	bl	8000fd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	200002b0 	.word	0x200002b0
 8000cd8:	40011000 	.word	0x40011000

08000cdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	607b      	str	r3, [r7, #4]
 8000ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d18 <MX_DMA_Init+0x3c>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cea:	4a0b      	ldr	r2, [pc, #44]	@ (8000d18 <MX_DMA_Init+0x3c>)
 8000cec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <MX_DMA_Init+0x3c>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2105      	movs	r1, #5
 8000d02:	203a      	movs	r0, #58	@ 0x3a
 8000d04:	f001 f9d0 	bl	80020a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000d08:	203a      	movs	r0, #58	@ 0x3a
 8000d0a:	f001 f9e9 	bl	80020e0 <HAL_NVIC_EnableIRQ>

}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800

08000d1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08c      	sub	sp, #48	@ 0x30
 8000d20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d22:	f107 031c 	add.w	r3, r7, #28
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	60da      	str	r2, [r3, #12]
 8000d30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	61bb      	str	r3, [r7, #24]
 8000d36:	4b34      	ldr	r3, [pc, #208]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a33      	ldr	r2, [pc, #204]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b31      	ldr	r3, [pc, #196]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d4a:	61bb      	str	r3, [r7, #24]
 8000d4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
 8000d52:	4b2d      	ldr	r3, [pc, #180]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a2c      	ldr	r2, [pc, #176]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f003 0301 	and.w	r3, r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	4b26      	ldr	r3, [pc, #152]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d72:	4a25      	ldr	r2, [pc, #148]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d74:	f043 0310 	orr.w	r3, r3, #16
 8000d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7a:	4b23      	ldr	r3, [pc, #140]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	f003 0310 	and.w	r3, r3, #16
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d90:	f043 0308 	orr.w	r3, r3, #8
 8000d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d96:	4b1c      	ldr	r3, [pc, #112]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	f003 0308 	and.w	r3, r3, #8
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	60bb      	str	r3, [r7, #8]
 8000da6:	4b18      	ldr	r3, [pc, #96]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	4a17      	ldr	r2, [pc, #92]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000dac:	f043 0304 	orr.w	r3, r3, #4
 8000db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db2:	4b15      	ldr	r3, [pc, #84]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	60bb      	str	r3, [r7, #8]
 8000dbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	4a10      	ldr	r2, [pc, #64]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000dc8:	f043 0302 	orr.w	r3, r3, #2
 8000dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dce:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <MX_GPIO_Init+0xec>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	21c0      	movs	r1, #192	@ 0xc0
 8000dde:	480b      	ldr	r0, [pc, #44]	@ (8000e0c <MX_GPIO_Init+0xf0>)
 8000de0:	f001 feb4 	bl	8002b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000de4:	23c0      	movs	r3, #192	@ 0xc0
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de8:	2301      	movs	r3, #1
 8000dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df4:	f107 031c 	add.w	r3, r7, #28
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4804      	ldr	r0, [pc, #16]	@ (8000e0c <MX_GPIO_Init+0xf0>)
 8000dfc:	f001 fd0a 	bl	8002814 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e00:	bf00      	nop
 8000e02:	3730      	adds	r7, #48	@ 0x30
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020000 	.word	0x40020000

08000e10 <HAL_UART_RxCpltCallback>:
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);
}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a08      	ldr	r2, [pc, #32]	@ (8000e40 <HAL_UART_RxCpltCallback+0x30>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d10a      	bne.n	8000e38 <HAL_UART_RxCpltCallback+0x28>
    {
        sscanf((char*)rxBuf, "%ld/%ld", &setpoint1, &setpoint2);
 8000e22:	4b08      	ldr	r3, [pc, #32]	@ (8000e44 <HAL_UART_RxCpltCallback+0x34>)
 8000e24:	4a08      	ldr	r2, [pc, #32]	@ (8000e48 <HAL_UART_RxCpltCallback+0x38>)
 8000e26:	4909      	ldr	r1, [pc, #36]	@ (8000e4c <HAL_UART_RxCpltCallback+0x3c>)
 8000e28:	4809      	ldr	r0, [pc, #36]	@ (8000e50 <HAL_UART_RxCpltCallback+0x40>)
 8000e2a:	f007 f9b5 	bl	8008198 <siscanf>

        HAL_UART_Receive_DMA(&huart1, rxBuf, RX_LEN);
 8000e2e:	2220      	movs	r2, #32
 8000e30:	4907      	ldr	r1, [pc, #28]	@ (8000e50 <HAL_UART_RxCpltCallback+0x40>)
 8000e32:	4808      	ldr	r0, [pc, #32]	@ (8000e54 <HAL_UART_RxCpltCallback+0x44>)
 8000e34:	f003 fdc8 	bl	80049c8 <HAL_UART_Receive_DMA>
    }
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40011000 	.word	0x40011000
 8000e44:	2000038c 	.word	0x2000038c
 8000e48:	20000388 	.word	0x20000388
 8000e4c:	08008ef4 	.word	0x08008ef4
 8000e50:	20000368 	.word	0x20000368
 8000e54:	200002b0 	.word	0x200002b0

08000e58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start(&htim7); // delay_us timer
 8000e60:	483d      	ldr	r0, [pc, #244]	@ (8000f58 <StartDefaultTask+0x100>)
 8000e62:	f002 fd05 	bl	8003870 <HAL_TIM_Base_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); //MOTOR 2 PWM
 8000e66:	2100      	movs	r1, #0
 8000e68:	483c      	ldr	r0, [pc, #240]	@ (8000f5c <StartDefaultTask+0x104>)
 8000e6a:	f002 fe29 	bl	8003ac0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000e6e:	2104      	movs	r1, #4
 8000e70:	483a      	ldr	r0, [pc, #232]	@ (8000f5c <StartDefaultTask+0x104>)
 8000e72:	f002 fe25 	bl	8003ac0 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); //MOTOR 1 PWM
 8000e76:	2108      	movs	r1, #8
 8000e78:	4838      	ldr	r0, [pc, #224]	@ (8000f5c <StartDefaultTask+0x104>)
 8000e7a:	f002 fe21 	bl	8003ac0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000e7e:	210c      	movs	r1, #12
 8000e80:	4836      	ldr	r0, [pc, #216]	@ (8000f5c <StartDefaultTask+0x104>)
 8000e82:	f002 fe1d 	bl	8003ac0 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1); //MOTOR 2 ENCODER
 8000e86:	2100      	movs	r1, #0
 8000e88:	4835      	ldr	r0, [pc, #212]	@ (8000f60 <StartDefaultTask+0x108>)
 8000e8a:	f002 ff87 	bl	8003d9c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 8000e8e:	2104      	movs	r1, #4
 8000e90:	4833      	ldr	r0, [pc, #204]	@ (8000f60 <StartDefaultTask+0x108>)
 8000e92:	f002 ff83 	bl	8003d9c <HAL_TIM_Encoder_Start>

    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1); //MOTOR 1 ENCODER
 8000e96:	2100      	movs	r1, #0
 8000e98:	4832      	ldr	r0, [pc, #200]	@ (8000f64 <StartDefaultTask+0x10c>)
 8000e9a:	f002 ff7f 	bl	8003d9c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_2);
 8000e9e:	2104      	movs	r1, #4
 8000ea0:	4830      	ldr	r0, [pc, #192]	@ (8000f64 <StartDefaultTask+0x10c>)
 8000ea2:	f002 ff7b 	bl	8003d9c <HAL_TIM_Encoder_Start>

    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1); //ROTARY ENCODER
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	482f      	ldr	r0, [pc, #188]	@ (8000f68 <StartDefaultTask+0x110>)
 8000eaa:	f002 ff77 	bl	8003d9c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 8000eae:	2104      	movs	r1, #4
 8000eb0:	482d      	ldr	r0, [pc, #180]	@ (8000f68 <StartDefaultTask+0x110>)
 8000eb2:	f002 ff73 	bl	8003d9c <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  for(;;)
  {

	  int16_t motor1_ticks = __HAL_TIM_GET_COUNTER(&htim3);
 8000eb6:	4b2b      	ldr	r3, [pc, #172]	@ (8000f64 <StartDefaultTask+0x10c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ebc:	827b      	strh	r3, [r7, #18]

	  int32_t p_error = setpoint1 - motor1_ticks;
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8000f6c <StartDefaultTask+0x114>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	60fb      	str	r3, [r7, #12]

	  float Kp = 0.8;
 8000eca:	4b29      	ldr	r3, [pc, #164]	@ (8000f70 <StartDefaultTask+0x118>)
 8000ecc:	60bb      	str	r3, [r7, #8]
	  int32_t m1_pwm = abs(p_error) * Kp;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	bfb8      	it	lt
 8000ed4:	425b      	neglt	r3, r3
 8000ed6:	ee07 3a90 	vmov	s15, r3
 8000eda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ede:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ee6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000eea:	ee17 3a90 	vmov	r3, s15
 8000eee:	617b      	str	r3, [r7, #20]
	  if (m1_pwm > 999) m1_pwm = 999;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ef6:	db02      	blt.n	8000efe <StartDefaultTask+0xa6>
 8000ef8:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8000efc:	617b      	str	r3, [r7, #20]

	  if(p_error > 100){
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	2b64      	cmp	r3, #100	@ 0x64
 8000f02:	dd0c      	ble.n	8000f1e <StartDefaultTask+0xc6>
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000f04:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <StartDefaultTask+0x104>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	63da      	str	r2, [r3, #60]	@ 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(m1_pwm));
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000f12:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <StartDefaultTask+0x104>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f1c:	e018      	b.n	8000f50 <StartDefaultTask+0xf8>
	  }else if (p_error < -100){
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000f24:	da0c      	bge.n	8000f40 <StartDefaultTask+0xe8>
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, abs(m1_pwm));
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000f2c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000f30:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <StartDefaultTask+0x104>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	63da      	str	r2, [r3, #60]	@ 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000f36:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <StartDefaultTask+0x104>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f3e:	e007      	b.n	8000f50 <StartDefaultTask+0xf8>
	  }else{
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <StartDefaultTask+0x104>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2200      	movs	r2, #0
 8000f46:	63da      	str	r2, [r3, #60]	@ 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8000f48:	4b04      	ldr	r3, [pc, #16]	@ (8000f5c <StartDefaultTask+0x104>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	641a      	str	r2, [r3, #64]	@ 0x40
	  }*/

	  //uint8_t temp, hum, res;
	  //res = DHT_ReadData(&temp, &hum);

	  osDelay(10);
 8000f50:	200a      	movs	r0, #10
 8000f52:	f004 fb43 	bl	80055dc <osDelay>
  {
 8000f56:	e7ae      	b.n	8000eb6 <StartDefaultTask+0x5e>
 8000f58:	20000268 	.word	0x20000268
 8000f5c:	20000148 	.word	0x20000148
 8000f60:	20000190 	.word	0x20000190
 8000f64:	200001d8 	.word	0x200001d8
 8000f68:	20000220 	.word	0x20000220
 8000f6c:	20000388 	.word	0x20000388
 8000f70:	3f4ccccd 	.word	0x3f4ccccd

08000f74 <main2_pwm>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main2_pwm */
void main2_pwm(void *argument)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main2_pwm */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);  // Toggle LED
 8000f7c:	2140      	movs	r1, #64	@ 0x40
 8000f7e:	4804      	ldr	r0, [pc, #16]	@ (8000f90 <main2_pwm+0x1c>)
 8000f80:	f001 fdfd 	bl	8002b7e <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000f84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f88:	f004 fb28 	bl	80055dc <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);  // Toggle LED
 8000f8c:	bf00      	nop
 8000f8e:	e7f5      	b.n	8000f7c <main2_pwm+0x8>
 8000f90:	40020000 	.word	0x40020000

08000f94 <main_uart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main_uart */
void main_uart(void *argument)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main_uart */

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);  // Toggle LED
 8000f9c:	2180      	movs	r1, #128	@ 0x80
 8000f9e:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <main_uart+0x1c>)
 8000fa0:	f001 fded 	bl	8002b7e <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8000fa4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fa8:	f004 fb18 	bl	80055dc <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);  // Toggle LED
 8000fac:	bf00      	nop
 8000fae:	e7f5      	b.n	8000f9c <main_uart+0x8>
 8000fb0:	40020000 	.word	0x40020000

08000fb4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a04      	ldr	r2, [pc, #16]	@ (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d101      	bne.n	8000fca <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000fc6:	f000 fc39 	bl	800183c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40001000 	.word	0x40001000

08000fd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
}
 8000fde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <Error_Handler+0x8>

08000fe4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <HAL_MspInit+0x54>)
 8000ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff2:	4a11      	ldr	r2, [pc, #68]	@ (8001038 <HAL_MspInit+0x54>)
 8000ff4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ff8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <HAL_MspInit+0x54>)
 8000ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	603b      	str	r3, [r7, #0]
 800100a:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <HAL_MspInit+0x54>)
 800100c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800100e:	4a0a      	ldr	r2, [pc, #40]	@ (8001038 <HAL_MspInit+0x54>)
 8001010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001014:	6413      	str	r3, [r2, #64]	@ 0x40
 8001016:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <HAL_MspInit+0x54>)
 8001018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800101e:	603b      	str	r3, [r7, #0]
 8001020:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	210f      	movs	r1, #15
 8001026:	f06f 0001 	mvn.w	r0, #1
 800102a:	f001 f83d 	bl	80020a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800

0800103c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08a      	sub	sp, #40	@ 0x28
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 0314 	add.w	r3, r7, #20
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a17      	ldr	r2, [pc, #92]	@ (80010b8 <HAL_ADC_MspInit+0x7c>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d127      	bne.n	80010ae <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	4b16      	ldr	r3, [pc, #88]	@ (80010bc <HAL_ADC_MspInit+0x80>)
 8001064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001066:	4a15      	ldr	r2, [pc, #84]	@ (80010bc <HAL_ADC_MspInit+0x80>)
 8001068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800106c:	6453      	str	r3, [r2, #68]	@ 0x44
 800106e:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <HAL_ADC_MspInit+0x80>)
 8001070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001076:	613b      	str	r3, [r7, #16]
 8001078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <HAL_ADC_MspInit+0x80>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a0e      	ldr	r2, [pc, #56]	@ (80010bc <HAL_ADC_MspInit+0x80>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <HAL_ADC_MspInit+0x80>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001096:	2318      	movs	r3, #24
 8001098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800109a:	2303      	movs	r3, #3
 800109c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <HAL_ADC_MspInit+0x84>)
 80010aa:	f001 fbb3 	bl	8002814 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	@ 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40012000 	.word	0x40012000
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40020000 	.word	0x40020000

080010c4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	@ 0x28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a19      	ldr	r2, [pc, #100]	@ (8001148 <HAL_CAN_MspInit+0x84>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d12c      	bne.n	8001140 <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	4b18      	ldr	r3, [pc, #96]	@ (800114c <HAL_CAN_MspInit+0x88>)
 80010ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ee:	4a17      	ldr	r2, [pc, #92]	@ (800114c <HAL_CAN_MspInit+0x88>)
 80010f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010f6:	4b15      	ldr	r3, [pc, #84]	@ (800114c <HAL_CAN_MspInit+0x88>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	4b11      	ldr	r3, [pc, #68]	@ (800114c <HAL_CAN_MspInit+0x88>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	4a10      	ldr	r2, [pc, #64]	@ (800114c <HAL_CAN_MspInit+0x88>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6313      	str	r3, [r2, #48]	@ 0x30
 8001112:	4b0e      	ldr	r3, [pc, #56]	@ (800114c <HAL_CAN_MspInit+0x88>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800111e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	2302      	movs	r3, #2
 8001126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112c:	2303      	movs	r3, #3
 800112e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001130:	2309      	movs	r3, #9
 8001132:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	4619      	mov	r1, r3
 800113a:	4805      	ldr	r0, [pc, #20]	@ (8001150 <HAL_CAN_MspInit+0x8c>)
 800113c:	f001 fb6a 	bl	8002814 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001140:	bf00      	nop
 8001142:	3728      	adds	r7, #40	@ 0x28
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40006400 	.word	0x40006400
 800114c:	40023800 	.word	0x40023800
 8001150:	40020000 	.word	0x40020000

08001154 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <HAL_CRC_MspInit+0x3c>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d10d      	bne.n	8001182 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <HAL_CRC_MspInit+0x40>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a09      	ldr	r2, [pc, #36]	@ (8001194 <HAL_CRC_MspInit+0x40>)
 8001170:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b07      	ldr	r3, [pc, #28]	@ (8001194 <HAL_CRC_MspInit+0x40>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40023000 	.word	0x40023000
 8001194:	40023800 	.word	0x40023800

08001198 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	@ 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a19      	ldr	r2, [pc, #100]	@ (800121c <HAL_I2C_MspInit+0x84>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d12b      	bne.n	8001212 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <HAL_I2C_MspInit+0x88>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a17      	ldr	r2, [pc, #92]	@ (8001220 <HAL_I2C_MspInit+0x88>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <HAL_I2C_MspInit+0x88>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011d6:	23c0      	movs	r3, #192	@ 0xc0
 80011d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011da:	2312      	movs	r3, #18
 80011dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e2:	2303      	movs	r3, #3
 80011e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011e6:	2304      	movs	r3, #4
 80011e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	480c      	ldr	r0, [pc, #48]	@ (8001224 <HAL_I2C_MspInit+0x8c>)
 80011f2:	f001 fb0f 	bl	8002814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <HAL_I2C_MspInit+0x88>)
 80011fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fe:	4a08      	ldr	r2, [pc, #32]	@ (8001220 <HAL_I2C_MspInit+0x88>)
 8001200:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001204:	6413      	str	r3, [r2, #64]	@ 0x40
 8001206:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <HAL_I2C_MspInit+0x88>)
 8001208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001212:	bf00      	nop
 8001214:	3728      	adds	r7, #40	@ 0x28
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40005400 	.word	0x40005400
 8001220:	40023800 	.word	0x40023800
 8001224:	40020400 	.word	0x40020400

08001228 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a0b      	ldr	r2, [pc, #44]	@ (8001264 <HAL_TIM_PWM_MspInit+0x3c>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d10d      	bne.n	8001256 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	4b0a      	ldr	r3, [pc, #40]	@ (8001268 <HAL_TIM_PWM_MspInit+0x40>)
 8001240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001242:	4a09      	ldr	r2, [pc, #36]	@ (8001268 <HAL_TIM_PWM_MspInit+0x40>)
 8001244:	f043 0301 	orr.w	r3, r3, #1
 8001248:	6453      	str	r3, [r2, #68]	@ 0x44
 800124a:	4b07      	ldr	r3, [pc, #28]	@ (8001268 <HAL_TIM_PWM_MspInit+0x40>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001256:	bf00      	nop
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40010000 	.word	0x40010000
 8001268:	40023800 	.word	0x40023800

0800126c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08e      	sub	sp, #56	@ 0x38
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800128c:	d14a      	bne.n	8001324 <HAL_TIM_Encoder_MspInit+0xb8>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	623b      	str	r3, [r7, #32]
 8001292:	4b58      	ldr	r3, [pc, #352]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001296:	4a57      	ldr	r2, [pc, #348]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6413      	str	r3, [r2, #64]	@ 0x40
 800129e:	4b55      	ldr	r3, [pc, #340]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	623b      	str	r3, [r7, #32]
 80012a8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
 80012ae:	4b51      	ldr	r3, [pc, #324]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a50      	ldr	r2, [pc, #320]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b4e      	ldr	r3, [pc, #312]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	61fb      	str	r3, [r7, #28]
 80012c4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	61bb      	str	r3, [r7, #24]
 80012ca:	4b4a      	ldr	r3, [pc, #296]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a49      	ldr	r2, [pc, #292]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80012d0:	f043 0302 	orr.w	r3, r3, #2
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b47      	ldr	r3, [pc, #284]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH1_Pin;
 80012e2:	2320      	movs	r3, #32
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e6:	2302      	movs	r3, #2
 80012e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012f2:	2301      	movs	r3, #1
 80012f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH1_GPIO_Port, &GPIO_InitStruct);
 80012f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012fa:	4619      	mov	r1, r3
 80012fc:	483e      	ldr	r0, [pc, #248]	@ (80013f8 <HAL_TIM_Encoder_MspInit+0x18c>)
 80012fe:	f001 fa89 	bl	8002814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH2_Pin;
 8001302:	2308      	movs	r3, #8
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	2302      	movs	r3, #2
 8001308:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2300      	movs	r3, #0
 8001310:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001312:	2301      	movs	r3, #1
 8001314:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH2_GPIO_Port, &GPIO_InitStruct);
 8001316:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800131a:	4619      	mov	r1, r3
 800131c:	4837      	ldr	r0, [pc, #220]	@ (80013fc <HAL_TIM_Encoder_MspInit+0x190>)
 800131e:	f001 fa79 	bl	8002814 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001322:	e063      	b.n	80013ec <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM3)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a35      	ldr	r2, [pc, #212]	@ (8001400 <HAL_TIM_Encoder_MspInit+0x194>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d12c      	bne.n	8001388 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
 8001332:	4b30      	ldr	r3, [pc, #192]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001336:	4a2f      	ldr	r2, [pc, #188]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001338:	f043 0302 	orr.w	r3, r3, #2
 800133c:	6413      	str	r3, [r2, #64]	@ 0x40
 800133e:	4b2d      	ldr	r3, [pc, #180]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	617b      	str	r3, [r7, #20]
 8001348:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b29      	ldr	r3, [pc, #164]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4a28      	ldr	r2, [pc, #160]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001354:	f043 0304 	orr.w	r3, r3, #4
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4b26      	ldr	r3, [pc, #152]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOT1_ENC_TIM3CH1_Pin|MOT1_ENC_TIM3CH2_Pin;
 8001366:	23c0      	movs	r3, #192	@ 0xc0
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001376:	2302      	movs	r3, #2
 8001378:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800137e:	4619      	mov	r1, r3
 8001380:	4820      	ldr	r0, [pc, #128]	@ (8001404 <HAL_TIM_Encoder_MspInit+0x198>)
 8001382:	f001 fa47 	bl	8002814 <HAL_GPIO_Init>
}
 8001386:	e031      	b.n	80013ec <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM4)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a1e      	ldr	r2, [pc, #120]	@ (8001408 <HAL_TIM_Encoder_MspInit+0x19c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d12c      	bne.n	80013ec <HAL_TIM_Encoder_MspInit+0x180>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	4a16      	ldr	r2, [pc, #88]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013a2:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a0f      	ldr	r2, [pc, #60]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80013b8:	f043 0308 	orr.w	r3, r3, #8
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <HAL_TIM_Encoder_MspInit+0x188>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ROT_ENC_TIM4CH1_Pin|ROT_ENC_TIM4CH2_Pin;
 80013ca:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	2302      	movs	r3, #2
 80013d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80013dc:	2302      	movs	r3, #2
 80013de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013e4:	4619      	mov	r1, r3
 80013e6:	4809      	ldr	r0, [pc, #36]	@ (800140c <HAL_TIM_Encoder_MspInit+0x1a0>)
 80013e8:	f001 fa14 	bl	8002814 <HAL_GPIO_Init>
}
 80013ec:	bf00      	nop
 80013ee:	3738      	adds	r7, #56	@ 0x38
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800
 80013f8:	40020000 	.word	0x40020000
 80013fc:	40020400 	.word	0x40020400
 8001400:	40000400 	.word	0x40000400
 8001404:	40020800 	.word	0x40020800
 8001408:	40000800 	.word	0x40000800
 800140c:	40020c00 	.word	0x40020c00

08001410 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a0b      	ldr	r2, [pc, #44]	@ (800144c <HAL_TIM_Base_MspInit+0x3c>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d10d      	bne.n	800143e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <HAL_TIM_Base_MspInit+0x40>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142a:	4a09      	ldr	r2, [pc, #36]	@ (8001450 <HAL_TIM_Base_MspInit+0x40>)
 800142c:	f043 0320 	orr.w	r3, r3, #32
 8001430:	6413      	str	r3, [r2, #64]	@ 0x40
 8001432:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <HAL_TIM_Base_MspInit+0x40>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001436:	f003 0320 	and.w	r3, r3, #32
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 800143e:	bf00      	nop
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	40001400 	.word	0x40001400
 8001450:	40023800 	.word	0x40023800

08001454 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a12      	ldr	r2, [pc, #72]	@ (80014bc <HAL_TIM_MspPostInit+0x68>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d11e      	bne.n	80014b4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <HAL_TIM_MspPostInit+0x6c>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a10      	ldr	r2, [pc, #64]	@ (80014c0 <HAL_TIM_MspPostInit+0x6c>)
 8001480:	f043 0310 	orr.w	r3, r3, #16
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <HAL_TIM_MspPostInit+0x6c>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOT2_PWM_TIM1CH1_Pin|MOT2_PWM_TIM1CH2_Pin|MOT1_PWM_TIM1CH3_Pin|MOT1_PWM_TIM1CH4_Pin;
 8001492:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001496:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80014a4:	2301      	movs	r3, #1
 80014a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014a8:	f107 030c 	add.w	r3, r7, #12
 80014ac:	4619      	mov	r1, r3
 80014ae:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <HAL_TIM_MspPostInit+0x70>)
 80014b0:	f001 f9b0 	bl	8002814 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80014b4:	bf00      	nop
 80014b6:	3720      	adds	r7, #32
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40010000 	.word	0x40010000
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40021000 	.word	0x40021000

080014c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a30      	ldr	r2, [pc, #192]	@ (80015a8 <HAL_UART_MspInit+0xe0>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d15a      	bne.n	80015a0 <HAL_UART_MspInit+0xd8>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
 80014ee:	4b2f      	ldr	r3, [pc, #188]	@ (80015ac <HAL_UART_MspInit+0xe4>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f2:	4a2e      	ldr	r2, [pc, #184]	@ (80015ac <HAL_UART_MspInit+0xe4>)
 80014f4:	f043 0310 	orr.w	r3, r3, #16
 80014f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014fa:	4b2c      	ldr	r3, [pc, #176]	@ (80015ac <HAL_UART_MspInit+0xe4>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fe:	f003 0310 	and.w	r3, r3, #16
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	4b28      	ldr	r3, [pc, #160]	@ (80015ac <HAL_UART_MspInit+0xe4>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a27      	ldr	r2, [pc, #156]	@ (80015ac <HAL_UART_MspInit+0xe4>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b25      	ldr	r3, [pc, #148]	@ (80015ac <HAL_UART_MspInit+0xe4>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001522:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001534:	2307      	movs	r3, #7
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4619      	mov	r1, r3
 800153e:	481c      	ldr	r0, [pc, #112]	@ (80015b0 <HAL_UART_MspInit+0xe8>)
 8001540:	f001 f968 	bl	8002814 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001544:	4b1b      	ldr	r3, [pc, #108]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001546:	4a1c      	ldr	r2, [pc, #112]	@ (80015b8 <HAL_UART_MspInit+0xf0>)
 8001548:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800154a:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 800154c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001550:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001552:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001558:	4b16      	ldr	r3, [pc, #88]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 800155a:	2200      	movs	r2, #0
 800155c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001560:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001564:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001566:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800156c:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001572:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001574:	2200      	movs	r2, #0
 8001576:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001578:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 800157a:	2200      	movs	r2, #0
 800157c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800157e:	4b0d      	ldr	r3, [pc, #52]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001580:	2200      	movs	r2, #0
 8001582:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001584:	480b      	ldr	r0, [pc, #44]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001586:	f000 fdd5 	bl	8002134 <HAL_DMA_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001590:	f7ff fd22 	bl	8000fd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a07      	ldr	r2, [pc, #28]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 8001598:	63da      	str	r2, [r3, #60]	@ 0x3c
 800159a:	4a06      	ldr	r2, [pc, #24]	@ (80015b4 <HAL_UART_MspInit+0xec>)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80015a0:	bf00      	nop
 80015a2:	3728      	adds	r7, #40	@ 0x28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40011000 	.word	0x40011000
 80015ac:	40023800 	.word	0x40023800
 80015b0:	40020000 	.word	0x40020000
 80015b4:	200002f8 	.word	0x200002f8
 80015b8:	40026440 	.word	0x40026440

080015bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08e      	sub	sp, #56	@ 0x38
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80015c8:	2300      	movs	r3, #0
 80015ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80015cc:	2300      	movs	r3, #0
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	4b33      	ldr	r3, [pc, #204]	@ (80016a0 <HAL_InitTick+0xe4>)
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	4a32      	ldr	r2, [pc, #200]	@ (80016a0 <HAL_InitTick+0xe4>)
 80015d6:	f043 0310 	orr.w	r3, r3, #16
 80015da:	6413      	str	r3, [r2, #64]	@ 0x40
 80015dc:	4b30      	ldr	r3, [pc, #192]	@ (80016a0 <HAL_InitTick+0xe4>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e0:	f003 0310 	and.w	r3, r3, #16
 80015e4:	60fb      	str	r3, [r7, #12]
 80015e6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015e8:	f107 0210 	add.w	r2, r7, #16
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4611      	mov	r1, r2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f002 f8ba 	bl	800376c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015f8:	6a3b      	ldr	r3, [r7, #32]
 80015fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d103      	bne.n	800160a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001602:	f002 f88b 	bl	800371c <HAL_RCC_GetPCLK1Freq>
 8001606:	6378      	str	r0, [r7, #52]	@ 0x34
 8001608:	e004      	b.n	8001614 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800160a:	f002 f887 	bl	800371c <HAL_RCC_GetPCLK1Freq>
 800160e:	4603      	mov	r3, r0
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001616:	4a23      	ldr	r2, [pc, #140]	@ (80016a4 <HAL_InitTick+0xe8>)
 8001618:	fba2 2303 	umull	r2, r3, r2, r3
 800161c:	0c9b      	lsrs	r3, r3, #18
 800161e:	3b01      	subs	r3, #1
 8001620:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001622:	4b21      	ldr	r3, [pc, #132]	@ (80016a8 <HAL_InitTick+0xec>)
 8001624:	4a21      	ldr	r2, [pc, #132]	@ (80016ac <HAL_InitTick+0xf0>)
 8001626:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001628:	4b1f      	ldr	r3, [pc, #124]	@ (80016a8 <HAL_InitTick+0xec>)
 800162a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800162e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001630:	4a1d      	ldr	r2, [pc, #116]	@ (80016a8 <HAL_InitTick+0xec>)
 8001632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001634:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001636:	4b1c      	ldr	r3, [pc, #112]	@ (80016a8 <HAL_InitTick+0xec>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163c:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <HAL_InitTick+0xec>)
 800163e:	2200      	movs	r2, #0
 8001640:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001642:	4b19      	ldr	r3, [pc, #100]	@ (80016a8 <HAL_InitTick+0xec>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001648:	4817      	ldr	r0, [pc, #92]	@ (80016a8 <HAL_InitTick+0xec>)
 800164a:	f002 f8c1 	bl	80037d0 <HAL_TIM_Base_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001654:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11b      	bne.n	8001694 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800165c:	4812      	ldr	r0, [pc, #72]	@ (80016a8 <HAL_InitTick+0xec>)
 800165e:	f002 f96f 	bl	8003940 <HAL_TIM_Base_Start_IT>
 8001662:	4603      	mov	r3, r0
 8001664:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001668:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800166c:	2b00      	cmp	r3, #0
 800166e:	d111      	bne.n	8001694 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001670:	2036      	movs	r0, #54	@ 0x36
 8001672:	f000 fd35 	bl	80020e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2b0f      	cmp	r3, #15
 800167a:	d808      	bhi.n	800168e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800167c:	2200      	movs	r2, #0
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	2036      	movs	r0, #54	@ 0x36
 8001682:	f000 fd11 	bl	80020a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001686:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <HAL_InitTick+0xf4>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	e002      	b.n	8001694 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001694:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001698:	4618      	mov	r0, r3
 800169a:	3738      	adds	r7, #56	@ 0x38
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40023800 	.word	0x40023800
 80016a4:	431bde83 	.word	0x431bde83
 80016a8:	20000390 	.word	0x20000390
 80016ac:	40001000 	.word	0x40001000
 80016b0:	20000004 	.word	0x20000004

080016b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <NMI_Handler+0x4>

080016bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <HardFault_Handler+0x4>

080016c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <MemManage_Handler+0x4>

080016cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <BusFault_Handler+0x4>

080016d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <UsageFault_Handler+0x4>

080016dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
	...

080016ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <TIM6_DAC_IRQHandler+0x10>)
 80016f2:	f002 fbe1 	bl	8003eb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	20000390 	.word	0x20000390

08001700 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001704:	4802      	ldr	r0, [pc, #8]	@ (8001710 <DMA2_Stream2_IRQHandler+0x10>)
 8001706:	f000 fe1b 	bl	8002340 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	200002f8 	.word	0x200002f8

08001714 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800171c:	4a14      	ldr	r2, [pc, #80]	@ (8001770 <_sbrk+0x5c>)
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <_sbrk+0x60>)
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <_sbrk+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <_sbrk+0x64>)
 8001732:	4a12      	ldr	r2, [pc, #72]	@ (800177c <_sbrk+0x68>)
 8001734:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001736:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	429a      	cmp	r2, r3
 8001742:	d207      	bcs.n	8001754 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001744:	f006 fdbc 	bl	80082c0 <__errno>
 8001748:	4603      	mov	r3, r0
 800174a:	220c      	movs	r2, #12
 800174c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800174e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001752:	e009      	b.n	8001768 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001754:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <_sbrk+0x64>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175a:	4b07      	ldr	r3, [pc, #28]	@ (8001778 <_sbrk+0x64>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	4a05      	ldr	r2, [pc, #20]	@ (8001778 <_sbrk+0x64>)
 8001764:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001766:	68fb      	ldr	r3, [r7, #12]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20020000 	.word	0x20020000
 8001774:	00000400 	.word	0x00000400
 8001778:	200003d8 	.word	0x200003d8
 800177c:	20004f10 	.word	0x20004f10

08001780 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001784:	4b06      	ldr	r3, [pc, #24]	@ (80017a0 <SystemInit+0x20>)
 8001786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800178a:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <SystemInit+0x20>)
 800178c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001790:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80017a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017a8:	f7ff ffea 	bl	8001780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017ac:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017ae:	490d      	ldr	r1, [pc, #52]	@ (80017e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017b0:	4a0d      	ldr	r2, [pc, #52]	@ (80017e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b4:	e002      	b.n	80017bc <LoopCopyDataInit>

080017b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ba:	3304      	adds	r3, #4

080017bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c0:	d3f9      	bcc.n	80017b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c2:	4a0a      	ldr	r2, [pc, #40]	@ (80017ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017c4:	4c0a      	ldr	r4, [pc, #40]	@ (80017f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c8:	e001      	b.n	80017ce <LoopFillZerobss>

080017ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017cc:	3204      	adds	r2, #4

080017ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d0:	d3fb      	bcc.n	80017ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017d2:	f006 fd7b 	bl	80082cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017d6:	f7fe fee9 	bl	80005ac <main>
  bx  lr    
 80017da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80017dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80017e8:	080090ec 	.word	0x080090ec
  ldr r2, =_sbss
 80017ec:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80017f0:	20004f10 	.word	0x20004f10

080017f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <HAL_Init+0x40>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0d      	ldr	r2, [pc, #52]	@ (8001838 <HAL_Init+0x40>)
 8001802:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001806:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001808:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <HAL_Init+0x40>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0a      	ldr	r2, [pc, #40]	@ (8001838 <HAL_Init+0x40>)
 800180e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001812:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	4b08      	ldr	r3, [pc, #32]	@ (8001838 <HAL_Init+0x40>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a07      	ldr	r2, [pc, #28]	@ (8001838 <HAL_Init+0x40>)
 800181a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800181e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001820:	2003      	movs	r0, #3
 8001822:	f000 fc36 	bl	8002092 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001826:	200f      	movs	r0, #15
 8001828:	f7ff fec8 	bl	80015bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182c:	f7ff fbda 	bl	8000fe4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40023c00 	.word	0x40023c00

0800183c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <HAL_IncTick+0x20>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	461a      	mov	r2, r3
 8001846:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <HAL_IncTick+0x24>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4413      	add	r3, r2
 800184c:	4a04      	ldr	r2, [pc, #16]	@ (8001860 <HAL_IncTick+0x24>)
 800184e:	6013      	str	r3, [r2, #0]
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20000008 	.word	0x20000008
 8001860:	200003dc 	.word	0x200003dc

08001864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return uwTick;
 8001868:	4b03      	ldr	r3, [pc, #12]	@ (8001878 <HAL_GetTick+0x14>)
 800186a:	681b      	ldr	r3, [r3, #0]
}
 800186c:	4618      	mov	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	200003dc 	.word	0x200003dc

0800187c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d101      	bne.n	8001892 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e033      	b.n	80018fa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001896:	2b00      	cmp	r3, #0
 8001898:	d109      	bne.n	80018ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff fbce 	bl	800103c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f003 0310 	and.w	r3, r3, #16
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d118      	bne.n	80018ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018c2:	f023 0302 	bic.w	r3, r3, #2
 80018c6:	f043 0202 	orr.w	r2, r3, #2
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f000 f93a 	bl	8001b48 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2200      	movs	r2, #0
 80018d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	f023 0303 	bic.w	r3, r3, #3
 80018e2:	f043 0201 	orr.w	r2, r3, #1
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	641a      	str	r2, [r3, #64]	@ 0x40
 80018ea:	e001      	b.n	80018f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80018f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001904:	b480      	push	{r7}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800190e:	2300      	movs	r3, #0
 8001910:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001918:	2b01      	cmp	r3, #1
 800191a:	d101      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x1c>
 800191c:	2302      	movs	r3, #2
 800191e:	e105      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x228>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b09      	cmp	r3, #9
 800192e:	d925      	bls.n	800197c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	68d9      	ldr	r1, [r3, #12]
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	b29b      	uxth	r3, r3
 800193c:	461a      	mov	r2, r3
 800193e:	4613      	mov	r3, r2
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	4413      	add	r3, r2
 8001944:	3b1e      	subs	r3, #30
 8001946:	2207      	movs	r2, #7
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43da      	mvns	r2, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	400a      	ands	r2, r1
 8001954:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68d9      	ldr	r1, [r3, #12]
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	b29b      	uxth	r3, r3
 8001966:	4618      	mov	r0, r3
 8001968:	4603      	mov	r3, r0
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	4403      	add	r3, r0
 800196e:	3b1e      	subs	r3, #30
 8001970:	409a      	lsls	r2, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	430a      	orrs	r2, r1
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	e022      	b.n	80019c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6919      	ldr	r1, [r3, #16]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	b29b      	uxth	r3, r3
 8001988:	461a      	mov	r2, r3
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	2207      	movs	r2, #7
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	400a      	ands	r2, r1
 800199e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6919      	ldr	r1, [r3, #16]
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	4618      	mov	r0, r3
 80019b2:	4603      	mov	r3, r0
 80019b4:	005b      	lsls	r3, r3, #1
 80019b6:	4403      	add	r3, r0
 80019b8:	409a      	lsls	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	430a      	orrs	r2, r1
 80019c0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b06      	cmp	r3, #6
 80019c8:	d824      	bhi.n	8001a14 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	3b05      	subs	r3, #5
 80019dc:	221f      	movs	r2, #31
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	43da      	mvns	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	400a      	ands	r2, r1
 80019ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	4618      	mov	r0, r3
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	3b05      	subs	r3, #5
 8001a06:	fa00 f203 	lsl.w	r2, r0, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a12:	e04c      	b.n	8001aae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b0c      	cmp	r3, #12
 8001a1a:	d824      	bhi.n	8001a66 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	4613      	mov	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	3b23      	subs	r3, #35	@ 0x23
 8001a2e:	221f      	movs	r2, #31
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43da      	mvns	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	400a      	ands	r2, r1
 8001a3c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	4613      	mov	r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	4413      	add	r3, r2
 8001a56:	3b23      	subs	r3, #35	@ 0x23
 8001a58:	fa00 f203 	lsl.w	r2, r0, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	430a      	orrs	r2, r1
 8001a62:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a64:	e023      	b.n	8001aae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685a      	ldr	r2, [r3, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	3b41      	subs	r3, #65	@ 0x41
 8001a78:	221f      	movs	r2, #31
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43da      	mvns	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	400a      	ands	r2, r1
 8001a86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	4618      	mov	r0, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3b41      	subs	r3, #65	@ 0x41
 8001aa2:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001aae:	4b22      	ldr	r3, [pc, #136]	@ (8001b38 <HAL_ADC_ConfigChannel+0x234>)
 8001ab0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a21      	ldr	r2, [pc, #132]	@ (8001b3c <HAL_ADC_ConfigChannel+0x238>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d109      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x1cc>
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b12      	cmp	r3, #18
 8001ac2:	d105      	bne.n	8001ad0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a19      	ldr	r2, [pc, #100]	@ (8001b3c <HAL_ADC_ConfigChannel+0x238>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d123      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x21e>
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2b10      	cmp	r3, #16
 8001ae0:	d003      	beq.n	8001aea <HAL_ADC_ConfigChannel+0x1e6>
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2b11      	cmp	r3, #17
 8001ae8:	d11b      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b10      	cmp	r3, #16
 8001afc:	d111      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001afe:	4b10      	ldr	r3, [pc, #64]	@ (8001b40 <HAL_ADC_ConfigChannel+0x23c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a10      	ldr	r2, [pc, #64]	@ (8001b44 <HAL_ADC_ConfigChannel+0x240>)
 8001b04:	fba2 2303 	umull	r2, r3, r2, r3
 8001b08:	0c9a      	lsrs	r2, r3, #18
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001b14:	e002      	b.n	8001b1c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f9      	bne.n	8001b16 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	40012300 	.word	0x40012300
 8001b3c:	40012000 	.word	0x40012000
 8001b40:	20000000 	.word	0x20000000
 8001b44:	431bde83 	.word	0x431bde83

08001b48 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b50:	4b79      	ldr	r3, [pc, #484]	@ (8001d38 <ADC_Init+0x1f0>)
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	685a      	ldr	r2, [r3, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6859      	ldr	r1, [r3, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	021a      	lsls	r2, r3, #8
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001ba0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6859      	ldr	r1, [r3, #4]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689a      	ldr	r2, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6899      	ldr	r1, [r3, #8]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	68da      	ldr	r2, [r3, #12]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bda:	4a58      	ldr	r2, [pc, #352]	@ (8001d3c <ADC_Init+0x1f4>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d022      	beq.n	8001c26 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001bee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6899      	ldr	r1, [r3, #8]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6899      	ldr	r1, [r3, #8]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	430a      	orrs	r2, r1
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	e00f      	b.n	8001c46 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c34:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c44:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0202 	bic.w	r2, r2, #2
 8001c54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6899      	ldr	r1, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	7e1b      	ldrb	r3, [r3, #24]
 8001c60:	005a      	lsls	r2, r3, #1
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	430a      	orrs	r2, r1
 8001c68:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d01b      	beq.n	8001cac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c82:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001c92:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6859      	ldr	r1, [r3, #4]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	035a      	lsls	r2, r3, #13
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	e007      	b.n	8001cbc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001cca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	051a      	lsls	r2, r3, #20
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001cf0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6899      	ldr	r1, [r3, #8]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001cfe:	025a      	lsls	r2, r3, #9
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6899      	ldr	r1, [r3, #8]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	029a      	lsls	r2, r3, #10
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	609a      	str	r2, [r3, #8]
}
 8001d2c:	bf00      	nop
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	40012300 	.word	0x40012300
 8001d3c:	0f000001 	.word	0x0f000001

08001d40 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e0ed      	b.n	8001f2e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d102      	bne.n	8001d64 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff f9b0 	bl	80010c4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0201 	orr.w	r2, r2, #1
 8001d72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d74:	f7ff fd76 	bl	8001864 <HAL_GetTick>
 8001d78:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d7a:	e012      	b.n	8001da2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d7c:	f7ff fd72 	bl	8001864 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b0a      	cmp	r3, #10
 8001d88:	d90b      	bls.n	8001da2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2205      	movs	r2, #5
 8001d9a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e0c5      	b.n	8001f2e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0e5      	beq.n	8001d7c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 0202 	bic.w	r2, r2, #2
 8001dbe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dc0:	f7ff fd50 	bl	8001864 <HAL_GetTick>
 8001dc4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001dc6:	e012      	b.n	8001dee <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001dc8:	f7ff fd4c 	bl	8001864 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b0a      	cmp	r3, #10
 8001dd4:	d90b      	bls.n	8001dee <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dda:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2205      	movs	r2, #5
 8001de6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e09f      	b.n	8001f2e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1e5      	bne.n	8001dc8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7e1b      	ldrb	r3, [r3, #24]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d108      	bne.n	8001e16 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	e007      	b.n	8001e26 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	7e5b      	ldrb	r3, [r3, #25]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d108      	bne.n	8001e40 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	e007      	b.n	8001e50 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	7e9b      	ldrb	r3, [r3, #26]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d108      	bne.n	8001e6a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0220 	orr.w	r2, r2, #32
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	e007      	b.n	8001e7a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f022 0220 	bic.w	r2, r2, #32
 8001e78:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	7edb      	ldrb	r3, [r3, #27]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d108      	bne.n	8001e94 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f022 0210 	bic.w	r2, r2, #16
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	e007      	b.n	8001ea4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f042 0210 	orr.w	r2, r2, #16
 8001ea2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	7f1b      	ldrb	r3, [r3, #28]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d108      	bne.n	8001ebe <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f042 0208 	orr.w	r2, r2, #8
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	e007      	b.n	8001ece <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 0208 	bic.w	r2, r2, #8
 8001ecc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	7f5b      	ldrb	r3, [r3, #29]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d108      	bne.n	8001ee8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f042 0204 	orr.w	r2, r2, #4
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	e007      	b.n	8001ef8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0204 	bic.w	r2, r2, #4
 8001ef6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	431a      	orrs	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	ea42 0103 	orr.w	r1, r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	1e5a      	subs	r2, r3, #1
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f48:	4b0c      	ldr	r3, [pc, #48]	@ (8001f7c <__NVIC_SetPriorityGrouping+0x44>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f54:	4013      	ands	r3, r2
 8001f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6a:	4a04      	ldr	r2, [pc, #16]	@ (8001f7c <__NVIC_SetPriorityGrouping+0x44>)
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	60d3      	str	r3, [r2, #12]
}
 8001f70:	bf00      	nop
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f84:	4b04      	ldr	r3, [pc, #16]	@ (8001f98 <__NVIC_GetPriorityGrouping+0x18>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	0a1b      	lsrs	r3, r3, #8
 8001f8a:	f003 0307 	and.w	r3, r3, #7
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	db0b      	blt.n	8001fc6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	f003 021f 	and.w	r2, r3, #31
 8001fb4:	4907      	ldr	r1, [pc, #28]	@ (8001fd4 <__NVIC_EnableIRQ+0x38>)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	095b      	lsrs	r3, r3, #5
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	e000e100 	.word	0xe000e100

08001fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	db0a      	blt.n	8002002 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	490c      	ldr	r1, [pc, #48]	@ (8002024 <__NVIC_SetPriority+0x4c>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	0112      	lsls	r2, r2, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002000:	e00a      	b.n	8002018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4908      	ldr	r1, [pc, #32]	@ (8002028 <__NVIC_SetPriority+0x50>)
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	3b04      	subs	r3, #4
 8002010:	0112      	lsls	r2, r2, #4
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	440b      	add	r3, r1
 8002016:	761a      	strb	r2, [r3, #24]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000e100 	.word	0xe000e100
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800202c:	b480      	push	{r7}
 800202e:	b089      	sub	sp, #36	@ 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f1c3 0307 	rsb	r3, r3, #7
 8002046:	2b04      	cmp	r3, #4
 8002048:	bf28      	it	cs
 800204a:	2304      	movcs	r3, #4
 800204c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3304      	adds	r3, #4
 8002052:	2b06      	cmp	r3, #6
 8002054:	d902      	bls.n	800205c <NVIC_EncodePriority+0x30>
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	3b03      	subs	r3, #3
 800205a:	e000      	b.n	800205e <NVIC_EncodePriority+0x32>
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002060:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	401a      	ands	r2, r3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002074:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	43d9      	mvns	r1, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	4313      	orrs	r3, r2
         );
}
 8002086:	4618      	mov	r0, r3
 8002088:	3724      	adds	r7, #36	@ 0x24
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ff4c 	bl	8001f38 <__NVIC_SetPriorityGrouping>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
 80020b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020ba:	f7ff ff61 	bl	8001f80 <__NVIC_GetPriorityGrouping>
 80020be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	68b9      	ldr	r1, [r7, #8]
 80020c4:	6978      	ldr	r0, [r7, #20]
 80020c6:	f7ff ffb1 	bl	800202c <NVIC_EncodePriority>
 80020ca:	4602      	mov	r2, r0
 80020cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020d0:	4611      	mov	r1, r2
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff ff80 	bl	8001fd8 <__NVIC_SetPriority>
}
 80020d8:	bf00      	nop
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff ff54 	bl	8001f9c <__NVIC_EnableIRQ>
}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e00e      	b.n	800212c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	795b      	ldrb	r3, [r3, #5]
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b00      	cmp	r3, #0
 8002116:	d105      	bne.n	8002124 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff f818 	bl	8001154 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002140:	f7ff fb90 	bl	8001864 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e099      	b.n	8002284 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2202      	movs	r2, #2
 8002154:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0201 	bic.w	r2, r2, #1
 800216e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002170:	e00f      	b.n	8002192 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002172:	f7ff fb77 	bl	8001864 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b05      	cmp	r3, #5
 800217e:	d908      	bls.n	8002192 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2220      	movs	r2, #32
 8002184:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2203      	movs	r2, #3
 800218a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e078      	b.n	8002284 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d1e8      	bne.n	8002172 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	4b38      	ldr	r3, [pc, #224]	@ (800228c <HAL_DMA_Init+0x158>)
 80021ac:	4013      	ands	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	691b      	ldr	r3, [r3, #16]
 80021c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021de:	697a      	ldr	r2, [r7, #20]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e8:	2b04      	cmp	r3, #4
 80021ea:	d107      	bne.n	80021fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f4:	4313      	orrs	r3, r2
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	697a      	ldr	r2, [r7, #20]
 8002202:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	f023 0307 	bic.w	r3, r3, #7
 8002212:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002218:	697a      	ldr	r2, [r7, #20]
 800221a:	4313      	orrs	r3, r2
 800221c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002222:	2b04      	cmp	r3, #4
 8002224:	d117      	bne.n	8002256 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	4313      	orrs	r3, r2
 800222e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00e      	beq.n	8002256 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f000 fa6f 	bl	800271c <DMA_CheckFifoParam>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d008      	beq.n	8002256 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2240      	movs	r2, #64	@ 0x40
 8002248:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2201      	movs	r2, #1
 800224e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002252:	2301      	movs	r3, #1
 8002254:	e016      	b.n	8002284 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 fa26 	bl	80026b0 <DMA_CalcBaseAndBitshift>
 8002264:	4603      	mov	r3, r0
 8002266:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800226c:	223f      	movs	r2, #63	@ 0x3f
 800226e:	409a      	lsls	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	3718      	adds	r7, #24
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	f010803f 	.word	0xf010803f

08002290 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
 800229c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d101      	bne.n	80022b6 <HAL_DMA_Start_IT+0x26>
 80022b2:	2302      	movs	r3, #2
 80022b4:	e040      	b.n	8002338 <HAL_DMA_Start_IT+0xa8>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d12f      	bne.n	800232a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2202      	movs	r2, #2
 80022ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2200      	movs	r2, #0
 80022d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	68b9      	ldr	r1, [r7, #8]
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	f000 f9b8 	bl	8002654 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e8:	223f      	movs	r2, #63	@ 0x3f
 80022ea:	409a      	lsls	r2, r3
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 0216 	orr.w	r2, r2, #22
 80022fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002304:	2b00      	cmp	r3, #0
 8002306:	d007      	beq.n	8002318 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 0208 	orr.w	r2, r2, #8
 8002316:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f042 0201 	orr.w	r2, r2, #1
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	e005      	b.n	8002336 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002332:	2302      	movs	r3, #2
 8002334:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002336:	7dfb      	ldrb	r3, [r7, #23]
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002348:	2300      	movs	r3, #0
 800234a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800234c:	4b8e      	ldr	r3, [pc, #568]	@ (8002588 <HAL_DMA_IRQHandler+0x248>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a8e      	ldr	r2, [pc, #568]	@ (800258c <HAL_DMA_IRQHandler+0x24c>)
 8002352:	fba2 2303 	umull	r2, r3, r2, r3
 8002356:	0a9b      	lsrs	r3, r3, #10
 8002358:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800235e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800236a:	2208      	movs	r2, #8
 800236c:	409a      	lsls	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	4013      	ands	r3, r2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d01a      	beq.n	80023ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b00      	cmp	r3, #0
 8002382:	d013      	beq.n	80023ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 0204 	bic.w	r2, r2, #4
 8002392:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002398:	2208      	movs	r2, #8
 800239a:	409a      	lsls	r2, r3
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a4:	f043 0201 	orr.w	r2, r3, #1
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b0:	2201      	movs	r2, #1
 80023b2:	409a      	lsls	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d012      	beq.n	80023e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00b      	beq.n	80023e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ce:	2201      	movs	r2, #1
 80023d0:	409a      	lsls	r2, r3
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023da:	f043 0202 	orr.w	r2, r3, #2
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e6:	2204      	movs	r2, #4
 80023e8:	409a      	lsls	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	4013      	ands	r3, r2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d012      	beq.n	8002418 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00b      	beq.n	8002418 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002404:	2204      	movs	r2, #4
 8002406:	409a      	lsls	r2, r3
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002410:	f043 0204 	orr.w	r2, r3, #4
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800241c:	2210      	movs	r2, #16
 800241e:	409a      	lsls	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4013      	ands	r3, r2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d043      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d03c      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800243a:	2210      	movs	r2, #16
 800243c:	409a      	lsls	r2, r3
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d018      	beq.n	8002482 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d108      	bne.n	8002470 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	2b00      	cmp	r3, #0
 8002464:	d024      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	4798      	blx	r3
 800246e:	e01f      	b.n	80024b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01b      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	4798      	blx	r3
 8002480:	e016      	b.n	80024b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800248c:	2b00      	cmp	r3, #0
 800248e:	d107      	bne.n	80024a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0208 	bic.w	r2, r2, #8
 800249e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b4:	2220      	movs	r2, #32
 80024b6:	409a      	lsls	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 808f 	beq.w	80025e0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0310 	and.w	r3, r3, #16
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 8087 	beq.w	80025e0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d6:	2220      	movs	r2, #32
 80024d8:	409a      	lsls	r2, r3
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b05      	cmp	r3, #5
 80024e8:	d136      	bne.n	8002558 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 0216 	bic.w	r2, r2, #22
 80024f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695a      	ldr	r2, [r3, #20]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002508:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	2b00      	cmp	r3, #0
 8002510:	d103      	bne.n	800251a <HAL_DMA_IRQHandler+0x1da>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002516:	2b00      	cmp	r3, #0
 8002518:	d007      	beq.n	800252a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0208 	bic.w	r2, r2, #8
 8002528:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800252e:	223f      	movs	r2, #63	@ 0x3f
 8002530:	409a      	lsls	r2, r3
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800254a:	2b00      	cmp	r3, #0
 800254c:	d07e      	beq.n	800264c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	4798      	blx	r3
        }
        return;
 8002556:	e079      	b.n	800264c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d01d      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10d      	bne.n	8002590 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002578:	2b00      	cmp	r3, #0
 800257a:	d031      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	4798      	blx	r3
 8002584:	e02c      	b.n	80025e0 <HAL_DMA_IRQHandler+0x2a0>
 8002586:	bf00      	nop
 8002588:	20000000 	.word	0x20000000
 800258c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002594:	2b00      	cmp	r3, #0
 8002596:	d023      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	4798      	blx	r3
 80025a0:	e01e      	b.n	80025e0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10f      	bne.n	80025d0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f022 0210 	bic.w	r2, r2, #16
 80025be:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d032      	beq.n	800264e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d022      	beq.n	800263a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2205      	movs	r2, #5
 80025f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f022 0201 	bic.w	r2, r2, #1
 800260a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	3301      	adds	r3, #1
 8002610:	60bb      	str	r3, [r7, #8]
 8002612:	697a      	ldr	r2, [r7, #20]
 8002614:	429a      	cmp	r2, r3
 8002616:	d307      	bcc.n	8002628 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f2      	bne.n	800260c <HAL_DMA_IRQHandler+0x2cc>
 8002626:	e000      	b.n	800262a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002628:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2201      	movs	r2, #1
 800262e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800263e:	2b00      	cmp	r3, #0
 8002640:	d005      	beq.n	800264e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	4798      	blx	r3
 800264a:	e000      	b.n	800264e <HAL_DMA_IRQHandler+0x30e>
        return;
 800264c:	bf00      	nop
    }
  }
}
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
 8002660:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002670:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b40      	cmp	r3, #64	@ 0x40
 8002680:	d108      	bne.n	8002694 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002692:	e007      	b.n	80026a4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	60da      	str	r2, [r3, #12]
}
 80026a4:	bf00      	nop
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	3b10      	subs	r3, #16
 80026c0:	4a14      	ldr	r2, [pc, #80]	@ (8002714 <DMA_CalcBaseAndBitshift+0x64>)
 80026c2:	fba2 2303 	umull	r2, r3, r2, r3
 80026c6:	091b      	lsrs	r3, r3, #4
 80026c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026ca:	4a13      	ldr	r2, [pc, #76]	@ (8002718 <DMA_CalcBaseAndBitshift+0x68>)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	4413      	add	r3, r2
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	461a      	mov	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2b03      	cmp	r3, #3
 80026dc:	d909      	bls.n	80026f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026e6:	f023 0303 	bic.w	r3, r3, #3
 80026ea:	1d1a      	adds	r2, r3, #4
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80026f0:	e007      	b.n	8002702 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026fa:	f023 0303 	bic.w	r3, r3, #3
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002706:	4618      	mov	r0, r3
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	aaaaaaab 	.word	0xaaaaaaab
 8002718:	08008fb4 	.word	0x08008fb4

0800271c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800272c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d11f      	bne.n	8002776 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b03      	cmp	r3, #3
 800273a:	d856      	bhi.n	80027ea <DMA_CheckFifoParam+0xce>
 800273c:	a201      	add	r2, pc, #4	@ (adr r2, 8002744 <DMA_CheckFifoParam+0x28>)
 800273e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002742:	bf00      	nop
 8002744:	08002755 	.word	0x08002755
 8002748:	08002767 	.word	0x08002767
 800274c:	08002755 	.word	0x08002755
 8002750:	080027eb 	.word	0x080027eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002758:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d046      	beq.n	80027ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002764:	e043      	b.n	80027ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800276a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800276e:	d140      	bne.n	80027f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002774:	e03d      	b.n	80027f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800277e:	d121      	bne.n	80027c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2b03      	cmp	r3, #3
 8002784:	d837      	bhi.n	80027f6 <DMA_CheckFifoParam+0xda>
 8002786:	a201      	add	r2, pc, #4	@ (adr r2, 800278c <DMA_CheckFifoParam+0x70>)
 8002788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278c:	0800279d 	.word	0x0800279d
 8002790:	080027a3 	.word	0x080027a3
 8002794:	0800279d 	.word	0x0800279d
 8002798:	080027b5 	.word	0x080027b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	73fb      	strb	r3, [r7, #15]
      break;
 80027a0:	e030      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d025      	beq.n	80027fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027b2:	e022      	b.n	80027fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027bc:	d11f      	bne.n	80027fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80027c2:	e01c      	b.n	80027fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d903      	bls.n	80027d2 <DMA_CheckFifoParam+0xb6>
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b03      	cmp	r3, #3
 80027ce:	d003      	beq.n	80027d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80027d0:	e018      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	73fb      	strb	r3, [r7, #15]
      break;
 80027d6:	e015      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00e      	beq.n	8002802 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	73fb      	strb	r3, [r7, #15]
      break;
 80027e8:	e00b      	b.n	8002802 <DMA_CheckFifoParam+0xe6>
      break;
 80027ea:	bf00      	nop
 80027ec:	e00a      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      break;
 80027ee:	bf00      	nop
 80027f0:	e008      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      break;
 80027f2:	bf00      	nop
 80027f4:	e006      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      break;
 80027f6:	bf00      	nop
 80027f8:	e004      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      break;
 80027fa:	bf00      	nop
 80027fc:	e002      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      break;   
 80027fe:	bf00      	nop
 8002800:	e000      	b.n	8002804 <DMA_CheckFifoParam+0xe8>
      break;
 8002802:	bf00      	nop
    }
  } 
  
  return status; 
 8002804:	7bfb      	ldrb	r3, [r7, #15]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop

08002814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002814:	b480      	push	{r7}
 8002816:	b089      	sub	sp, #36	@ 0x24
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002822:	2300      	movs	r3, #0
 8002824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002826:	2300      	movs	r3, #0
 8002828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800282a:	2300      	movs	r3, #0
 800282c:	61fb      	str	r3, [r7, #28]
 800282e:	e16b      	b.n	8002b08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002830:	2201      	movs	r2, #1
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	4013      	ands	r3, r2
 8002842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	429a      	cmp	r2, r3
 800284a:	f040 815a 	bne.w	8002b02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	2b01      	cmp	r3, #1
 8002858:	d005      	beq.n	8002866 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002862:	2b02      	cmp	r3, #2
 8002864:	d130      	bne.n	80028c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	2203      	movs	r2, #3
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	43db      	mvns	r3, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	4013      	ands	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4313      	orrs	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800289c:	2201      	movs	r2, #1
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43db      	mvns	r3, r3
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4013      	ands	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	091b      	lsrs	r3, r3, #4
 80028b2:	f003 0201 	and.w	r2, r3, #1
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4313      	orrs	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	2b03      	cmp	r3, #3
 80028d2:	d017      	beq.n	8002904 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	2203      	movs	r2, #3
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4013      	ands	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d123      	bne.n	8002958 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	08da      	lsrs	r2, r3, #3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3208      	adds	r2, #8
 8002918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800291c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	220f      	movs	r2, #15
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	691a      	ldr	r2, [r3, #16]
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	08da      	lsrs	r2, r3, #3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	3208      	adds	r2, #8
 8002952:	69b9      	ldr	r1, [r7, #24]
 8002954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	2203      	movs	r2, #3
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4013      	ands	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f003 0203 	and.w	r2, r3, #3
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002994:	2b00      	cmp	r3, #0
 8002996:	f000 80b4 	beq.w	8002b02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	4b60      	ldr	r3, [pc, #384]	@ (8002b20 <HAL_GPIO_Init+0x30c>)
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	4a5f      	ldr	r2, [pc, #380]	@ (8002b20 <HAL_GPIO_Init+0x30c>)
 80029a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002b20 <HAL_GPIO_Init+0x30c>)
 80029ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029b6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b24 <HAL_GPIO_Init+0x310>)
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	089b      	lsrs	r3, r3, #2
 80029bc:	3302      	adds	r3, #2
 80029be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	220f      	movs	r2, #15
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	43db      	mvns	r3, r3
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	4013      	ands	r3, r2
 80029d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a52      	ldr	r2, [pc, #328]	@ (8002b28 <HAL_GPIO_Init+0x314>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d02b      	beq.n	8002a3a <HAL_GPIO_Init+0x226>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a51      	ldr	r2, [pc, #324]	@ (8002b2c <HAL_GPIO_Init+0x318>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d025      	beq.n	8002a36 <HAL_GPIO_Init+0x222>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a50      	ldr	r2, [pc, #320]	@ (8002b30 <HAL_GPIO_Init+0x31c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d01f      	beq.n	8002a32 <HAL_GPIO_Init+0x21e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a4f      	ldr	r2, [pc, #316]	@ (8002b34 <HAL_GPIO_Init+0x320>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d019      	beq.n	8002a2e <HAL_GPIO_Init+0x21a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a4e      	ldr	r2, [pc, #312]	@ (8002b38 <HAL_GPIO_Init+0x324>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d013      	beq.n	8002a2a <HAL_GPIO_Init+0x216>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a4d      	ldr	r2, [pc, #308]	@ (8002b3c <HAL_GPIO_Init+0x328>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d00d      	beq.n	8002a26 <HAL_GPIO_Init+0x212>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a4c      	ldr	r2, [pc, #304]	@ (8002b40 <HAL_GPIO_Init+0x32c>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d007      	beq.n	8002a22 <HAL_GPIO_Init+0x20e>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a4b      	ldr	r2, [pc, #300]	@ (8002b44 <HAL_GPIO_Init+0x330>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d101      	bne.n	8002a1e <HAL_GPIO_Init+0x20a>
 8002a1a:	2307      	movs	r3, #7
 8002a1c:	e00e      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a1e:	2308      	movs	r3, #8
 8002a20:	e00c      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a22:	2306      	movs	r3, #6
 8002a24:	e00a      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a26:	2305      	movs	r3, #5
 8002a28:	e008      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a2a:	2304      	movs	r3, #4
 8002a2c:	e006      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e004      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a32:	2302      	movs	r3, #2
 8002a34:	e002      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <HAL_GPIO_Init+0x228>
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	f002 0203 	and.w	r2, r2, #3
 8002a42:	0092      	lsls	r2, r2, #2
 8002a44:	4093      	lsls	r3, r2
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a4c:	4935      	ldr	r1, [pc, #212]	@ (8002b24 <HAL_GPIO_Init+0x310>)
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	089b      	lsrs	r3, r3, #2
 8002a52:	3302      	adds	r3, #2
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a7e:	4a32      	ldr	r2, [pc, #200]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a84:	4b30      	ldr	r3, [pc, #192]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aa8:	4a27      	ldr	r2, [pc, #156]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aae:	4b26      	ldr	r3, [pc, #152]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	69ba      	ldr	r2, [r7, #24]
 8002aba:	4013      	ands	r3, r2
 8002abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ad2:	4a1d      	ldr	r2, [pc, #116]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002afc:	4a12      	ldr	r2, [pc, #72]	@ (8002b48 <HAL_GPIO_Init+0x334>)
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	3301      	adds	r3, #1
 8002b06:	61fb      	str	r3, [r7, #28]
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	2b0f      	cmp	r3, #15
 8002b0c:	f67f ae90 	bls.w	8002830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b10:	bf00      	nop
 8002b12:	bf00      	nop
 8002b14:	3724      	adds	r7, #36	@ 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	40023800 	.word	0x40023800
 8002b24:	40013800 	.word	0x40013800
 8002b28:	40020000 	.word	0x40020000
 8002b2c:	40020400 	.word	0x40020400
 8002b30:	40020800 	.word	0x40020800
 8002b34:	40020c00 	.word	0x40020c00
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40021400 	.word	0x40021400
 8002b40:	40021800 	.word	0x40021800
 8002b44:	40021c00 	.word	0x40021c00
 8002b48:	40013c00 	.word	0x40013c00

08002b4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	807b      	strh	r3, [r7, #2]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b5c:	787b      	ldrb	r3, [r7, #1]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d003      	beq.n	8002b6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b62:	887a      	ldrh	r2, [r7, #2]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b68:	e003      	b.n	8002b72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b6a:	887b      	ldrh	r3, [r7, #2]
 8002b6c:	041a      	lsls	r2, r3, #16
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	619a      	str	r2, [r3, #24]
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr

08002b7e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b085      	sub	sp, #20
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
 8002b86:	460b      	mov	r3, r1
 8002b88:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b90:	887a      	ldrh	r2, [r7, #2]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	4013      	ands	r3, r2
 8002b96:	041a      	lsls	r2, r3, #16
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	43d9      	mvns	r1, r3
 8002b9c:	887b      	ldrh	r3, [r7, #2]
 8002b9e:	400b      	ands	r3, r1
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	619a      	str	r2, [r3, #24]
}
 8002ba6:	bf00      	nop
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
	...

08002bb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e12b      	b.n	8002e1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d106      	bne.n	8002be0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7fe fadc 	bl	8001198 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2224      	movs	r2, #36	@ 0x24
 8002be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0201 	bic.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c18:	f000 fd80 	bl	800371c <HAL_RCC_GetPCLK1Freq>
 8002c1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	4a81      	ldr	r2, [pc, #516]	@ (8002e28 <HAL_I2C_Init+0x274>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d807      	bhi.n	8002c38 <HAL_I2C_Init+0x84>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4a80      	ldr	r2, [pc, #512]	@ (8002e2c <HAL_I2C_Init+0x278>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	bf94      	ite	ls
 8002c30:	2301      	movls	r3, #1
 8002c32:	2300      	movhi	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	e006      	b.n	8002c46 <HAL_I2C_Init+0x92>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4a7d      	ldr	r2, [pc, #500]	@ (8002e30 <HAL_I2C_Init+0x27c>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	bf94      	ite	ls
 8002c40:	2301      	movls	r3, #1
 8002c42:	2300      	movhi	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e0e7      	b.n	8002e1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4a78      	ldr	r2, [pc, #480]	@ (8002e34 <HAL_I2C_Init+0x280>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	0c9b      	lsrs	r3, r3, #18
 8002c58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	4a6a      	ldr	r2, [pc, #424]	@ (8002e28 <HAL_I2C_Init+0x274>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d802      	bhi.n	8002c88 <HAL_I2C_Init+0xd4>
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	3301      	adds	r3, #1
 8002c86:	e009      	b.n	8002c9c <HAL_I2C_Init+0xe8>
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c8e:	fb02 f303 	mul.w	r3, r2, r3
 8002c92:	4a69      	ldr	r2, [pc, #420]	@ (8002e38 <HAL_I2C_Init+0x284>)
 8002c94:	fba2 2303 	umull	r2, r3, r2, r3
 8002c98:	099b      	lsrs	r3, r3, #6
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6812      	ldr	r2, [r2, #0]
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002cae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	495c      	ldr	r1, [pc, #368]	@ (8002e28 <HAL_I2C_Init+0x274>)
 8002cb8:	428b      	cmp	r3, r1
 8002cba:	d819      	bhi.n	8002cf0 <HAL_I2C_Init+0x13c>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1e59      	subs	r1, r3, #1
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cca:	1c59      	adds	r1, r3, #1
 8002ccc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002cd0:	400b      	ands	r3, r1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HAL_I2C_Init+0x138>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	1e59      	subs	r1, r3, #1
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cea:	e051      	b.n	8002d90 <HAL_I2C_Init+0x1dc>
 8002cec:	2304      	movs	r3, #4
 8002cee:	e04f      	b.n	8002d90 <HAL_I2C_Init+0x1dc>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d111      	bne.n	8002d1c <HAL_I2C_Init+0x168>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1e58      	subs	r0, r3, #1
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6859      	ldr	r1, [r3, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	440b      	add	r3, r1
 8002d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	bf0c      	ite	eq
 8002d14:	2301      	moveq	r3, #1
 8002d16:	2300      	movne	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	e012      	b.n	8002d42 <HAL_I2C_Init+0x18e>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	1e58      	subs	r0, r3, #1
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6859      	ldr	r1, [r3, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	0099      	lsls	r1, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d32:	3301      	adds	r3, #1
 8002d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	bf0c      	ite	eq
 8002d3c:	2301      	moveq	r3, #1
 8002d3e:	2300      	movne	r3, #0
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_I2C_Init+0x196>
 8002d46:	2301      	movs	r3, #1
 8002d48:	e022      	b.n	8002d90 <HAL_I2C_Init+0x1dc>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10e      	bne.n	8002d70 <HAL_I2C_Init+0x1bc>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	1e58      	subs	r0, r3, #1
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6859      	ldr	r1, [r3, #4]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	440b      	add	r3, r1
 8002d60:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d64:	3301      	adds	r3, #1
 8002d66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d6e:	e00f      	b.n	8002d90 <HAL_I2C_Init+0x1dc>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	1e58      	subs	r0, r3, #1
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6859      	ldr	r1, [r3, #4]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	0099      	lsls	r1, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d86:	3301      	adds	r3, #1
 8002d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	6809      	ldr	r1, [r1, #0]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	69da      	ldr	r2, [r3, #28]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002dbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6911      	ldr	r1, [r2, #16]
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	68d2      	ldr	r2, [r2, #12]
 8002dca:	4311      	orrs	r1, r2
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6812      	ldr	r2, [r2, #0]
 8002dd0:	430b      	orrs	r3, r1
 8002dd2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695a      	ldr	r2, [r3, #20]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	430a      	orrs	r2, r1
 8002dee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f042 0201 	orr.w	r2, r2, #1
 8002dfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2220      	movs	r2, #32
 8002e0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	000186a0 	.word	0x000186a0
 8002e2c:	001e847f 	.word	0x001e847f
 8002e30:	003d08ff 	.word	0x003d08ff
 8002e34:	431bde83 	.word	0x431bde83
 8002e38:	10624dd3 	.word	0x10624dd3

08002e3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e267      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d075      	beq.n	8002f46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e5a:	4b88      	ldr	r3, [pc, #544]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 030c 	and.w	r3, r3, #12
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d00c      	beq.n	8002e80 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e66:	4b85      	ldr	r3, [pc, #532]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e6e:	2b08      	cmp	r3, #8
 8002e70:	d112      	bne.n	8002e98 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e72:	4b82      	ldr	r3, [pc, #520]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e7e:	d10b      	bne.n	8002e98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e80:	4b7e      	ldr	r3, [pc, #504]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d05b      	beq.n	8002f44 <HAL_RCC_OscConfig+0x108>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d157      	bne.n	8002f44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e242      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ea0:	d106      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x74>
 8002ea2:	4b76      	ldr	r3, [pc, #472]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a75      	ldr	r2, [pc, #468]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eac:	6013      	str	r3, [r2, #0]
 8002eae:	e01d      	b.n	8002eec <HAL_RCC_OscConfig+0xb0>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb8:	d10c      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x98>
 8002eba:	4b70      	ldr	r3, [pc, #448]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a6f      	ldr	r2, [pc, #444]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ec4:	6013      	str	r3, [r2, #0]
 8002ec6:	4b6d      	ldr	r3, [pc, #436]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a6c      	ldr	r2, [pc, #432]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	e00b      	b.n	8002eec <HAL_RCC_OscConfig+0xb0>
 8002ed4:	4b69      	ldr	r3, [pc, #420]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a68      	ldr	r2, [pc, #416]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	4b66      	ldr	r3, [pc, #408]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a65      	ldr	r2, [pc, #404]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d013      	beq.n	8002f1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ef4:	f7fe fcb6 	bl	8001864 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002efc:	f7fe fcb2 	bl	8001864 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b64      	cmp	r3, #100	@ 0x64
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e207      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0e:	4b5b      	ldr	r3, [pc, #364]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0xc0>
 8002f1a:	e014      	b.n	8002f46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1c:	f7fe fca2 	bl	8001864 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f24:	f7fe fc9e 	bl	8001864 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b64      	cmp	r3, #100	@ 0x64
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e1f3      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f36:	4b51      	ldr	r3, [pc, #324]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0xe8>
 8002f42:	e000      	b.n	8002f46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d063      	beq.n	800301a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f52:	4b4a      	ldr	r3, [pc, #296]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f003 030c 	and.w	r3, r3, #12
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00b      	beq.n	8002f76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f5e:	4b47      	ldr	r3, [pc, #284]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f66:	2b08      	cmp	r3, #8
 8002f68:	d11c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f6a:	4b44      	ldr	r3, [pc, #272]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d116      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f76:	4b41      	ldr	r3, [pc, #260]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d005      	beq.n	8002f8e <HAL_RCC_OscConfig+0x152>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d001      	beq.n	8002f8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e1c7      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8e:	4b3b      	ldr	r3, [pc, #236]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	4937      	ldr	r1, [pc, #220]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fa2:	e03a      	b.n	800301a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d020      	beq.n	8002fee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fac:	4b34      	ldr	r3, [pc, #208]	@ (8003080 <HAL_RCC_OscConfig+0x244>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb2:	f7fe fc57 	bl	8001864 <HAL_GetTick>
 8002fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb8:	e008      	b.n	8002fcc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fba:	f7fe fc53 	bl	8001864 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e1a8      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0f0      	beq.n	8002fba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd8:	4b28      	ldr	r3, [pc, #160]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	4925      	ldr	r1, [pc, #148]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	600b      	str	r3, [r1, #0]
 8002fec:	e015      	b.n	800301a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fee:	4b24      	ldr	r3, [pc, #144]	@ (8003080 <HAL_RCC_OscConfig+0x244>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff4:	f7fe fc36 	bl	8001864 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ffc:	f7fe fc32 	bl	8001864 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e187      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300e:	4b1b      	ldr	r3, [pc, #108]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1f0      	bne.n	8002ffc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0308 	and.w	r3, r3, #8
 8003022:	2b00      	cmp	r3, #0
 8003024:	d036      	beq.n	8003094 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d016      	beq.n	800305c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800302e:	4b15      	ldr	r3, [pc, #84]	@ (8003084 <HAL_RCC_OscConfig+0x248>)
 8003030:	2201      	movs	r2, #1
 8003032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003034:	f7fe fc16 	bl	8001864 <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303c:	f7fe fc12 	bl	8001864 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e167      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800304e:	4b0b      	ldr	r3, [pc, #44]	@ (800307c <HAL_RCC_OscConfig+0x240>)
 8003050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCC_OscConfig+0x200>
 800305a:	e01b      	b.n	8003094 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305c:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <HAL_RCC_OscConfig+0x248>)
 800305e:	2200      	movs	r2, #0
 8003060:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003062:	f7fe fbff 	bl	8001864 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003068:	e00e      	b.n	8003088 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800306a:	f7fe fbfb 	bl	8001864 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d907      	bls.n	8003088 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e150      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
 800307c:	40023800 	.word	0x40023800
 8003080:	42470000 	.word	0x42470000
 8003084:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003088:	4b88      	ldr	r3, [pc, #544]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 800308a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1ea      	bne.n	800306a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	f000 8097 	beq.w	80031d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a2:	2300      	movs	r3, #0
 80030a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030a6:	4b81      	ldr	r3, [pc, #516]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80030a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10f      	bne.n	80030d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	4b7d      	ldr	r3, [pc, #500]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80030b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ba:	4a7c      	ldr	r2, [pc, #496]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80030bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80030c2:	4b7a      	ldr	r3, [pc, #488]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80030c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ca:	60bb      	str	r3, [r7, #8]
 80030cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ce:	2301      	movs	r3, #1
 80030d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d2:	4b77      	ldr	r3, [pc, #476]	@ (80032b0 <HAL_RCC_OscConfig+0x474>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d118      	bne.n	8003110 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030de:	4b74      	ldr	r3, [pc, #464]	@ (80032b0 <HAL_RCC_OscConfig+0x474>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a73      	ldr	r2, [pc, #460]	@ (80032b0 <HAL_RCC_OscConfig+0x474>)
 80030e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ea:	f7fe fbbb 	bl	8001864 <HAL_GetTick>
 80030ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f0:	e008      	b.n	8003104 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f2:	f7fe fbb7 	bl	8001864 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e10c      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003104:	4b6a      	ldr	r3, [pc, #424]	@ (80032b0 <HAL_RCC_OscConfig+0x474>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310c:	2b00      	cmp	r3, #0
 800310e:	d0f0      	beq.n	80030f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d106      	bne.n	8003126 <HAL_RCC_OscConfig+0x2ea>
 8003118:	4b64      	ldr	r3, [pc, #400]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 800311a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800311c:	4a63      	ldr	r2, [pc, #396]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	6713      	str	r3, [r2, #112]	@ 0x70
 8003124:	e01c      	b.n	8003160 <HAL_RCC_OscConfig+0x324>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2b05      	cmp	r3, #5
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0x30c>
 800312e:	4b5f      	ldr	r3, [pc, #380]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003132:	4a5e      	ldr	r2, [pc, #376]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003134:	f043 0304 	orr.w	r3, r3, #4
 8003138:	6713      	str	r3, [r2, #112]	@ 0x70
 800313a:	4b5c      	ldr	r3, [pc, #368]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 800313c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313e:	4a5b      	ldr	r2, [pc, #364]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	6713      	str	r3, [r2, #112]	@ 0x70
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0x324>
 8003148:	4b58      	ldr	r3, [pc, #352]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 800314a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314c:	4a57      	ldr	r2, [pc, #348]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 800314e:	f023 0301 	bic.w	r3, r3, #1
 8003152:	6713      	str	r3, [r2, #112]	@ 0x70
 8003154:	4b55      	ldr	r3, [pc, #340]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003158:	4a54      	ldr	r2, [pc, #336]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 800315a:	f023 0304 	bic.w	r3, r3, #4
 800315e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d015      	beq.n	8003194 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003168:	f7fe fb7c 	bl	8001864 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800316e:	e00a      	b.n	8003186 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003170:	f7fe fb78 	bl	8001864 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800317e:	4293      	cmp	r3, r2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e0cb      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003186:	4b49      	ldr	r3, [pc, #292]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0ee      	beq.n	8003170 <HAL_RCC_OscConfig+0x334>
 8003192:	e014      	b.n	80031be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003194:	f7fe fb66 	bl	8001864 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800319c:	f7fe fb62 	bl	8001864 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e0b5      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031b2:	4b3e      	ldr	r3, [pc, #248]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80031b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1ee      	bne.n	800319c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031be:	7dfb      	ldrb	r3, [r7, #23]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d105      	bne.n	80031d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031c4:	4b39      	ldr	r3, [pc, #228]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80031c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c8:	4a38      	ldr	r2, [pc, #224]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80031ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	699b      	ldr	r3, [r3, #24]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 80a1 	beq.w	800331c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031da:	4b34      	ldr	r3, [pc, #208]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f003 030c 	and.w	r3, r3, #12
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d05c      	beq.n	80032a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d141      	bne.n	8003272 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ee:	4b31      	ldr	r3, [pc, #196]	@ (80032b4 <HAL_RCC_OscConfig+0x478>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f4:	f7fe fb36 	bl	8001864 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031fc:	f7fe fb32 	bl	8001864 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e087      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800320e:	4b27      	ldr	r3, [pc, #156]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f0      	bne.n	80031fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	69da      	ldr	r2, [r3, #28]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003228:	019b      	lsls	r3, r3, #6
 800322a:	431a      	orrs	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	085b      	lsrs	r3, r3, #1
 8003232:	3b01      	subs	r3, #1
 8003234:	041b      	lsls	r3, r3, #16
 8003236:	431a      	orrs	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323c:	061b      	lsls	r3, r3, #24
 800323e:	491b      	ldr	r1, [pc, #108]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003240:	4313      	orrs	r3, r2
 8003242:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003244:	4b1b      	ldr	r3, [pc, #108]	@ (80032b4 <HAL_RCC_OscConfig+0x478>)
 8003246:	2201      	movs	r2, #1
 8003248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324a:	f7fe fb0b 	bl	8001864 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003252:	f7fe fb07 	bl	8001864 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e05c      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003264:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0f0      	beq.n	8003252 <HAL_RCC_OscConfig+0x416>
 8003270:	e054      	b.n	800331c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003272:	4b10      	ldr	r3, [pc, #64]	@ (80032b4 <HAL_RCC_OscConfig+0x478>)
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7fe faf4 	bl	8001864 <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003280:	f7fe faf0 	bl	8001864 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e045      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003292:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <HAL_RCC_OscConfig+0x470>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f0      	bne.n	8003280 <HAL_RCC_OscConfig+0x444>
 800329e:	e03d      	b.n	800331c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d107      	bne.n	80032b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e038      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
 80032ac:	40023800 	.word	0x40023800
 80032b0:	40007000 	.word	0x40007000
 80032b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003328 <HAL_RCC_OscConfig+0x4ec>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d028      	beq.n	8003318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d121      	bne.n	8003318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032de:	429a      	cmp	r2, r3
 80032e0:	d11a      	bne.n	8003318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80032e8:	4013      	ands	r3, r2
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80032ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d111      	bne.n	8003318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fe:	085b      	lsrs	r3, r3, #1
 8003300:	3b01      	subs	r3, #1
 8003302:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003304:	429a      	cmp	r2, r3
 8003306:	d107      	bne.n	8003318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003312:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003314:	429a      	cmp	r2, r3
 8003316:	d001      	beq.n	800331c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e000      	b.n	800331e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3718      	adds	r7, #24
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	40023800 	.word	0x40023800

0800332c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d101      	bne.n	8003340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e0cc      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003340:	4b68      	ldr	r3, [pc, #416]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	683a      	ldr	r2, [r7, #0]
 800334a:	429a      	cmp	r2, r3
 800334c:	d90c      	bls.n	8003368 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800334e:	4b65      	ldr	r3, [pc, #404]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003356:	4b63      	ldr	r3, [pc, #396]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0307 	and.w	r3, r3, #7
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	429a      	cmp	r2, r3
 8003362:	d001      	beq.n	8003368 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e0b8      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d020      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b00      	cmp	r3, #0
 800337e:	d005      	beq.n	800338c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003380:	4b59      	ldr	r3, [pc, #356]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	4a58      	ldr	r2, [pc, #352]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003386:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800338a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0308 	and.w	r3, r3, #8
 8003394:	2b00      	cmp	r3, #0
 8003396:	d005      	beq.n	80033a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003398:	4b53      	ldr	r3, [pc, #332]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	4a52      	ldr	r2, [pc, #328]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800339e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80033a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4b50      	ldr	r3, [pc, #320]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	494d      	ldr	r1, [pc, #308]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d044      	beq.n	800344c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d107      	bne.n	80033da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ca:	4b47      	ldr	r3, [pc, #284]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d119      	bne.n	800340a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e07f      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d003      	beq.n	80033ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033e6:	2b03      	cmp	r3, #3
 80033e8:	d107      	bne.n	80033fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ea:	4b3f      	ldr	r3, [pc, #252]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d109      	bne.n	800340a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e06f      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033fa:	4b3b      	ldr	r3, [pc, #236]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e067      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800340a:	4b37      	ldr	r3, [pc, #220]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f023 0203 	bic.w	r2, r3, #3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	4934      	ldr	r1, [pc, #208]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003418:	4313      	orrs	r3, r2
 800341a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800341c:	f7fe fa22 	bl	8001864 <HAL_GetTick>
 8003420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003422:	e00a      	b.n	800343a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003424:	f7fe fa1e 	bl	8001864 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003432:	4293      	cmp	r3, r2
 8003434:	d901      	bls.n	800343a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e04f      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800343a:	4b2b      	ldr	r3, [pc, #172]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 020c 	and.w	r2, r3, #12
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	429a      	cmp	r2, r3
 800344a:	d1eb      	bne.n	8003424 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800344c:	4b25      	ldr	r3, [pc, #148]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d20c      	bcs.n	8003474 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345a:	4b22      	ldr	r3, [pc, #136]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003462:	4b20      	ldr	r3, [pc, #128]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	429a      	cmp	r2, r3
 800346e:	d001      	beq.n	8003474 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e032      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0304 	and.w	r3, r3, #4
 800347c:	2b00      	cmp	r3, #0
 800347e:	d008      	beq.n	8003492 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003480:	4b19      	ldr	r3, [pc, #100]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	4916      	ldr	r1, [pc, #88]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800348e:	4313      	orrs	r3, r2
 8003490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b00      	cmp	r3, #0
 800349c:	d009      	beq.n	80034b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800349e:	4b12      	ldr	r3, [pc, #72]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	490e      	ldr	r1, [pc, #56]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034b2:	f000 f821 	bl	80034f8 <HAL_RCC_GetSysClockFreq>
 80034b6:	4602      	mov	r2, r0
 80034b8:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	091b      	lsrs	r3, r3, #4
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	490a      	ldr	r1, [pc, #40]	@ (80034ec <HAL_RCC_ClockConfig+0x1c0>)
 80034c4:	5ccb      	ldrb	r3, [r1, r3]
 80034c6:	fa22 f303 	lsr.w	r3, r2, r3
 80034ca:	4a09      	ldr	r2, [pc, #36]	@ (80034f0 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034ce:	4b09      	ldr	r3, [pc, #36]	@ (80034f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fe f872 	bl	80015bc <HAL_InitTick>

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	40023c00 	.word	0x40023c00
 80034e8:	40023800 	.word	0x40023800
 80034ec:	08008f9c 	.word	0x08008f9c
 80034f0:	20000000 	.word	0x20000000
 80034f4:	20000004 	.word	0x20000004

080034f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034fc:	b094      	sub	sp, #80	@ 0x50
 80034fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003500:	2300      	movs	r3, #0
 8003502:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003504:	2300      	movs	r3, #0
 8003506:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003510:	4b79      	ldr	r3, [pc, #484]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f003 030c 	and.w	r3, r3, #12
 8003518:	2b08      	cmp	r3, #8
 800351a:	d00d      	beq.n	8003538 <HAL_RCC_GetSysClockFreq+0x40>
 800351c:	2b08      	cmp	r3, #8
 800351e:	f200 80e1 	bhi.w	80036e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <HAL_RCC_GetSysClockFreq+0x34>
 8003526:	2b04      	cmp	r3, #4
 8003528:	d003      	beq.n	8003532 <HAL_RCC_GetSysClockFreq+0x3a>
 800352a:	e0db      	b.n	80036e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800352c:	4b73      	ldr	r3, [pc, #460]	@ (80036fc <HAL_RCC_GetSysClockFreq+0x204>)
 800352e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003530:	e0db      	b.n	80036ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003532:	4b73      	ldr	r3, [pc, #460]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x208>)
 8003534:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003536:	e0d8      	b.n	80036ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003538:	4b6f      	ldr	r3, [pc, #444]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003540:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003542:	4b6d      	ldr	r3, [pc, #436]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d063      	beq.n	8003616 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800354e:	4b6a      	ldr	r3, [pc, #424]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	099b      	lsrs	r3, r3, #6
 8003554:	2200      	movs	r2, #0
 8003556:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003558:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800355a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800355c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003560:	633b      	str	r3, [r7, #48]	@ 0x30
 8003562:	2300      	movs	r3, #0
 8003564:	637b      	str	r3, [r7, #52]	@ 0x34
 8003566:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800356a:	4622      	mov	r2, r4
 800356c:	462b      	mov	r3, r5
 800356e:	f04f 0000 	mov.w	r0, #0
 8003572:	f04f 0100 	mov.w	r1, #0
 8003576:	0159      	lsls	r1, r3, #5
 8003578:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800357c:	0150      	lsls	r0, r2, #5
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	4621      	mov	r1, r4
 8003584:	1a51      	subs	r1, r2, r1
 8003586:	6139      	str	r1, [r7, #16]
 8003588:	4629      	mov	r1, r5
 800358a:	eb63 0301 	sbc.w	r3, r3, r1
 800358e:	617b      	str	r3, [r7, #20]
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	f04f 0300 	mov.w	r3, #0
 8003598:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800359c:	4659      	mov	r1, fp
 800359e:	018b      	lsls	r3, r1, #6
 80035a0:	4651      	mov	r1, sl
 80035a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035a6:	4651      	mov	r1, sl
 80035a8:	018a      	lsls	r2, r1, #6
 80035aa:	4651      	mov	r1, sl
 80035ac:	ebb2 0801 	subs.w	r8, r2, r1
 80035b0:	4659      	mov	r1, fp
 80035b2:	eb63 0901 	sbc.w	r9, r3, r1
 80035b6:	f04f 0200 	mov.w	r2, #0
 80035ba:	f04f 0300 	mov.w	r3, #0
 80035be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035ca:	4690      	mov	r8, r2
 80035cc:	4699      	mov	r9, r3
 80035ce:	4623      	mov	r3, r4
 80035d0:	eb18 0303 	adds.w	r3, r8, r3
 80035d4:	60bb      	str	r3, [r7, #8]
 80035d6:	462b      	mov	r3, r5
 80035d8:	eb49 0303 	adc.w	r3, r9, r3
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	f04f 0200 	mov.w	r2, #0
 80035e2:	f04f 0300 	mov.w	r3, #0
 80035e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80035ea:	4629      	mov	r1, r5
 80035ec:	024b      	lsls	r3, r1, #9
 80035ee:	4621      	mov	r1, r4
 80035f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80035f4:	4621      	mov	r1, r4
 80035f6:	024a      	lsls	r2, r1, #9
 80035f8:	4610      	mov	r0, r2
 80035fa:	4619      	mov	r1, r3
 80035fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035fe:	2200      	movs	r2, #0
 8003600:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003602:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003604:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003608:	f7fc fe3a 	bl	8000280 <__aeabi_uldivmod>
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	4613      	mov	r3, r2
 8003612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003614:	e058      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003616:	4b38      	ldr	r3, [pc, #224]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	099b      	lsrs	r3, r3, #6
 800361c:	2200      	movs	r2, #0
 800361e:	4618      	mov	r0, r3
 8003620:	4611      	mov	r1, r2
 8003622:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003626:	623b      	str	r3, [r7, #32]
 8003628:	2300      	movs	r3, #0
 800362a:	627b      	str	r3, [r7, #36]	@ 0x24
 800362c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003630:	4642      	mov	r2, r8
 8003632:	464b      	mov	r3, r9
 8003634:	f04f 0000 	mov.w	r0, #0
 8003638:	f04f 0100 	mov.w	r1, #0
 800363c:	0159      	lsls	r1, r3, #5
 800363e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003642:	0150      	lsls	r0, r2, #5
 8003644:	4602      	mov	r2, r0
 8003646:	460b      	mov	r3, r1
 8003648:	4641      	mov	r1, r8
 800364a:	ebb2 0a01 	subs.w	sl, r2, r1
 800364e:	4649      	mov	r1, r9
 8003650:	eb63 0b01 	sbc.w	fp, r3, r1
 8003654:	f04f 0200 	mov.w	r2, #0
 8003658:	f04f 0300 	mov.w	r3, #0
 800365c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003660:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003664:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003668:	ebb2 040a 	subs.w	r4, r2, sl
 800366c:	eb63 050b 	sbc.w	r5, r3, fp
 8003670:	f04f 0200 	mov.w	r2, #0
 8003674:	f04f 0300 	mov.w	r3, #0
 8003678:	00eb      	lsls	r3, r5, #3
 800367a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800367e:	00e2      	lsls	r2, r4, #3
 8003680:	4614      	mov	r4, r2
 8003682:	461d      	mov	r5, r3
 8003684:	4643      	mov	r3, r8
 8003686:	18e3      	adds	r3, r4, r3
 8003688:	603b      	str	r3, [r7, #0]
 800368a:	464b      	mov	r3, r9
 800368c:	eb45 0303 	adc.w	r3, r5, r3
 8003690:	607b      	str	r3, [r7, #4]
 8003692:	f04f 0200 	mov.w	r2, #0
 8003696:	f04f 0300 	mov.w	r3, #0
 800369a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800369e:	4629      	mov	r1, r5
 80036a0:	028b      	lsls	r3, r1, #10
 80036a2:	4621      	mov	r1, r4
 80036a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036a8:	4621      	mov	r1, r4
 80036aa:	028a      	lsls	r2, r1, #10
 80036ac:	4610      	mov	r0, r2
 80036ae:	4619      	mov	r1, r3
 80036b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036b2:	2200      	movs	r2, #0
 80036b4:	61bb      	str	r3, [r7, #24]
 80036b6:	61fa      	str	r2, [r7, #28]
 80036b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036bc:	f7fc fde0 	bl	8000280 <__aeabi_uldivmod>
 80036c0:	4602      	mov	r2, r0
 80036c2:	460b      	mov	r3, r1
 80036c4:	4613      	mov	r3, r2
 80036c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036c8:	4b0b      	ldr	r3, [pc, #44]	@ (80036f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	0c1b      	lsrs	r3, r3, #16
 80036ce:	f003 0303 	and.w	r3, r3, #3
 80036d2:	3301      	adds	r3, #1
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80036d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036e2:	e002      	b.n	80036ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036e4:	4b05      	ldr	r3, [pc, #20]	@ (80036fc <HAL_RCC_GetSysClockFreq+0x204>)
 80036e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3750      	adds	r7, #80	@ 0x50
 80036f0:	46bd      	mov	sp, r7
 80036f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036f6:	bf00      	nop
 80036f8:	40023800 	.word	0x40023800
 80036fc:	00f42400 	.word	0x00f42400
 8003700:	007a1200 	.word	0x007a1200

08003704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003708:	4b03      	ldr	r3, [pc, #12]	@ (8003718 <HAL_RCC_GetHCLKFreq+0x14>)
 800370a:	681b      	ldr	r3, [r3, #0]
}
 800370c:	4618      	mov	r0, r3
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	20000000 	.word	0x20000000

0800371c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003720:	f7ff fff0 	bl	8003704 <HAL_RCC_GetHCLKFreq>
 8003724:	4602      	mov	r2, r0
 8003726:	4b05      	ldr	r3, [pc, #20]	@ (800373c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	0a9b      	lsrs	r3, r3, #10
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	4903      	ldr	r1, [pc, #12]	@ (8003740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003732:	5ccb      	ldrb	r3, [r1, r3]
 8003734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003738:	4618      	mov	r0, r3
 800373a:	bd80      	pop	{r7, pc}
 800373c:	40023800 	.word	0x40023800
 8003740:	08008fac 	.word	0x08008fac

08003744 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003748:	f7ff ffdc 	bl	8003704 <HAL_RCC_GetHCLKFreq>
 800374c:	4602      	mov	r2, r0
 800374e:	4b05      	ldr	r3, [pc, #20]	@ (8003764 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	0b5b      	lsrs	r3, r3, #13
 8003754:	f003 0307 	and.w	r3, r3, #7
 8003758:	4903      	ldr	r1, [pc, #12]	@ (8003768 <HAL_RCC_GetPCLK2Freq+0x24>)
 800375a:	5ccb      	ldrb	r3, [r1, r3]
 800375c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003760:	4618      	mov	r0, r3
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40023800 	.word	0x40023800
 8003768:	08008fac 	.word	0x08008fac

0800376c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	220f      	movs	r2, #15
 800377a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800377c:	4b12      	ldr	r3, [pc, #72]	@ (80037c8 <HAL_RCC_GetClockConfig+0x5c>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 0203 	and.w	r2, r3, #3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003788:	4b0f      	ldr	r3, [pc, #60]	@ (80037c8 <HAL_RCC_GetClockConfig+0x5c>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <HAL_RCC_GetClockConfig+0x5c>)
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80037a0:	4b09      	ldr	r3, [pc, #36]	@ (80037c8 <HAL_RCC_GetClockConfig+0x5c>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	08db      	lsrs	r3, r3, #3
 80037a6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80037ae:	4b07      	ldr	r3, [pc, #28]	@ (80037cc <HAL_RCC_GetClockConfig+0x60>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0207 	and.w	r2, r3, #7
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	601a      	str	r2, [r3, #0]
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	40023800 	.word	0x40023800
 80037cc:	40023c00 	.word	0x40023c00

080037d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e041      	b.n	8003866 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7fd fe0a 	bl	8001410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3304      	adds	r3, #4
 800380c:	4619      	mov	r1, r3
 800380e:	4610      	mov	r0, r2
 8003810:	f000 fd2c 	bl	800426c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
	...

08003870 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	d001      	beq.n	8003888 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e046      	b.n	8003916 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a23      	ldr	r2, [pc, #140]	@ (8003924 <HAL_TIM_Base_Start+0xb4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d022      	beq.n	80038e0 <HAL_TIM_Base_Start+0x70>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a2:	d01d      	beq.n	80038e0 <HAL_TIM_Base_Start+0x70>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003928 <HAL_TIM_Base_Start+0xb8>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d018      	beq.n	80038e0 <HAL_TIM_Base_Start+0x70>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a1e      	ldr	r2, [pc, #120]	@ (800392c <HAL_TIM_Base_Start+0xbc>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d013      	beq.n	80038e0 <HAL_TIM_Base_Start+0x70>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003930 <HAL_TIM_Base_Start+0xc0>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d00e      	beq.n	80038e0 <HAL_TIM_Base_Start+0x70>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003934 <HAL_TIM_Base_Start+0xc4>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d009      	beq.n	80038e0 <HAL_TIM_Base_Start+0x70>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a19      	ldr	r2, [pc, #100]	@ (8003938 <HAL_TIM_Base_Start+0xc8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d004      	beq.n	80038e0 <HAL_TIM_Base_Start+0x70>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a18      	ldr	r2, [pc, #96]	@ (800393c <HAL_TIM_Base_Start+0xcc>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d111      	bne.n	8003904 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2b06      	cmp	r3, #6
 80038f0:	d010      	beq.n	8003914 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0201 	orr.w	r2, r2, #1
 8003900:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003902:	e007      	b.n	8003914 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 0201 	orr.w	r2, r2, #1
 8003912:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40010000 	.word	0x40010000
 8003928:	40000400 	.word	0x40000400
 800392c:	40000800 	.word	0x40000800
 8003930:	40000c00 	.word	0x40000c00
 8003934:	40010400 	.word	0x40010400
 8003938:	40014000 	.word	0x40014000
 800393c:	40001800 	.word	0x40001800

08003940 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b01      	cmp	r3, #1
 8003952:	d001      	beq.n	8003958 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e04e      	b.n	80039f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2202      	movs	r2, #2
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0201 	orr.w	r2, r2, #1
 800396e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a23      	ldr	r2, [pc, #140]	@ (8003a04 <HAL_TIM_Base_Start_IT+0xc4>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d022      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x80>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003982:	d01d      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x80>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a1f      	ldr	r2, [pc, #124]	@ (8003a08 <HAL_TIM_Base_Start_IT+0xc8>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d018      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x80>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a1e      	ldr	r2, [pc, #120]	@ (8003a0c <HAL_TIM_Base_Start_IT+0xcc>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d013      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x80>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a1c      	ldr	r2, [pc, #112]	@ (8003a10 <HAL_TIM_Base_Start_IT+0xd0>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d00e      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x80>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a14 <HAL_TIM_Base_Start_IT+0xd4>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d009      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x80>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a19      	ldr	r2, [pc, #100]	@ (8003a18 <HAL_TIM_Base_Start_IT+0xd8>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d004      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x80>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a18      	ldr	r2, [pc, #96]	@ (8003a1c <HAL_TIM_Base_Start_IT+0xdc>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d111      	bne.n	80039e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2b06      	cmp	r3, #6
 80039d0:	d010      	beq.n	80039f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f042 0201 	orr.w	r2, r2, #1
 80039e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e2:	e007      	b.n	80039f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f042 0201 	orr.w	r2, r2, #1
 80039f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	40010000 	.word	0x40010000
 8003a08:	40000400 	.word	0x40000400
 8003a0c:	40000800 	.word	0x40000800
 8003a10:	40000c00 	.word	0x40000c00
 8003a14:	40010400 	.word	0x40010400
 8003a18:	40014000 	.word	0x40014000
 8003a1c:	40001800 	.word	0x40001800

08003a20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e041      	b.n	8003ab6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d106      	bne.n	8003a4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7fd fbee 	bl	8001228 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4610      	mov	r0, r2
 8003a60:	f000 fc04 	bl	800426c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
	...

08003ac0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d109      	bne.n	8003ae4 <HAL_TIM_PWM_Start+0x24>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	bf14      	ite	ne
 8003adc:	2301      	movne	r3, #1
 8003ade:	2300      	moveq	r3, #0
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	e022      	b.n	8003b2a <HAL_TIM_PWM_Start+0x6a>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	d109      	bne.n	8003afe <HAL_TIM_PWM_Start+0x3e>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	bf14      	ite	ne
 8003af6:	2301      	movne	r3, #1
 8003af8:	2300      	moveq	r3, #0
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	e015      	b.n	8003b2a <HAL_TIM_PWM_Start+0x6a>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d109      	bne.n	8003b18 <HAL_TIM_PWM_Start+0x58>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	bf14      	ite	ne
 8003b10:	2301      	movne	r3, #1
 8003b12:	2300      	moveq	r3, #0
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	e008      	b.n	8003b2a <HAL_TIM_PWM_Start+0x6a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	bf14      	ite	ne
 8003b24:	2301      	movne	r3, #1
 8003b26:	2300      	moveq	r3, #0
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e07c      	b.n	8003c2c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d104      	bne.n	8003b42 <HAL_TIM_PWM_Start+0x82>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b40:	e013      	b.n	8003b6a <HAL_TIM_PWM_Start+0xaa>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2b04      	cmp	r3, #4
 8003b46:	d104      	bne.n	8003b52 <HAL_TIM_PWM_Start+0x92>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b50:	e00b      	b.n	8003b6a <HAL_TIM_PWM_Start+0xaa>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d104      	bne.n	8003b62 <HAL_TIM_PWM_Start+0xa2>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b60:	e003      	b.n	8003b6a <HAL_TIM_PWM_Start+0xaa>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	6839      	ldr	r1, [r7, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 fdd0 	bl	8004718 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8003c34 <HAL_TIM_PWM_Start+0x174>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d004      	beq.n	8003b8c <HAL_TIM_PWM_Start+0xcc>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a2c      	ldr	r2, [pc, #176]	@ (8003c38 <HAL_TIM_PWM_Start+0x178>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d101      	bne.n	8003b90 <HAL_TIM_PWM_Start+0xd0>
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e000      	b.n	8003b92 <HAL_TIM_PWM_Start+0xd2>
 8003b90:	2300      	movs	r3, #0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d007      	beq.n	8003ba6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ba4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a22      	ldr	r2, [pc, #136]	@ (8003c34 <HAL_TIM_PWM_Start+0x174>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d022      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x136>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bb8:	d01d      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x136>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8003c3c <HAL_TIM_PWM_Start+0x17c>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d018      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x136>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c40 <HAL_TIM_PWM_Start+0x180>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d013      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x136>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8003c44 <HAL_TIM_PWM_Start+0x184>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d00e      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x136>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a16      	ldr	r2, [pc, #88]	@ (8003c38 <HAL_TIM_PWM_Start+0x178>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d009      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x136>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a18      	ldr	r2, [pc, #96]	@ (8003c48 <HAL_TIM_PWM_Start+0x188>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d004      	beq.n	8003bf6 <HAL_TIM_PWM_Start+0x136>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a16      	ldr	r2, [pc, #88]	@ (8003c4c <HAL_TIM_PWM_Start+0x18c>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d111      	bne.n	8003c1a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2b06      	cmp	r3, #6
 8003c06:	d010      	beq.n	8003c2a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0201 	orr.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c18:	e007      	b.n	8003c2a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0201 	orr.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40010000 	.word	0x40010000
 8003c38:	40010400 	.word	0x40010400
 8003c3c:	40000400 	.word	0x40000400
 8003c40:	40000800 	.word	0x40000800
 8003c44:	40000c00 	.word	0x40000c00
 8003c48:	40014000 	.word	0x40014000
 8003c4c:	40001800 	.word	0x40001800

08003c50 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d101      	bne.n	8003c64 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e097      	b.n	8003d94 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d106      	bne.n	8003c7e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7fd faf7 	bl	800126c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6812      	ldr	r2, [r2, #0]
 8003c90:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c94:	f023 0307 	bic.w	r3, r3, #7
 8003c98:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4610      	mov	r0, r2
 8003ca6:	f000 fae1 	bl	800426c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cd2:	f023 0303 	bic.w	r3, r3, #3
 8003cd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	021b      	lsls	r3, r3, #8
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003cf0:	f023 030c 	bic.w	r3, r3, #12
 8003cf4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003cfc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	69db      	ldr	r3, [r3, #28]
 8003d0a:	021b      	lsls	r3, r3, #8
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	011a      	lsls	r2, r3, #4
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	031b      	lsls	r3, r3, #12
 8003d20:	4313      	orrs	r3, r2
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003d2e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003d36:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	695b      	ldr	r3, [r3, #20]
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	4313      	orrs	r3, r2
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d92:	2300      	movs	r3, #0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3718      	adds	r7, #24
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dac:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003db4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dbc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003dc4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d110      	bne.n	8003dee <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d102      	bne.n	8003dd8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003dd2:	7b7b      	ldrb	r3, [r7, #13]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d001      	beq.n	8003ddc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e069      	b.n	8003eb0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003dec:	e031      	b.n	8003e52 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d110      	bne.n	8003e16 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003df4:	7bbb      	ldrb	r3, [r7, #14]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d102      	bne.n	8003e00 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003dfa:	7b3b      	ldrb	r3, [r7, #12]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d001      	beq.n	8003e04 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e055      	b.n	8003eb0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e14:	e01d      	b.n	8003e52 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e16:	7bfb      	ldrb	r3, [r7, #15]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d108      	bne.n	8003e2e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e1c:	7bbb      	ldrb	r3, [r7, #14]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d105      	bne.n	8003e2e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e22:	7b7b      	ldrb	r3, [r7, #13]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d102      	bne.n	8003e2e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e28:	7b3b      	ldrb	r3, [r7, #12]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d001      	beq.n	8003e32 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e03e      	b.n	8003eb0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2202      	movs	r2, #2
 8003e36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2202      	movs	r2, #2
 8003e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d003      	beq.n	8003e60 <HAL_TIM_Encoder_Start+0xc4>
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	d008      	beq.n	8003e70 <HAL_TIM_Encoder_Start+0xd4>
 8003e5e:	e00f      	b.n	8003e80 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2201      	movs	r2, #1
 8003e66:	2100      	movs	r1, #0
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f000 fc55 	bl	8004718 <TIM_CCxChannelCmd>
      break;
 8003e6e:	e016      	b.n	8003e9e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2201      	movs	r2, #1
 8003e76:	2104      	movs	r1, #4
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f000 fc4d 	bl	8004718 <TIM_CCxChannelCmd>
      break;
 8003e7e:	e00e      	b.n	8003e9e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2201      	movs	r2, #1
 8003e86:	2100      	movs	r1, #0
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f000 fc45 	bl	8004718 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2201      	movs	r2, #1
 8003e94:	2104      	movs	r1, #4
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 fc3e 	bl	8004718 <TIM_CCxChannelCmd>
      break;
 8003e9c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0201 	orr.w	r2, r2, #1
 8003eac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d020      	beq.n	8003f1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f003 0302 	and.w	r3, r3, #2
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d01b      	beq.n	8003f1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f06f 0202 	mvn.w	r2, #2
 8003eec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	f003 0303 	and.w	r3, r3, #3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f994 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003f08:	e005      	b.n	8003f16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f986 	bl	800421c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 f997 	bl	8004244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	f003 0304 	and.w	r3, r3, #4
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d020      	beq.n	8003f68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d01b      	beq.n	8003f68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f06f 0204 	mvn.w	r2, #4
 8003f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f96e 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003f54:	e005      	b.n	8003f62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 f960 	bl	800421c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 f971 	bl	8004244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f003 0308 	and.w	r3, r3, #8
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d020      	beq.n	8003fb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f003 0308 	and.w	r3, r3, #8
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d01b      	beq.n	8003fb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f06f 0208 	mvn.w	r2, #8
 8003f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2204      	movs	r2, #4
 8003f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f948 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003fa0:	e005      	b.n	8003fae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f93a 	bl	800421c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 f94b 	bl	8004244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	f003 0310 	and.w	r3, r3, #16
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d020      	beq.n	8004000 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f003 0310 	and.w	r3, r3, #16
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d01b      	beq.n	8004000 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f06f 0210 	mvn.w	r2, #16
 8003fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2208      	movs	r2, #8
 8003fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f922 	bl	8004230 <HAL_TIM_IC_CaptureCallback>
 8003fec:	e005      	b.n	8003ffa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f914 	bl	800421c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 f925 	bl	8004244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00c      	beq.n	8004024 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f06f 0201 	mvn.w	r2, #1
 800401c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7fc ffc8 	bl	8000fb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00c      	beq.n	8004048 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004034:	2b00      	cmp	r3, #0
 8004036:	d007      	beq.n	8004048 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fc66 	bl	8004914 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00c      	beq.n	800406c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 f8f6 	bl	8004258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	f003 0320 	and.w	r3, r3, #32
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00c      	beq.n	8004090 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f003 0320 	and.w	r3, r3, #32
 800407c:	2b00      	cmp	r3, #0
 800407e:	d007      	beq.n	8004090 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f06f 0220 	mvn.w	r2, #32
 8004088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 fc38 	bl	8004900 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004090:	bf00      	nop
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040a4:	2300      	movs	r3, #0
 80040a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e0ae      	b.n	8004214 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2b0c      	cmp	r3, #12
 80040c2:	f200 809f 	bhi.w	8004204 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80040c6:	a201      	add	r2, pc, #4	@ (adr r2, 80040cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80040c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040cc:	08004101 	.word	0x08004101
 80040d0:	08004205 	.word	0x08004205
 80040d4:	08004205 	.word	0x08004205
 80040d8:	08004205 	.word	0x08004205
 80040dc:	08004141 	.word	0x08004141
 80040e0:	08004205 	.word	0x08004205
 80040e4:	08004205 	.word	0x08004205
 80040e8:	08004205 	.word	0x08004205
 80040ec:	08004183 	.word	0x08004183
 80040f0:	08004205 	.word	0x08004205
 80040f4:	08004205 	.word	0x08004205
 80040f8:	08004205 	.word	0x08004205
 80040fc:	080041c3 	.word	0x080041c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	4618      	mov	r0, r3
 8004108:	f000 f956 	bl	80043b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699a      	ldr	r2, [r3, #24]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 0208 	orr.w	r2, r2, #8
 800411a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	699a      	ldr	r2, [r3, #24]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0204 	bic.w	r2, r2, #4
 800412a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6999      	ldr	r1, [r3, #24]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	691a      	ldr	r2, [r3, #16]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	619a      	str	r2, [r3, #24]
      break;
 800413e:	e064      	b.n	800420a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68b9      	ldr	r1, [r7, #8]
 8004146:	4618      	mov	r0, r3
 8004148:	f000 f9a6 	bl	8004498 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800415a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	699a      	ldr	r2, [r3, #24]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800416a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6999      	ldr	r1, [r3, #24]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	021a      	lsls	r2, r3, #8
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	619a      	str	r2, [r3, #24]
      break;
 8004180:	e043      	b.n	800420a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68b9      	ldr	r1, [r7, #8]
 8004188:	4618      	mov	r0, r3
 800418a:	f000 f9fb 	bl	8004584 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	69da      	ldr	r2, [r3, #28]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f042 0208 	orr.w	r2, r2, #8
 800419c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69da      	ldr	r2, [r3, #28]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0204 	bic.w	r2, r2, #4
 80041ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69d9      	ldr	r1, [r3, #28]
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	691a      	ldr	r2, [r3, #16]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	430a      	orrs	r2, r1
 80041be:	61da      	str	r2, [r3, #28]
      break;
 80041c0:	e023      	b.n	800420a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68b9      	ldr	r1, [r7, #8]
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fa4f 	bl	800466c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	69da      	ldr	r2, [r3, #28]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	69da      	ldr	r2, [r3, #28]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	69d9      	ldr	r1, [r3, #28]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	021a      	lsls	r2, r3, #8
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	430a      	orrs	r2, r1
 8004200:	61da      	str	r2, [r3, #28]
      break;
 8004202:	e002      	b.n	800420a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	75fb      	strb	r3, [r7, #23]
      break;
 8004208:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004212:	7dfb      	ldrb	r3, [r7, #23]
}
 8004214:	4618      	mov	r0, r3
 8004216:	3718      	adds	r7, #24
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a43      	ldr	r2, [pc, #268]	@ (800438c <TIM_Base_SetConfig+0x120>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d013      	beq.n	80042ac <TIM_Base_SetConfig+0x40>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800428a:	d00f      	beq.n	80042ac <TIM_Base_SetConfig+0x40>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a40      	ldr	r2, [pc, #256]	@ (8004390 <TIM_Base_SetConfig+0x124>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d00b      	beq.n	80042ac <TIM_Base_SetConfig+0x40>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a3f      	ldr	r2, [pc, #252]	@ (8004394 <TIM_Base_SetConfig+0x128>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d007      	beq.n	80042ac <TIM_Base_SetConfig+0x40>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a3e      	ldr	r2, [pc, #248]	@ (8004398 <TIM_Base_SetConfig+0x12c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d003      	beq.n	80042ac <TIM_Base_SetConfig+0x40>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a3d      	ldr	r2, [pc, #244]	@ (800439c <TIM_Base_SetConfig+0x130>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d108      	bne.n	80042be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a32      	ldr	r2, [pc, #200]	@ (800438c <TIM_Base_SetConfig+0x120>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d02b      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042cc:	d027      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a2f      	ldr	r2, [pc, #188]	@ (8004390 <TIM_Base_SetConfig+0x124>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d023      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a2e      	ldr	r2, [pc, #184]	@ (8004394 <TIM_Base_SetConfig+0x128>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d01f      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a2d      	ldr	r2, [pc, #180]	@ (8004398 <TIM_Base_SetConfig+0x12c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d01b      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a2c      	ldr	r2, [pc, #176]	@ (800439c <TIM_Base_SetConfig+0x130>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d017      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a2b      	ldr	r2, [pc, #172]	@ (80043a0 <TIM_Base_SetConfig+0x134>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d013      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a2a      	ldr	r2, [pc, #168]	@ (80043a4 <TIM_Base_SetConfig+0x138>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d00f      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a29      	ldr	r2, [pc, #164]	@ (80043a8 <TIM_Base_SetConfig+0x13c>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00b      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a28      	ldr	r2, [pc, #160]	@ (80043ac <TIM_Base_SetConfig+0x140>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d007      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a27      	ldr	r2, [pc, #156]	@ (80043b0 <TIM_Base_SetConfig+0x144>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d003      	beq.n	800431e <TIM_Base_SetConfig+0xb2>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a26      	ldr	r2, [pc, #152]	@ (80043b4 <TIM_Base_SetConfig+0x148>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d108      	bne.n	8004330 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	4313      	orrs	r3, r2
 800432e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	4313      	orrs	r3, r2
 800433c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	689a      	ldr	r2, [r3, #8]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a0e      	ldr	r2, [pc, #56]	@ (800438c <TIM_Base_SetConfig+0x120>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d003      	beq.n	800435e <TIM_Base_SetConfig+0xf2>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a10      	ldr	r2, [pc, #64]	@ (800439c <TIM_Base_SetConfig+0x130>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d103      	bne.n	8004366 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	691a      	ldr	r2, [r3, #16]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f043 0204 	orr.w	r2, r3, #4
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	601a      	str	r2, [r3, #0]
}
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40010000 	.word	0x40010000
 8004390:	40000400 	.word	0x40000400
 8004394:	40000800 	.word	0x40000800
 8004398:	40000c00 	.word	0x40000c00
 800439c:	40010400 	.word	0x40010400
 80043a0:	40014000 	.word	0x40014000
 80043a4:	40014400 	.word	0x40014400
 80043a8:	40014800 	.word	0x40014800
 80043ac:	40001800 	.word	0x40001800
 80043b0:	40001c00 	.word	0x40001c00
 80043b4:	40002000 	.word	0x40002000

080043b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	f023 0201 	bic.w	r2, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f023 0303 	bic.w	r3, r3, #3
 80043ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f023 0302 	bic.w	r3, r3, #2
 8004400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	4313      	orrs	r3, r2
 800440a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a20      	ldr	r2, [pc, #128]	@ (8004490 <TIM_OC1_SetConfig+0xd8>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d003      	beq.n	800441c <TIM_OC1_SetConfig+0x64>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a1f      	ldr	r2, [pc, #124]	@ (8004494 <TIM_OC1_SetConfig+0xdc>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d10c      	bne.n	8004436 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f023 0308 	bic.w	r3, r3, #8
 8004422:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	4313      	orrs	r3, r2
 800442c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f023 0304 	bic.w	r3, r3, #4
 8004434:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a15      	ldr	r2, [pc, #84]	@ (8004490 <TIM_OC1_SetConfig+0xd8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d003      	beq.n	8004446 <TIM_OC1_SetConfig+0x8e>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a14      	ldr	r2, [pc, #80]	@ (8004494 <TIM_OC1_SetConfig+0xdc>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d111      	bne.n	800446a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800444c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004454:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4313      	orrs	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	4313      	orrs	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	621a      	str	r2, [r3, #32]
}
 8004484:	bf00      	nop
 8004486:	371c      	adds	r7, #28
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	40010000 	.word	0x40010000
 8004494:	40010400 	.word	0x40010400

08004498 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004498:	b480      	push	{r7}
 800449a:	b087      	sub	sp, #28
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a1b      	ldr	r3, [r3, #32]
 80044a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	f023 0210 	bic.w	r2, r3, #16
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	021b      	lsls	r3, r3, #8
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f023 0320 	bic.w	r3, r3, #32
 80044e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a22      	ldr	r2, [pc, #136]	@ (800457c <TIM_OC2_SetConfig+0xe4>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d003      	beq.n	8004500 <TIM_OC2_SetConfig+0x68>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a21      	ldr	r2, [pc, #132]	@ (8004580 <TIM_OC2_SetConfig+0xe8>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d10d      	bne.n	800451c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004506:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	4313      	orrs	r3, r2
 8004512:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800451a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a17      	ldr	r2, [pc, #92]	@ (800457c <TIM_OC2_SetConfig+0xe4>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d003      	beq.n	800452c <TIM_OC2_SetConfig+0x94>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a16      	ldr	r2, [pc, #88]	@ (8004580 <TIM_OC2_SetConfig+0xe8>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d113      	bne.n	8004554 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004532:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800453a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	693a      	ldr	r2, [r7, #16]
 8004550:	4313      	orrs	r3, r2
 8004552:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	621a      	str	r2, [r3, #32]
}
 800456e:	bf00      	nop
 8004570:	371c      	adds	r7, #28
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	40010000 	.word	0x40010000
 8004580:	40010400 	.word	0x40010400

08004584 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004584:	b480      	push	{r7}
 8004586:	b087      	sub	sp, #28
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f023 0303 	bic.w	r3, r3, #3
 80045ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	021b      	lsls	r3, r3, #8
 80045d4:	697a      	ldr	r2, [r7, #20]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a21      	ldr	r2, [pc, #132]	@ (8004664 <TIM_OC3_SetConfig+0xe0>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d003      	beq.n	80045ea <TIM_OC3_SetConfig+0x66>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a20      	ldr	r2, [pc, #128]	@ (8004668 <TIM_OC3_SetConfig+0xe4>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d10d      	bne.n	8004606 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	021b      	lsls	r3, r3, #8
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004604:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a16      	ldr	r2, [pc, #88]	@ (8004664 <TIM_OC3_SetConfig+0xe0>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d003      	beq.n	8004616 <TIM_OC3_SetConfig+0x92>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a15      	ldr	r2, [pc, #84]	@ (8004668 <TIM_OC3_SetConfig+0xe4>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d113      	bne.n	800463e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800461c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4313      	orrs	r3, r2
 8004630:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685a      	ldr	r2, [r3, #4]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	621a      	str	r2, [r3, #32]
}
 8004658:	bf00      	nop
 800465a:	371c      	adds	r7, #28
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40010000 	.word	0x40010000
 8004668:	40010400 	.word	0x40010400

0800466c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800466c:	b480      	push	{r7}
 800466e:	b087      	sub	sp, #28
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800469a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	021b      	lsls	r3, r3, #8
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	031b      	lsls	r3, r3, #12
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a12      	ldr	r2, [pc, #72]	@ (8004710 <TIM_OC4_SetConfig+0xa4>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d003      	beq.n	80046d4 <TIM_OC4_SetConfig+0x68>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a11      	ldr	r2, [pc, #68]	@ (8004714 <TIM_OC4_SetConfig+0xa8>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d109      	bne.n	80046e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	019b      	lsls	r3, r3, #6
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40010000 	.word	0x40010000
 8004714:	40010400 	.word	0x40010400

08004718 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	f003 031f 	and.w	r3, r3, #31
 800472a:	2201      	movs	r2, #1
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6a1a      	ldr	r2, [r3, #32]
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	43db      	mvns	r3, r3
 800473a:	401a      	ands	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6a1a      	ldr	r2, [r3, #32]
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f003 031f 	and.w	r3, r3, #31
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	fa01 f303 	lsl.w	r3, r1, r3
 8004750:	431a      	orrs	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	621a      	str	r2, [r3, #32]
}
 8004756:	bf00      	nop
 8004758:	371c      	adds	r7, #28
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
	...

08004764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004774:	2b01      	cmp	r3, #1
 8004776:	d101      	bne.n	800477c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004778:	2302      	movs	r3, #2
 800477a:	e05a      	b.n	8004832 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68fa      	ldr	r2, [r7, #12]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a21      	ldr	r2, [pc, #132]	@ (8004840 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d022      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047c8:	d01d      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004844 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d018      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004848 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d013      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a1a      	ldr	r2, [pc, #104]	@ (800484c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00e      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a18      	ldr	r2, [pc, #96]	@ (8004850 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d009      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a17      	ldr	r2, [pc, #92]	@ (8004854 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d004      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a15      	ldr	r2, [pc, #84]	@ (8004858 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d10c      	bne.n	8004820 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800480c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	4313      	orrs	r3, r2
 8004816:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40010000 	.word	0x40010000
 8004844:	40000400 	.word	0x40000400
 8004848:	40000800 	.word	0x40000800
 800484c:	40000c00 	.word	0x40000c00
 8004850:	40010400 	.word	0x40010400
 8004854:	40014000 	.word	0x40014000
 8004858:	40001800 	.word	0x40001800

0800485c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004866:	2300      	movs	r3, #0
 8004868:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004874:	2302      	movs	r3, #2
 8004876:	e03d      	b.n	80048f4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	4313      	orrs	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	4313      	orrs	r3, r2
 800489a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	4313      	orrs	r3, r2
 80048e0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68fa      	ldr	r2, [r7, #12]
 80048e8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800491c:	bf00      	nop
 800491e:	370c      	adds	r7, #12
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e042      	b.n	80049c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7fc fdba 	bl	80014c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2224      	movs	r2, #36	@ 0x24
 8004958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800496a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 faa1 	bl	8004eb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	691a      	ldr	r2, [r3, #16]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004980:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	695a      	ldr	r2, [r3, #20]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004990:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2220      	movs	r2, #32
 80049ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2220      	movs	r2, #32
 80049b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3708      	adds	r7, #8
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	4613      	mov	r3, r2
 80049d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b20      	cmp	r3, #32
 80049e0:	d112      	bne.n	8004a08 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d002      	beq.n	80049ee <HAL_UART_Receive_DMA+0x26>
 80049e8:	88fb      	ldrh	r3, [r7, #6]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e00b      	b.n	8004a0a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80049f8:	88fb      	ldrh	r3, [r7, #6]
 80049fa:	461a      	mov	r2, r3
 80049fc:	68b9      	ldr	r1, [r7, #8]
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 f926 	bl	8004c50 <UART_Start_Receive_DMA>
 8004a04:	4603      	mov	r3, r0
 8004a06:	e000      	b.n	8004a0a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004a08:	2302      	movs	r3, #2
  }
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004a1a:	bf00      	nop
 8004a1c:	370c      	adds	r7, #12
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b083      	sub	sp, #12
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a2e:	bf00      	nop
 8004a30:	370c      	adds	r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b083      	sub	sp, #12
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
 8004a42:	460b      	mov	r3, r1
 8004a44:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b09c      	sub	sp, #112	@ 0x70
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d172      	bne.n	8004b54 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004a6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a70:	2200      	movs	r2, #0
 8004a72:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	330c      	adds	r3, #12
 8004a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a7e:	e853 3f00 	ldrex	r3, [r3]
 8004a82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a8a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	330c      	adds	r3, #12
 8004a92:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004a94:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004a96:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a9c:	e841 2300 	strex	r3, r2, [r1]
 8004aa0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004aa2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1e5      	bne.n	8004a74 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	3314      	adds	r3, #20
 8004aae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab2:	e853 3f00 	ldrex	r3, [r3]
 8004ab6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aba:	f023 0301 	bic.w	r3, r3, #1
 8004abe:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ac0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3314      	adds	r3, #20
 8004ac6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004ac8:	647a      	str	r2, [r7, #68]	@ 0x44
 8004aca:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004acc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ace:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ad0:	e841 2300 	strex	r3, r2, [r1]
 8004ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1e5      	bne.n	8004aa8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004adc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	3314      	adds	r3, #20
 8004ae2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	e853 3f00 	ldrex	r3, [r3]
 8004aea:	623b      	str	r3, [r7, #32]
   return(result);
 8004aec:	6a3b      	ldr	r3, [r7, #32]
 8004aee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004af2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004af4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	3314      	adds	r3, #20
 8004afa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004afc:	633a      	str	r2, [r7, #48]	@ 0x30
 8004afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b04:	e841 2300 	strex	r3, r2, [r1]
 8004b08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e5      	bne.n	8004adc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d119      	bne.n	8004b54 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	330c      	adds	r3, #12
 8004b26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	e853 3f00 	ldrex	r3, [r3]
 8004b2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 0310 	bic.w	r3, r3, #16
 8004b36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	330c      	adds	r3, #12
 8004b3e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004b40:	61fa      	str	r2, [r7, #28]
 8004b42:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b44:	69b9      	ldr	r1, [r7, #24]
 8004b46:	69fa      	ldr	r2, [r7, #28]
 8004b48:	e841 2300 	strex	r3, r2, [r1]
 8004b4c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1e5      	bne.n	8004b20 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b56:	2200      	movs	r2, #0
 8004b58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d106      	bne.n	8004b70 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004b64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b66:	4619      	mov	r1, r3
 8004b68:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b6a:	f7ff ff66 	bl	8004a3a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b6e:	e002      	b.n	8004b76 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004b70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b72:	f7fc f94d 	bl	8000e10 <HAL_UART_RxCpltCallback>
}
 8004b76:	bf00      	nop
 8004b78:	3770      	adds	r7, #112	@ 0x70
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b084      	sub	sp, #16
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d108      	bne.n	8004bac <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b9e:	085b      	lsrs	r3, r3, #1
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f7ff ff48 	bl	8004a3a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004baa:	e002      	b.n	8004bb2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f7ff ff30 	bl	8004a12 <HAL_UART_RxHalfCpltCallback>
}
 8004bb2:	bf00      	nop
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}

08004bba <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	b084      	sub	sp, #16
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bca:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd6:	2b80      	cmp	r3, #128	@ 0x80
 8004bd8:	bf0c      	ite	eq
 8004bda:	2301      	moveq	r3, #1
 8004bdc:	2300      	movne	r3, #0
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b21      	cmp	r3, #33	@ 0x21
 8004bec:	d108      	bne.n	8004c00 <UART_DMAError+0x46>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004bfa:	68b8      	ldr	r0, [r7, #8]
 8004bfc:	f000 f8ce 	bl	8004d9c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c0a:	2b40      	cmp	r3, #64	@ 0x40
 8004c0c:	bf0c      	ite	eq
 8004c0e:	2301      	moveq	r3, #1
 8004c10:	2300      	movne	r3, #0
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b22      	cmp	r3, #34	@ 0x22
 8004c20:	d108      	bne.n	8004c34 <UART_DMAError+0x7a>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d005      	beq.n	8004c34 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004c2e:	68b8      	ldr	r0, [r7, #8]
 8004c30:	f000 f8dc 	bl	8004dec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c38:	f043 0210 	orr.w	r2, r3, #16
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c40:	68b8      	ldr	r0, [r7, #8]
 8004c42:	f7ff fef0 	bl	8004a26 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c46:	bf00      	nop
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
	...

08004c50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b098      	sub	sp, #96	@ 0x60
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004c5e:	68ba      	ldr	r2, [r7, #8]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	88fa      	ldrh	r2, [r7, #6]
 8004c68:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2222      	movs	r2, #34	@ 0x22
 8004c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7c:	4a44      	ldr	r2, [pc, #272]	@ (8004d90 <UART_Start_Receive_DMA+0x140>)
 8004c7e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c84:	4a43      	ldr	r2, [pc, #268]	@ (8004d94 <UART_Start_Receive_DMA+0x144>)
 8004c86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8c:	4a42      	ldr	r2, [pc, #264]	@ (8004d98 <UART_Start_Receive_DMA+0x148>)
 8004c8e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c94:	2200      	movs	r2, #0
 8004c96:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004c98:	f107 0308 	add.w	r3, r7, #8
 8004c9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	3304      	adds	r3, #4
 8004ca8:	4619      	mov	r1, r3
 8004caa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	88fb      	ldrh	r3, [r7, #6]
 8004cb0:	f7fd faee 	bl	8002290 <HAL_DMA_Start_IT>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d008      	beq.n	8004ccc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2210      	movs	r2, #16
 8004cbe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e05d      	b.n	8004d88 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004ccc:	2300      	movs	r3, #0
 8004cce:	613b      	str	r3, [r7, #16]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	613b      	str	r3, [r7, #16]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	613b      	str	r3, [r7, #16]
 8004ce0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d019      	beq.n	8004d1e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	330c      	adds	r3, #12
 8004cf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cf4:	e853 3f00 	ldrex	r3, [r3]
 8004cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004cfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	330c      	adds	r3, #12
 8004d08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d0a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004d10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d12:	e841 2300 	strex	r3, r2, [r1]
 8004d16:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d1e5      	bne.n	8004cea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	3314      	adds	r3, #20
 8004d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d28:	e853 3f00 	ldrex	r3, [r3]
 8004d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	3314      	adds	r3, #20
 8004d3c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d3e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004d40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d42:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004d44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d46:	e841 2300 	strex	r3, r2, [r1]
 8004d4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1e5      	bne.n	8004d1e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	3314      	adds	r3, #20
 8004d58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	617b      	str	r3, [r7, #20]
   return(result);
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d68:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	3314      	adds	r3, #20
 8004d70:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004d72:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	6a39      	ldr	r1, [r7, #32]
 8004d78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e5      	bne.n	8004d52 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3760      	adds	r7, #96	@ 0x60
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	08004a53 	.word	0x08004a53
 8004d94:	08004b7f 	.word	0x08004b7f
 8004d98:	08004bbb 	.word	0x08004bbb

08004d9c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b089      	sub	sp, #36	@ 0x24
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	330c      	adds	r3, #12
 8004daa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	e853 3f00 	ldrex	r3, [r3]
 8004db2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004dba:	61fb      	str	r3, [r7, #28]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	330c      	adds	r3, #12
 8004dc2:	69fa      	ldr	r2, [r7, #28]
 8004dc4:	61ba      	str	r2, [r7, #24]
 8004dc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc8:	6979      	ldr	r1, [r7, #20]
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	e841 2300 	strex	r3, r2, [r1]
 8004dd0:	613b      	str	r3, [r7, #16]
   return(result);
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1e5      	bne.n	8004da4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004de0:	bf00      	nop
 8004de2:	3724      	adds	r7, #36	@ 0x24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b095      	sub	sp, #84	@ 0x54
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	330c      	adds	r3, #12
 8004dfa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dfe:	e853 3f00 	ldrex	r3, [r3]
 8004e02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	330c      	adds	r3, #12
 8004e12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e14:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e1c:	e841 2300 	strex	r3, r2, [r1]
 8004e20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1e5      	bne.n	8004df4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	3314      	adds	r3, #20
 8004e2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e30:	6a3b      	ldr	r3, [r7, #32]
 8004e32:	e853 3f00 	ldrex	r3, [r3]
 8004e36:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	f023 0301 	bic.w	r3, r3, #1
 8004e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	3314      	adds	r3, #20
 8004e46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e50:	e841 2300 	strex	r3, r2, [r1]
 8004e54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d1e5      	bne.n	8004e28 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d119      	bne.n	8004e98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	330c      	adds	r3, #12
 8004e6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	e853 3f00 	ldrex	r3, [r3]
 8004e72:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f023 0310 	bic.w	r3, r3, #16
 8004e7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	330c      	adds	r3, #12
 8004e82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e84:	61ba      	str	r2, [r7, #24]
 8004e86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e88:	6979      	ldr	r1, [r7, #20]
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	e841 2300 	strex	r3, r2, [r1]
 8004e90:	613b      	str	r3, [r7, #16]
   return(result);
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1e5      	bne.n	8004e64 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ea6:	bf00      	nop
 8004ea8:	3754      	adds	r7, #84	@ 0x54
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr
	...

08004eb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004eb8:	b0c0      	sub	sp, #256	@ 0x100
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed0:	68d9      	ldr	r1, [r3, #12]
 8004ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	ea40 0301 	orr.w	r3, r0, r1
 8004edc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	431a      	orrs	r2, r3
 8004eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef8:	69db      	ldr	r3, [r3, #28]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f0c:	f021 010c 	bic.w	r1, r1, #12
 8004f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f1a:	430b      	orrs	r3, r1
 8004f1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f2e:	6999      	ldr	r1, [r3, #24]
 8004f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	ea40 0301 	orr.w	r3, r0, r1
 8004f3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	4b8f      	ldr	r3, [pc, #572]	@ (8005180 <UART_SetConfig+0x2cc>)
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d005      	beq.n	8004f54 <UART_SetConfig+0xa0>
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4b8d      	ldr	r3, [pc, #564]	@ (8005184 <UART_SetConfig+0x2d0>)
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d104      	bne.n	8004f5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f54:	f7fe fbf6 	bl	8003744 <HAL_RCC_GetPCLK2Freq>
 8004f58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f5c:	e003      	b.n	8004f66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f5e:	f7fe fbdd 	bl	800371c <HAL_RCC_GetPCLK1Freq>
 8004f62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f6a:	69db      	ldr	r3, [r3, #28]
 8004f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f70:	f040 810c 	bne.w	800518c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f86:	4622      	mov	r2, r4
 8004f88:	462b      	mov	r3, r5
 8004f8a:	1891      	adds	r1, r2, r2
 8004f8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004f8e:	415b      	adcs	r3, r3
 8004f90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f96:	4621      	mov	r1, r4
 8004f98:	eb12 0801 	adds.w	r8, r2, r1
 8004f9c:	4629      	mov	r1, r5
 8004f9e:	eb43 0901 	adc.w	r9, r3, r1
 8004fa2:	f04f 0200 	mov.w	r2, #0
 8004fa6:	f04f 0300 	mov.w	r3, #0
 8004faa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fb6:	4690      	mov	r8, r2
 8004fb8:	4699      	mov	r9, r3
 8004fba:	4623      	mov	r3, r4
 8004fbc:	eb18 0303 	adds.w	r3, r8, r3
 8004fc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004fc4:	462b      	mov	r3, r5
 8004fc6:	eb49 0303 	adc.w	r3, r9, r3
 8004fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004fda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004fde:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	18db      	adds	r3, r3, r3
 8004fe6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fe8:	4613      	mov	r3, r2
 8004fea:	eb42 0303 	adc.w	r3, r2, r3
 8004fee:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ff0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ff4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ff8:	f7fb f942 	bl	8000280 <__aeabi_uldivmod>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	4b61      	ldr	r3, [pc, #388]	@ (8005188 <UART_SetConfig+0x2d4>)
 8005002:	fba3 2302 	umull	r2, r3, r3, r2
 8005006:	095b      	lsrs	r3, r3, #5
 8005008:	011c      	lsls	r4, r3, #4
 800500a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800500e:	2200      	movs	r2, #0
 8005010:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005014:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005018:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800501c:	4642      	mov	r2, r8
 800501e:	464b      	mov	r3, r9
 8005020:	1891      	adds	r1, r2, r2
 8005022:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005024:	415b      	adcs	r3, r3
 8005026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005028:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800502c:	4641      	mov	r1, r8
 800502e:	eb12 0a01 	adds.w	sl, r2, r1
 8005032:	4649      	mov	r1, r9
 8005034:	eb43 0b01 	adc.w	fp, r3, r1
 8005038:	f04f 0200 	mov.w	r2, #0
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005044:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005048:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800504c:	4692      	mov	sl, r2
 800504e:	469b      	mov	fp, r3
 8005050:	4643      	mov	r3, r8
 8005052:	eb1a 0303 	adds.w	r3, sl, r3
 8005056:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800505a:	464b      	mov	r3, r9
 800505c:	eb4b 0303 	adc.w	r3, fp, r3
 8005060:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005070:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005074:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005078:	460b      	mov	r3, r1
 800507a:	18db      	adds	r3, r3, r3
 800507c:	643b      	str	r3, [r7, #64]	@ 0x40
 800507e:	4613      	mov	r3, r2
 8005080:	eb42 0303 	adc.w	r3, r2, r3
 8005084:	647b      	str	r3, [r7, #68]	@ 0x44
 8005086:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800508a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800508e:	f7fb f8f7 	bl	8000280 <__aeabi_uldivmod>
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	4611      	mov	r1, r2
 8005098:	4b3b      	ldr	r3, [pc, #236]	@ (8005188 <UART_SetConfig+0x2d4>)
 800509a:	fba3 2301 	umull	r2, r3, r3, r1
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	2264      	movs	r2, #100	@ 0x64
 80050a2:	fb02 f303 	mul.w	r3, r2, r3
 80050a6:	1acb      	subs	r3, r1, r3
 80050a8:	00db      	lsls	r3, r3, #3
 80050aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80050ae:	4b36      	ldr	r3, [pc, #216]	@ (8005188 <UART_SetConfig+0x2d4>)
 80050b0:	fba3 2302 	umull	r2, r3, r3, r2
 80050b4:	095b      	lsrs	r3, r3, #5
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80050bc:	441c      	add	r4, r3
 80050be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050c2:	2200      	movs	r2, #0
 80050c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80050cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80050d0:	4642      	mov	r2, r8
 80050d2:	464b      	mov	r3, r9
 80050d4:	1891      	adds	r1, r2, r2
 80050d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80050d8:	415b      	adcs	r3, r3
 80050da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80050e0:	4641      	mov	r1, r8
 80050e2:	1851      	adds	r1, r2, r1
 80050e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80050e6:	4649      	mov	r1, r9
 80050e8:	414b      	adcs	r3, r1
 80050ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	f04f 0300 	mov.w	r3, #0
 80050f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80050f8:	4659      	mov	r1, fp
 80050fa:	00cb      	lsls	r3, r1, #3
 80050fc:	4651      	mov	r1, sl
 80050fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005102:	4651      	mov	r1, sl
 8005104:	00ca      	lsls	r2, r1, #3
 8005106:	4610      	mov	r0, r2
 8005108:	4619      	mov	r1, r3
 800510a:	4603      	mov	r3, r0
 800510c:	4642      	mov	r2, r8
 800510e:	189b      	adds	r3, r3, r2
 8005110:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005114:	464b      	mov	r3, r9
 8005116:	460a      	mov	r2, r1
 8005118:	eb42 0303 	adc.w	r3, r2, r3
 800511c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800512c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005130:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005134:	460b      	mov	r3, r1
 8005136:	18db      	adds	r3, r3, r3
 8005138:	62bb      	str	r3, [r7, #40]	@ 0x28
 800513a:	4613      	mov	r3, r2
 800513c:	eb42 0303 	adc.w	r3, r2, r3
 8005140:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005142:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005146:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800514a:	f7fb f899 	bl	8000280 <__aeabi_uldivmod>
 800514e:	4602      	mov	r2, r0
 8005150:	460b      	mov	r3, r1
 8005152:	4b0d      	ldr	r3, [pc, #52]	@ (8005188 <UART_SetConfig+0x2d4>)
 8005154:	fba3 1302 	umull	r1, r3, r3, r2
 8005158:	095b      	lsrs	r3, r3, #5
 800515a:	2164      	movs	r1, #100	@ 0x64
 800515c:	fb01 f303 	mul.w	r3, r1, r3
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	3332      	adds	r3, #50	@ 0x32
 8005166:	4a08      	ldr	r2, [pc, #32]	@ (8005188 <UART_SetConfig+0x2d4>)
 8005168:	fba2 2303 	umull	r2, r3, r2, r3
 800516c:	095b      	lsrs	r3, r3, #5
 800516e:	f003 0207 	and.w	r2, r3, #7
 8005172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4422      	add	r2, r4
 800517a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800517c:	e106      	b.n	800538c <UART_SetConfig+0x4d8>
 800517e:	bf00      	nop
 8005180:	40011000 	.word	0x40011000
 8005184:	40011400 	.word	0x40011400
 8005188:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800518c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005190:	2200      	movs	r2, #0
 8005192:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005196:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800519a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800519e:	4642      	mov	r2, r8
 80051a0:	464b      	mov	r3, r9
 80051a2:	1891      	adds	r1, r2, r2
 80051a4:	6239      	str	r1, [r7, #32]
 80051a6:	415b      	adcs	r3, r3
 80051a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80051aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051ae:	4641      	mov	r1, r8
 80051b0:	1854      	adds	r4, r2, r1
 80051b2:	4649      	mov	r1, r9
 80051b4:	eb43 0501 	adc.w	r5, r3, r1
 80051b8:	f04f 0200 	mov.w	r2, #0
 80051bc:	f04f 0300 	mov.w	r3, #0
 80051c0:	00eb      	lsls	r3, r5, #3
 80051c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051c6:	00e2      	lsls	r2, r4, #3
 80051c8:	4614      	mov	r4, r2
 80051ca:	461d      	mov	r5, r3
 80051cc:	4643      	mov	r3, r8
 80051ce:	18e3      	adds	r3, r4, r3
 80051d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051d4:	464b      	mov	r3, r9
 80051d6:	eb45 0303 	adc.w	r3, r5, r3
 80051da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80051ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051ee:	f04f 0200 	mov.w	r2, #0
 80051f2:	f04f 0300 	mov.w	r3, #0
 80051f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80051fa:	4629      	mov	r1, r5
 80051fc:	008b      	lsls	r3, r1, #2
 80051fe:	4621      	mov	r1, r4
 8005200:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005204:	4621      	mov	r1, r4
 8005206:	008a      	lsls	r2, r1, #2
 8005208:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800520c:	f7fb f838 	bl	8000280 <__aeabi_uldivmod>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4b60      	ldr	r3, [pc, #384]	@ (8005398 <UART_SetConfig+0x4e4>)
 8005216:	fba3 2302 	umull	r2, r3, r3, r2
 800521a:	095b      	lsrs	r3, r3, #5
 800521c:	011c      	lsls	r4, r3, #4
 800521e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005222:	2200      	movs	r2, #0
 8005224:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005228:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800522c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005230:	4642      	mov	r2, r8
 8005232:	464b      	mov	r3, r9
 8005234:	1891      	adds	r1, r2, r2
 8005236:	61b9      	str	r1, [r7, #24]
 8005238:	415b      	adcs	r3, r3
 800523a:	61fb      	str	r3, [r7, #28]
 800523c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005240:	4641      	mov	r1, r8
 8005242:	1851      	adds	r1, r2, r1
 8005244:	6139      	str	r1, [r7, #16]
 8005246:	4649      	mov	r1, r9
 8005248:	414b      	adcs	r3, r1
 800524a:	617b      	str	r3, [r7, #20]
 800524c:	f04f 0200 	mov.w	r2, #0
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005258:	4659      	mov	r1, fp
 800525a:	00cb      	lsls	r3, r1, #3
 800525c:	4651      	mov	r1, sl
 800525e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005262:	4651      	mov	r1, sl
 8005264:	00ca      	lsls	r2, r1, #3
 8005266:	4610      	mov	r0, r2
 8005268:	4619      	mov	r1, r3
 800526a:	4603      	mov	r3, r0
 800526c:	4642      	mov	r2, r8
 800526e:	189b      	adds	r3, r3, r2
 8005270:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005274:	464b      	mov	r3, r9
 8005276:	460a      	mov	r2, r1
 8005278:	eb42 0303 	adc.w	r3, r2, r3
 800527c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	67bb      	str	r3, [r7, #120]	@ 0x78
 800528a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800528c:	f04f 0200 	mov.w	r2, #0
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005298:	4649      	mov	r1, r9
 800529a:	008b      	lsls	r3, r1, #2
 800529c:	4641      	mov	r1, r8
 800529e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052a2:	4641      	mov	r1, r8
 80052a4:	008a      	lsls	r2, r1, #2
 80052a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80052aa:	f7fa ffe9 	bl	8000280 <__aeabi_uldivmod>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	4611      	mov	r1, r2
 80052b4:	4b38      	ldr	r3, [pc, #224]	@ (8005398 <UART_SetConfig+0x4e4>)
 80052b6:	fba3 2301 	umull	r2, r3, r3, r1
 80052ba:	095b      	lsrs	r3, r3, #5
 80052bc:	2264      	movs	r2, #100	@ 0x64
 80052be:	fb02 f303 	mul.w	r3, r2, r3
 80052c2:	1acb      	subs	r3, r1, r3
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	3332      	adds	r3, #50	@ 0x32
 80052c8:	4a33      	ldr	r2, [pc, #204]	@ (8005398 <UART_SetConfig+0x4e4>)
 80052ca:	fba2 2303 	umull	r2, r3, r2, r3
 80052ce:	095b      	lsrs	r3, r3, #5
 80052d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052d4:	441c      	add	r4, r3
 80052d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052da:	2200      	movs	r2, #0
 80052dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80052de:	677a      	str	r2, [r7, #116]	@ 0x74
 80052e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80052e4:	4642      	mov	r2, r8
 80052e6:	464b      	mov	r3, r9
 80052e8:	1891      	adds	r1, r2, r2
 80052ea:	60b9      	str	r1, [r7, #8]
 80052ec:	415b      	adcs	r3, r3
 80052ee:	60fb      	str	r3, [r7, #12]
 80052f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052f4:	4641      	mov	r1, r8
 80052f6:	1851      	adds	r1, r2, r1
 80052f8:	6039      	str	r1, [r7, #0]
 80052fa:	4649      	mov	r1, r9
 80052fc:	414b      	adcs	r3, r1
 80052fe:	607b      	str	r3, [r7, #4]
 8005300:	f04f 0200 	mov.w	r2, #0
 8005304:	f04f 0300 	mov.w	r3, #0
 8005308:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800530c:	4659      	mov	r1, fp
 800530e:	00cb      	lsls	r3, r1, #3
 8005310:	4651      	mov	r1, sl
 8005312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005316:	4651      	mov	r1, sl
 8005318:	00ca      	lsls	r2, r1, #3
 800531a:	4610      	mov	r0, r2
 800531c:	4619      	mov	r1, r3
 800531e:	4603      	mov	r3, r0
 8005320:	4642      	mov	r2, r8
 8005322:	189b      	adds	r3, r3, r2
 8005324:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005326:	464b      	mov	r3, r9
 8005328:	460a      	mov	r2, r1
 800532a:	eb42 0303 	adc.w	r3, r2, r3
 800532e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	663b      	str	r3, [r7, #96]	@ 0x60
 800533a:	667a      	str	r2, [r7, #100]	@ 0x64
 800533c:	f04f 0200 	mov.w	r2, #0
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005348:	4649      	mov	r1, r9
 800534a:	008b      	lsls	r3, r1, #2
 800534c:	4641      	mov	r1, r8
 800534e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005352:	4641      	mov	r1, r8
 8005354:	008a      	lsls	r2, r1, #2
 8005356:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800535a:	f7fa ff91 	bl	8000280 <__aeabi_uldivmod>
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
 8005362:	4b0d      	ldr	r3, [pc, #52]	@ (8005398 <UART_SetConfig+0x4e4>)
 8005364:	fba3 1302 	umull	r1, r3, r3, r2
 8005368:	095b      	lsrs	r3, r3, #5
 800536a:	2164      	movs	r1, #100	@ 0x64
 800536c:	fb01 f303 	mul.w	r3, r1, r3
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	011b      	lsls	r3, r3, #4
 8005374:	3332      	adds	r3, #50	@ 0x32
 8005376:	4a08      	ldr	r2, [pc, #32]	@ (8005398 <UART_SetConfig+0x4e4>)
 8005378:	fba2 2303 	umull	r2, r3, r2, r3
 800537c:	095b      	lsrs	r3, r3, #5
 800537e:	f003 020f 	and.w	r2, r3, #15
 8005382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4422      	add	r2, r4
 800538a:	609a      	str	r2, [r3, #8]
}
 800538c:	bf00      	nop
 800538e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005392:	46bd      	mov	sp, r7
 8005394:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005398:	51eb851f 	.word	0x51eb851f

0800539c <__NVIC_SetPriority>:
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	4603      	mov	r3, r0
 80053a4:	6039      	str	r1, [r7, #0]
 80053a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	db0a      	blt.n	80053c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	490c      	ldr	r1, [pc, #48]	@ (80053e8 <__NVIC_SetPriority+0x4c>)
 80053b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ba:	0112      	lsls	r2, r2, #4
 80053bc:	b2d2      	uxtb	r2, r2
 80053be:	440b      	add	r3, r1
 80053c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80053c4:	e00a      	b.n	80053dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	4908      	ldr	r1, [pc, #32]	@ (80053ec <__NVIC_SetPriority+0x50>)
 80053cc:	79fb      	ldrb	r3, [r7, #7]
 80053ce:	f003 030f 	and.w	r3, r3, #15
 80053d2:	3b04      	subs	r3, #4
 80053d4:	0112      	lsls	r2, r2, #4
 80053d6:	b2d2      	uxtb	r2, r2
 80053d8:	440b      	add	r3, r1
 80053da:	761a      	strb	r2, [r3, #24]
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr
 80053e8:	e000e100 	.word	0xe000e100
 80053ec:	e000ed00 	.word	0xe000ed00

080053f0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80053f4:	4b05      	ldr	r3, [pc, #20]	@ (800540c <SysTick_Handler+0x1c>)
 80053f6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80053f8:	f001 fe54 	bl	80070a4 <xTaskGetSchedulerState>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d001      	beq.n	8005406 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005402:	f002 fc49 	bl	8007c98 <xPortSysTickHandler>
  }
}
 8005406:	bf00      	nop
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	e000e010 	.word	0xe000e010

08005410 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005414:	2100      	movs	r1, #0
 8005416:	f06f 0004 	mvn.w	r0, #4
 800541a:	f7ff ffbf 	bl	800539c <__NVIC_SetPriority>
#endif
}
 800541e:	bf00      	nop
 8005420:	bd80      	pop	{r7, pc}
	...

08005424 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800542a:	f3ef 8305 	mrs	r3, IPSR
 800542e:	603b      	str	r3, [r7, #0]
  return(result);
 8005430:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005432:	2b00      	cmp	r3, #0
 8005434:	d003      	beq.n	800543e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005436:	f06f 0305 	mvn.w	r3, #5
 800543a:	607b      	str	r3, [r7, #4]
 800543c:	e00c      	b.n	8005458 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800543e:	4b0a      	ldr	r3, [pc, #40]	@ (8005468 <osKernelInitialize+0x44>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d105      	bne.n	8005452 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005446:	4b08      	ldr	r3, [pc, #32]	@ (8005468 <osKernelInitialize+0x44>)
 8005448:	2201      	movs	r2, #1
 800544a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800544c:	2300      	movs	r3, #0
 800544e:	607b      	str	r3, [r7, #4]
 8005450:	e002      	b.n	8005458 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005452:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005456:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005458:	687b      	ldr	r3, [r7, #4]
}
 800545a:	4618      	mov	r0, r3
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	200003e0 	.word	0x200003e0

0800546c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005472:	f3ef 8305 	mrs	r3, IPSR
 8005476:	603b      	str	r3, [r7, #0]
  return(result);
 8005478:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <osKernelStart+0x1a>
    stat = osErrorISR;
 800547e:	f06f 0305 	mvn.w	r3, #5
 8005482:	607b      	str	r3, [r7, #4]
 8005484:	e010      	b.n	80054a8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005486:	4b0b      	ldr	r3, [pc, #44]	@ (80054b4 <osKernelStart+0x48>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d109      	bne.n	80054a2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800548e:	f7ff ffbf 	bl	8005410 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005492:	4b08      	ldr	r3, [pc, #32]	@ (80054b4 <osKernelStart+0x48>)
 8005494:	2202      	movs	r2, #2
 8005496:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005498:	f001 f9a0 	bl	80067dc <vTaskStartScheduler>
      stat = osOK;
 800549c:	2300      	movs	r3, #0
 800549e:	607b      	str	r3, [r7, #4]
 80054a0:	e002      	b.n	80054a8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80054a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80054a8:	687b      	ldr	r3, [r7, #4]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	200003e0 	.word	0x200003e0

080054b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b08e      	sub	sp, #56	@ 0x38
 80054bc:	af04      	add	r7, sp, #16
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80054c4:	2300      	movs	r3, #0
 80054c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054c8:	f3ef 8305 	mrs	r3, IPSR
 80054cc:	617b      	str	r3, [r7, #20]
  return(result);
 80054ce:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d17e      	bne.n	80055d2 <osThreadNew+0x11a>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d07b      	beq.n	80055d2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80054da:	2380      	movs	r3, #128	@ 0x80
 80054dc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80054de:	2318      	movs	r3, #24
 80054e0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80054e2:	2300      	movs	r3, #0
 80054e4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80054e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054ea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d045      	beq.n	800557e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <osThreadNew+0x48>
        name = attr->name;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d002      	beq.n	800550e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <osThreadNew+0x6e>
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	2b38      	cmp	r3, #56	@ 0x38
 8005518:	d805      	bhi.n	8005526 <osThreadNew+0x6e>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <osThreadNew+0x72>
        return (NULL);
 8005526:	2300      	movs	r3, #0
 8005528:	e054      	b.n	80055d4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	089b      	lsrs	r3, r3, #2
 8005538:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00e      	beq.n	8005560 <osThreadNew+0xa8>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	2ba7      	cmp	r3, #167	@ 0xa7
 8005548:	d90a      	bls.n	8005560 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800554e:	2b00      	cmp	r3, #0
 8005550:	d006      	beq.n	8005560 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d002      	beq.n	8005560 <osThreadNew+0xa8>
        mem = 1;
 800555a:	2301      	movs	r3, #1
 800555c:	61bb      	str	r3, [r7, #24]
 800555e:	e010      	b.n	8005582 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10c      	bne.n	8005582 <osThreadNew+0xca>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d108      	bne.n	8005582 <osThreadNew+0xca>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d104      	bne.n	8005582 <osThreadNew+0xca>
          mem = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	61bb      	str	r3, [r7, #24]
 800557c:	e001      	b.n	8005582 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800557e:	2300      	movs	r3, #0
 8005580:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d110      	bne.n	80055aa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005590:	9202      	str	r2, [sp, #8]
 8005592:	9301      	str	r3, [sp, #4]
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	9300      	str	r3, [sp, #0]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	6a3a      	ldr	r2, [r7, #32]
 800559c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 ff28 	bl	80063f4 <xTaskCreateStatic>
 80055a4:	4603      	mov	r3, r0
 80055a6:	613b      	str	r3, [r7, #16]
 80055a8:	e013      	b.n	80055d2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d110      	bne.n	80055d2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	f107 0310 	add.w	r3, r7, #16
 80055b8:	9301      	str	r3, [sp, #4]
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 ff76 	bl	80064b4 <xTaskCreate>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d001      	beq.n	80055d2 <osThreadNew+0x11a>
            hTask = NULL;
 80055ce:	2300      	movs	r3, #0
 80055d0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80055d2:	693b      	ldr	r3, [r7, #16]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3728      	adds	r7, #40	@ 0x28
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055e4:	f3ef 8305 	mrs	r3, IPSR
 80055e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80055ea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d003      	beq.n	80055f8 <osDelay+0x1c>
    stat = osErrorISR;
 80055f0:	f06f 0305 	mvn.w	r3, #5
 80055f4:	60fb      	str	r3, [r7, #12]
 80055f6:	e007      	b.n	8005608 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80055f8:	2300      	movs	r3, #0
 80055fa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d002      	beq.n	8005608 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f001 f8b4 	bl	8006770 <vTaskDelay>
    }
  }

  return (stat);
 8005608:	68fb      	ldr	r3, [r7, #12]
}
 800560a:	4618      	mov	r0, r3
 800560c:	3710      	adds	r7, #16
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005612:	b580      	push	{r7, lr}
 8005614:	b088      	sub	sp, #32
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800561e:	f3ef 8305 	mrs	r3, IPSR
 8005622:	60bb      	str	r3, [r7, #8]
  return(result);
 8005624:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005626:	2b00      	cmp	r3, #0
 8005628:	d174      	bne.n	8005714 <osMutexNew+0x102>
    if (attr != NULL) {
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d003      	beq.n	8005638 <osMutexNew+0x26>
      type = attr->attr_bits;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	61bb      	str	r3, [r7, #24]
 8005636:	e001      	b.n	800563c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005638:	2300      	movs	r3, #0
 800563a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	f003 0301 	and.w	r3, r3, #1
 8005642:	2b00      	cmp	r3, #0
 8005644:	d002      	beq.n	800564c <osMutexNew+0x3a>
      rmtx = 1U;
 8005646:	2301      	movs	r3, #1
 8005648:	617b      	str	r3, [r7, #20]
 800564a:	e001      	b.n	8005650 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800564c:	2300      	movs	r3, #0
 800564e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	f003 0308 	and.w	r3, r3, #8
 8005656:	2b00      	cmp	r3, #0
 8005658:	d15c      	bne.n	8005714 <osMutexNew+0x102>
      mem = -1;
 800565a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800565e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d015      	beq.n	8005692 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d006      	beq.n	800567c <osMutexNew+0x6a>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	2b4f      	cmp	r3, #79	@ 0x4f
 8005674:	d902      	bls.n	800567c <osMutexNew+0x6a>
          mem = 1;
 8005676:	2301      	movs	r3, #1
 8005678:	613b      	str	r3, [r7, #16]
 800567a:	e00c      	b.n	8005696 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d108      	bne.n	8005696 <osMutexNew+0x84>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d104      	bne.n	8005696 <osMutexNew+0x84>
            mem = 0;
 800568c:	2300      	movs	r3, #0
 800568e:	613b      	str	r3, [r7, #16]
 8005690:	e001      	b.n	8005696 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005692:	2300      	movs	r3, #0
 8005694:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d112      	bne.n	80056c2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d007      	beq.n	80056b2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	4619      	mov	r1, r3
 80056a8:	2004      	movs	r0, #4
 80056aa:	f000 fa98 	bl	8005bde <xQueueCreateMutexStatic>
 80056ae:	61f8      	str	r0, [r7, #28]
 80056b0:	e016      	b.n	80056e0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	4619      	mov	r1, r3
 80056b8:	2001      	movs	r0, #1
 80056ba:	f000 fa90 	bl	8005bde <xQueueCreateMutexStatic>
 80056be:	61f8      	str	r0, [r7, #28]
 80056c0:	e00e      	b.n	80056e0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d10b      	bne.n	80056e0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d004      	beq.n	80056d8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80056ce:	2004      	movs	r0, #4
 80056d0:	f000 fa6d 	bl	8005bae <xQueueCreateMutex>
 80056d4:	61f8      	str	r0, [r7, #28]
 80056d6:	e003      	b.n	80056e0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80056d8:	2001      	movs	r0, #1
 80056da:	f000 fa68 	bl	8005bae <xQueueCreateMutex>
 80056de:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00c      	beq.n	8005700 <osMutexNew+0xee>
        if (attr != NULL) {
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <osMutexNew+0xe2>
          name = attr->name;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	e001      	b.n	80056f8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80056f8:	68f9      	ldr	r1, [r7, #12]
 80056fa:	69f8      	ldr	r0, [r7, #28]
 80056fc:	f000 fe1c 	bl	8006338 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d006      	beq.n	8005714 <osMutexNew+0x102>
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	f043 0301 	orr.w	r3, r3, #1
 8005712:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005714:	69fb      	ldr	r3, [r7, #28]
}
 8005716:	4618      	mov	r0, r3
 8005718:	3720      	adds	r7, #32
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	4a07      	ldr	r2, [pc, #28]	@ (800574c <vApplicationGetIdleTaskMemory+0x2c>)
 8005730:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	4a06      	ldr	r2, [pc, #24]	@ (8005750 <vApplicationGetIdleTaskMemory+0x30>)
 8005736:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2280      	movs	r2, #128	@ 0x80
 800573c:	601a      	str	r2, [r3, #0]
}
 800573e:	bf00      	nop
 8005740:	3714      	adds	r7, #20
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	200003e4 	.word	0x200003e4
 8005750:	2000048c 	.word	0x2000048c

08005754 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	4a07      	ldr	r2, [pc, #28]	@ (8005780 <vApplicationGetTimerTaskMemory+0x2c>)
 8005764:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	4a06      	ldr	r2, [pc, #24]	@ (8005784 <vApplicationGetTimerTaskMemory+0x30>)
 800576a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005772:	601a      	str	r2, [r3, #0]
}
 8005774:	bf00      	nop
 8005776:	3714      	adds	r7, #20
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	2000068c 	.word	0x2000068c
 8005784:	20000734 	.word	0x20000734

08005788 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f103 0208 	add.w	r2, r3, #8
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80057a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f103 0208 	add.w	r2, r3, #8
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f103 0208 	add.w	r2, r3, #8
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80057bc:	bf00      	nop
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057e2:	b480      	push	{r7}
 80057e4:	b085      	sub	sp, #20
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
 80057ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	683a      	ldr	r2, [r7, #0]
 8005806:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	1c5a      	adds	r2, r3, #1
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	601a      	str	r2, [r3, #0]
}
 800581e:	bf00      	nop
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800582a:	b480      	push	{r7}
 800582c:	b085      	sub	sp, #20
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
 8005832:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005840:	d103      	bne.n	800584a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	e00c      	b.n	8005864 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	3308      	adds	r3, #8
 800584e:	60fb      	str	r3, [r7, #12]
 8005850:	e002      	b.n	8005858 <vListInsert+0x2e>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	60fb      	str	r3, [r7, #12]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	429a      	cmp	r2, r3
 8005862:	d2f6      	bcs.n	8005852 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	685a      	ldr	r2, [r3, #4]
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	683a      	ldr	r2, [r7, #0]
 8005872:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	683a      	ldr	r2, [r7, #0]
 800587e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	1c5a      	adds	r2, r3, #1
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	601a      	str	r2, [r3, #0]
}
 8005890:	bf00      	nop
 8005892:	3714      	adds	r7, #20
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	6892      	ldr	r2, [r2, #8]
 80058b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	6852      	ldr	r2, [r2, #4]
 80058bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d103      	bne.n	80058d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	689a      	ldr	r2, [r3, #8]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	1e5a      	subs	r2, r3, #1
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3714      	adds	r7, #20
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10b      	bne.n	800591c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005916:	bf00      	nop
 8005918:	bf00      	nop
 800591a:	e7fd      	b.n	8005918 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800591c:	f002 f92c 	bl	8007b78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005928:	68f9      	ldr	r1, [r7, #12]
 800592a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800592c:	fb01 f303 	mul.w	r3, r1, r3
 8005930:	441a      	add	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800594c:	3b01      	subs	r3, #1
 800594e:	68f9      	ldr	r1, [r7, #12]
 8005950:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005952:	fb01 f303 	mul.w	r3, r1, r3
 8005956:	441a      	add	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	22ff      	movs	r2, #255	@ 0xff
 8005960:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	22ff      	movs	r2, #255	@ 0xff
 8005968:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d114      	bne.n	800599c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d01a      	beq.n	80059b0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	3310      	adds	r3, #16
 800597e:	4618      	mov	r0, r3
 8005980:	f001 f9ca 	bl	8006d18 <xTaskRemoveFromEventList>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d012      	beq.n	80059b0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800598a:	4b0d      	ldr	r3, [pc, #52]	@ (80059c0 <xQueueGenericReset+0xd0>)
 800598c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	f3bf 8f4f 	dsb	sy
 8005996:	f3bf 8f6f 	isb	sy
 800599a:	e009      	b.n	80059b0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	3310      	adds	r3, #16
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff fef1 	bl	8005788 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	3324      	adds	r3, #36	@ 0x24
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7ff feec 	bl	8005788 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80059b0:	f002 f914 	bl	8007bdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80059b4:	2301      	movs	r3, #1
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	e000ed04 	.word	0xe000ed04

080059c4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b08e      	sub	sp, #56	@ 0x38
 80059c8:	af02      	add	r7, sp, #8
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
 80059d0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d10b      	bne.n	80059f0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80059d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80059ea:	bf00      	nop
 80059ec:	bf00      	nop
 80059ee:	e7fd      	b.n	80059ec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10b      	bne.n	8005a0e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80059f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fa:	f383 8811 	msr	BASEPRI, r3
 80059fe:	f3bf 8f6f 	isb	sy
 8005a02:	f3bf 8f4f 	dsb	sy
 8005a06:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a08:	bf00      	nop
 8005a0a:	bf00      	nop
 8005a0c:	e7fd      	b.n	8005a0a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d002      	beq.n	8005a1a <xQueueGenericCreateStatic+0x56>
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d001      	beq.n	8005a1e <xQueueGenericCreateStatic+0x5a>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <xQueueGenericCreateStatic+0x5c>
 8005a1e:	2300      	movs	r3, #0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10b      	bne.n	8005a3c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a28:	f383 8811 	msr	BASEPRI, r3
 8005a2c:	f3bf 8f6f 	isb	sy
 8005a30:	f3bf 8f4f 	dsb	sy
 8005a34:	623b      	str	r3, [r7, #32]
}
 8005a36:	bf00      	nop
 8005a38:	bf00      	nop
 8005a3a:	e7fd      	b.n	8005a38 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d102      	bne.n	8005a48 <xQueueGenericCreateStatic+0x84>
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <xQueueGenericCreateStatic+0x88>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e000      	b.n	8005a4e <xQueueGenericCreateStatic+0x8a>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10b      	bne.n	8005a6a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	61fb      	str	r3, [r7, #28]
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	e7fd      	b.n	8005a66 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a6a:	2350      	movs	r3, #80	@ 0x50
 8005a6c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	2b50      	cmp	r3, #80	@ 0x50
 8005a72:	d00b      	beq.n	8005a8c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a78:	f383 8811 	msr	BASEPRI, r3
 8005a7c:	f3bf 8f6f 	isb	sy
 8005a80:	f3bf 8f4f 	dsb	sy
 8005a84:	61bb      	str	r3, [r7, #24]
}
 8005a86:	bf00      	nop
 8005a88:	bf00      	nop
 8005a8a:	e7fd      	b.n	8005a88 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a8c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00d      	beq.n	8005ab4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005aa0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	68b9      	ldr	r1, [r7, #8]
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 f840 	bl	8005b34 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3730      	adds	r7, #48	@ 0x30
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b08a      	sub	sp, #40	@ 0x28
 8005ac2:	af02      	add	r7, sp, #8
 8005ac4:	60f8      	str	r0, [r7, #12]
 8005ac6:	60b9      	str	r1, [r7, #8]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10b      	bne.n	8005aea <xQueueGenericCreate+0x2c>
	__asm volatile
 8005ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ad6:	f383 8811 	msr	BASEPRI, r3
 8005ada:	f3bf 8f6f 	isb	sy
 8005ade:	f3bf 8f4f 	dsb	sy
 8005ae2:	613b      	str	r3, [r7, #16]
}
 8005ae4:	bf00      	nop
 8005ae6:	bf00      	nop
 8005ae8:	e7fd      	b.n	8005ae6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	fb02 f303 	mul.w	r3, r2, r3
 8005af2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	3350      	adds	r3, #80	@ 0x50
 8005af8:	4618      	mov	r0, r3
 8005afa:	f002 f95f 	bl	8007dbc <pvPortMalloc>
 8005afe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d011      	beq.n	8005b2a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	3350      	adds	r3, #80	@ 0x50
 8005b0e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b18:	79fa      	ldrb	r2, [r7, #7]
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	68b9      	ldr	r1, [r7, #8]
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 f805 	bl	8005b34 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b2a:	69bb      	ldr	r3, [r7, #24]
	}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3720      	adds	r7, #32
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
 8005b40:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d103      	bne.n	8005b50 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	69ba      	ldr	r2, [r7, #24]
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	e002      	b.n	8005b56 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005b62:	2101      	movs	r1, #1
 8005b64:	69b8      	ldr	r0, [r7, #24]
 8005b66:	f7ff fec3 	bl	80058f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	78fa      	ldrb	r2, [r7, #3]
 8005b6e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b72:	bf00      	nop
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b082      	sub	sp, #8
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00e      	beq.n	8005ba6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f837 	bl	8005c14 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005ba6:	bf00      	nop
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b086      	sub	sp, #24
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	617b      	str	r3, [r7, #20]
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005bc0:	79fb      	ldrb	r3, [r7, #7]
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	6939      	ldr	r1, [r7, #16]
 8005bc6:	6978      	ldr	r0, [r7, #20]
 8005bc8:	f7ff ff79 	bl	8005abe <xQueueGenericCreate>
 8005bcc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f7ff ffd3 	bl	8005b7a <prvInitialiseMutex>

		return xNewQueue;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
	}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b088      	sub	sp, #32
 8005be2:	af02      	add	r7, sp, #8
 8005be4:	4603      	mov	r3, r0
 8005be6:	6039      	str	r1, [r7, #0]
 8005be8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005bea:	2301      	movs	r3, #1
 8005bec:	617b      	str	r3, [r7, #20]
 8005bee:	2300      	movs	r3, #0
 8005bf0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005bf2:	79fb      	ldrb	r3, [r7, #7]
 8005bf4:	9300      	str	r3, [sp, #0]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	6939      	ldr	r1, [r7, #16]
 8005bfc:	6978      	ldr	r0, [r7, #20]
 8005bfe:	f7ff fee1 	bl	80059c4 <xQueueGenericCreateStatic>
 8005c02:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005c04:	68f8      	ldr	r0, [r7, #12]
 8005c06:	f7ff ffb8 	bl	8005b7a <prvInitialiseMutex>

		return xNewQueue;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
	}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b08e      	sub	sp, #56	@ 0x38
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
 8005c20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005c22:	2300      	movs	r3, #0
 8005c24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d10b      	bne.n	8005c48 <xQueueGenericSend+0x34>
	__asm volatile
 8005c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c34:	f383 8811 	msr	BASEPRI, r3
 8005c38:	f3bf 8f6f 	isb	sy
 8005c3c:	f3bf 8f4f 	dsb	sy
 8005c40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005c42:	bf00      	nop
 8005c44:	bf00      	nop
 8005c46:	e7fd      	b.n	8005c44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d103      	bne.n	8005c56 <xQueueGenericSend+0x42>
 8005c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d101      	bne.n	8005c5a <xQueueGenericSend+0x46>
 8005c56:	2301      	movs	r3, #1
 8005c58:	e000      	b.n	8005c5c <xQueueGenericSend+0x48>
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d10b      	bne.n	8005c78 <xQueueGenericSend+0x64>
	__asm volatile
 8005c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c64:	f383 8811 	msr	BASEPRI, r3
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	f3bf 8f4f 	dsb	sy
 8005c70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c72:	bf00      	nop
 8005c74:	bf00      	nop
 8005c76:	e7fd      	b.n	8005c74 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d103      	bne.n	8005c86 <xQueueGenericSend+0x72>
 8005c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d101      	bne.n	8005c8a <xQueueGenericSend+0x76>
 8005c86:	2301      	movs	r3, #1
 8005c88:	e000      	b.n	8005c8c <xQueueGenericSend+0x78>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d10b      	bne.n	8005ca8 <xQueueGenericSend+0x94>
	__asm volatile
 8005c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c94:	f383 8811 	msr	BASEPRI, r3
 8005c98:	f3bf 8f6f 	isb	sy
 8005c9c:	f3bf 8f4f 	dsb	sy
 8005ca0:	623b      	str	r3, [r7, #32]
}
 8005ca2:	bf00      	nop
 8005ca4:	bf00      	nop
 8005ca6:	e7fd      	b.n	8005ca4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ca8:	f001 f9fc 	bl	80070a4 <xTaskGetSchedulerState>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d102      	bne.n	8005cb8 <xQueueGenericSend+0xa4>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d101      	bne.n	8005cbc <xQueueGenericSend+0xa8>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e000      	b.n	8005cbe <xQueueGenericSend+0xaa>
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10b      	bne.n	8005cda <xQueueGenericSend+0xc6>
	__asm volatile
 8005cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc6:	f383 8811 	msr	BASEPRI, r3
 8005cca:	f3bf 8f6f 	isb	sy
 8005cce:	f3bf 8f4f 	dsb	sy
 8005cd2:	61fb      	str	r3, [r7, #28]
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	e7fd      	b.n	8005cd6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005cda:	f001 ff4d 	bl	8007b78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d302      	bcc.n	8005cf0 <xQueueGenericSend+0xdc>
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d129      	bne.n	8005d44 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005cf0:	683a      	ldr	r2, [r7, #0]
 8005cf2:	68b9      	ldr	r1, [r7, #8]
 8005cf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005cf6:	f000 fa0f 	bl	8006118 <prvCopyDataToQueue>
 8005cfa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d010      	beq.n	8005d26 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d06:	3324      	adds	r3, #36	@ 0x24
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f001 f805 	bl	8006d18 <xTaskRemoveFromEventList>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d013      	beq.n	8005d3c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005d14:	4b3f      	ldr	r3, [pc, #252]	@ (8005e14 <xQueueGenericSend+0x200>)
 8005d16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d1a:	601a      	str	r2, [r3, #0]
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	f3bf 8f6f 	isb	sy
 8005d24:	e00a      	b.n	8005d3c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d007      	beq.n	8005d3c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005d2c:	4b39      	ldr	r3, [pc, #228]	@ (8005e14 <xQueueGenericSend+0x200>)
 8005d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d32:	601a      	str	r2, [r3, #0]
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005d3c:	f001 ff4e 	bl	8007bdc <vPortExitCritical>
				return pdPASS;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e063      	b.n	8005e0c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d103      	bne.n	8005d52 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005d4a:	f001 ff47 	bl	8007bdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	e05c      	b.n	8005e0c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d106      	bne.n	8005d66 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d58:	f107 0314 	add.w	r3, r7, #20
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f001 f83f 	bl	8006de0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d62:	2301      	movs	r3, #1
 8005d64:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d66:	f001 ff39 	bl	8007bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d6a:	f000 fda7 	bl	80068bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d6e:	f001 ff03 	bl	8007b78 <vPortEnterCritical>
 8005d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d78:	b25b      	sxtb	r3, r3
 8005d7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d7e:	d103      	bne.n	8005d88 <xQueueGenericSend+0x174>
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d8e:	b25b      	sxtb	r3, r3
 8005d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d94:	d103      	bne.n	8005d9e <xQueueGenericSend+0x18a>
 8005d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d9e:	f001 ff1d 	bl	8007bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005da2:	1d3a      	adds	r2, r7, #4
 8005da4:	f107 0314 	add.w	r3, r7, #20
 8005da8:	4611      	mov	r1, r2
 8005daa:	4618      	mov	r0, r3
 8005dac:	f001 f82e 	bl	8006e0c <xTaskCheckForTimeOut>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d124      	bne.n	8005e00 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005db6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005db8:	f000 faa6 	bl	8006308 <prvIsQueueFull>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d018      	beq.n	8005df4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc4:	3310      	adds	r3, #16
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	4611      	mov	r1, r2
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 ff52 	bl	8006c74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005dd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005dd2:	f000 fa31 	bl	8006238 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005dd6:	f000 fd7f 	bl	80068d8 <xTaskResumeAll>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	f47f af7c 	bne.w	8005cda <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005de2:	4b0c      	ldr	r3, [pc, #48]	@ (8005e14 <xQueueGenericSend+0x200>)
 8005de4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	f3bf 8f6f 	isb	sy
 8005df2:	e772      	b.n	8005cda <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005df4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005df6:	f000 fa1f 	bl	8006238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005dfa:	f000 fd6d 	bl	80068d8 <xTaskResumeAll>
 8005dfe:	e76c      	b.n	8005cda <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e02:	f000 fa19 	bl	8006238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e06:	f000 fd67 	bl	80068d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e0a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3738      	adds	r7, #56	@ 0x38
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	e000ed04 	.word	0xe000ed04

08005e18 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b090      	sub	sp, #64	@ 0x40
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10b      	bne.n	8005e48 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e34:	f383 8811 	msr	BASEPRI, r3
 8005e38:	f3bf 8f6f 	isb	sy
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e42:	bf00      	nop
 8005e44:	bf00      	nop
 8005e46:	e7fd      	b.n	8005e44 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d103      	bne.n	8005e56 <xQueueGenericSendFromISR+0x3e>
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <xQueueGenericSendFromISR+0x42>
 8005e56:	2301      	movs	r3, #1
 8005e58:	e000      	b.n	8005e5c <xQueueGenericSendFromISR+0x44>
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d10b      	bne.n	8005e78 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e72:	bf00      	nop
 8005e74:	bf00      	nop
 8005e76:	e7fd      	b.n	8005e74 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d103      	bne.n	8005e86 <xQueueGenericSendFromISR+0x6e>
 8005e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <xQueueGenericSendFromISR+0x72>
 8005e86:	2301      	movs	r3, #1
 8005e88:	e000      	b.n	8005e8c <xQueueGenericSendFromISR+0x74>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10b      	bne.n	8005ea8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e94:	f383 8811 	msr	BASEPRI, r3
 8005e98:	f3bf 8f6f 	isb	sy
 8005e9c:	f3bf 8f4f 	dsb	sy
 8005ea0:	623b      	str	r3, [r7, #32]
}
 8005ea2:	bf00      	nop
 8005ea4:	bf00      	nop
 8005ea6:	e7fd      	b.n	8005ea4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ea8:	f001 ff46 	bl	8007d38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005eac:	f3ef 8211 	mrs	r2, BASEPRI
 8005eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb4:	f383 8811 	msr	BASEPRI, r3
 8005eb8:	f3bf 8f6f 	isb	sy
 8005ebc:	f3bf 8f4f 	dsb	sy
 8005ec0:	61fa      	str	r2, [r7, #28]
 8005ec2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005ec4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ec6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d302      	bcc.n	8005eda <xQueueGenericSendFromISR+0xc2>
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d12f      	bne.n	8005f3a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005edc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ee0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	68b9      	ldr	r1, [r7, #8]
 8005eee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005ef0:	f000 f912 	bl	8006118 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005ef4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005ef8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005efc:	d112      	bne.n	8005f24 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d016      	beq.n	8005f34 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f08:	3324      	adds	r3, #36	@ 0x24
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 ff04 	bl	8006d18 <xTaskRemoveFromEventList>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00e      	beq.n	8005f34 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00b      	beq.n	8005f34 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	601a      	str	r2, [r3, #0]
 8005f22:	e007      	b.n	8005f34 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005f28:	3301      	adds	r3, #1
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	b25a      	sxtb	r2, r3
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005f34:	2301      	movs	r3, #1
 8005f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005f38:	e001      	b.n	8005f3e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f40:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f48:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3740      	adds	r7, #64	@ 0x40
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08c      	sub	sp, #48	@ 0x30
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	60f8      	str	r0, [r7, #12]
 8005f5c:	60b9      	str	r1, [r7, #8]
 8005f5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f60:	2300      	movs	r3, #0
 8005f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10b      	bne.n	8005f86 <xQueueReceive+0x32>
	__asm volatile
 8005f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f72:	f383 8811 	msr	BASEPRI, r3
 8005f76:	f3bf 8f6f 	isb	sy
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	623b      	str	r3, [r7, #32]
}
 8005f80:	bf00      	nop
 8005f82:	bf00      	nop
 8005f84:	e7fd      	b.n	8005f82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d103      	bne.n	8005f94 <xQueueReceive+0x40>
 8005f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <xQueueReceive+0x44>
 8005f94:	2301      	movs	r3, #1
 8005f96:	e000      	b.n	8005f9a <xQueueReceive+0x46>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10b      	bne.n	8005fb6 <xQueueReceive+0x62>
	__asm volatile
 8005f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa2:	f383 8811 	msr	BASEPRI, r3
 8005fa6:	f3bf 8f6f 	isb	sy
 8005faa:	f3bf 8f4f 	dsb	sy
 8005fae:	61fb      	str	r3, [r7, #28]
}
 8005fb0:	bf00      	nop
 8005fb2:	bf00      	nop
 8005fb4:	e7fd      	b.n	8005fb2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fb6:	f001 f875 	bl	80070a4 <xTaskGetSchedulerState>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d102      	bne.n	8005fc6 <xQueueReceive+0x72>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d101      	bne.n	8005fca <xQueueReceive+0x76>
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e000      	b.n	8005fcc <xQueueReceive+0x78>
 8005fca:	2300      	movs	r3, #0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d10b      	bne.n	8005fe8 <xQueueReceive+0x94>
	__asm volatile
 8005fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd4:	f383 8811 	msr	BASEPRI, r3
 8005fd8:	f3bf 8f6f 	isb	sy
 8005fdc:	f3bf 8f4f 	dsb	sy
 8005fe0:	61bb      	str	r3, [r7, #24]
}
 8005fe2:	bf00      	nop
 8005fe4:	bf00      	nop
 8005fe6:	e7fd      	b.n	8005fe4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fe8:	f001 fdc6 	bl	8007b78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d01f      	beq.n	8006038 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005ff8:	68b9      	ldr	r1, [r7, #8]
 8005ffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ffc:	f000 f8f6 	bl	80061ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006002:	1e5a      	subs	r2, r3, #1
 8006004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006006:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00f      	beq.n	8006030 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006012:	3310      	adds	r3, #16
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fe7f 	bl	8006d18 <xTaskRemoveFromEventList>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d007      	beq.n	8006030 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006020:	4b3c      	ldr	r3, [pc, #240]	@ (8006114 <xQueueReceive+0x1c0>)
 8006022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006026:	601a      	str	r2, [r3, #0]
 8006028:	f3bf 8f4f 	dsb	sy
 800602c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006030:	f001 fdd4 	bl	8007bdc <vPortExitCritical>
				return pdPASS;
 8006034:	2301      	movs	r3, #1
 8006036:	e069      	b.n	800610c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d103      	bne.n	8006046 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800603e:	f001 fdcd 	bl	8007bdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006042:	2300      	movs	r3, #0
 8006044:	e062      	b.n	800610c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006048:	2b00      	cmp	r3, #0
 800604a:	d106      	bne.n	800605a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800604c:	f107 0310 	add.w	r3, r7, #16
 8006050:	4618      	mov	r0, r3
 8006052:	f000 fec5 	bl	8006de0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006056:	2301      	movs	r3, #1
 8006058:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800605a:	f001 fdbf 	bl	8007bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800605e:	f000 fc2d 	bl	80068bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006062:	f001 fd89 	bl	8007b78 <vPortEnterCritical>
 8006066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800606c:	b25b      	sxtb	r3, r3
 800606e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006072:	d103      	bne.n	800607c <xQueueReceive+0x128>
 8006074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800607c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006082:	b25b      	sxtb	r3, r3
 8006084:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006088:	d103      	bne.n	8006092 <xQueueReceive+0x13e>
 800608a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006092:	f001 fda3 	bl	8007bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006096:	1d3a      	adds	r2, r7, #4
 8006098:	f107 0310 	add.w	r3, r7, #16
 800609c:	4611      	mov	r1, r2
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 feb4 	bl	8006e0c <xTaskCheckForTimeOut>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d123      	bne.n	80060f2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060ac:	f000 f916 	bl	80062dc <prvIsQueueEmpty>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d017      	beq.n	80060e6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b8:	3324      	adds	r3, #36	@ 0x24
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	4611      	mov	r1, r2
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 fdd8 	bl	8006c74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060c6:	f000 f8b7 	bl	8006238 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80060ca:	f000 fc05 	bl	80068d8 <xTaskResumeAll>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d189      	bne.n	8005fe8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80060d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006114 <xQueueReceive+0x1c0>)
 80060d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	f3bf 8f6f 	isb	sy
 80060e4:	e780      	b.n	8005fe8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80060e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060e8:	f000 f8a6 	bl	8006238 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060ec:	f000 fbf4 	bl	80068d8 <xTaskResumeAll>
 80060f0:	e77a      	b.n	8005fe8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80060f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060f4:	f000 f8a0 	bl	8006238 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060f8:	f000 fbee 	bl	80068d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060fe:	f000 f8ed 	bl	80062dc <prvIsQueueEmpty>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	f43f af6f 	beq.w	8005fe8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800610a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800610c:	4618      	mov	r0, r3
 800610e:	3730      	adds	r7, #48	@ 0x30
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	e000ed04 	.word	0xe000ed04

08006118 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006124:	2300      	movs	r3, #0
 8006126:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10d      	bne.n	8006152 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d14d      	bne.n	80061da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	4618      	mov	r0, r3
 8006144:	f000 ffcc 	bl	80070e0 <xTaskPriorityDisinherit>
 8006148:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	609a      	str	r2, [r3, #8]
 8006150:	e043      	b.n	80061da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d119      	bne.n	800618c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6858      	ldr	r0, [r3, #4]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006160:	461a      	mov	r2, r3
 8006162:	68b9      	ldr	r1, [r7, #8]
 8006164:	f002 f8d8 	bl	8008318 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006170:	441a      	add	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	429a      	cmp	r2, r3
 8006180:	d32b      	bcc.n	80061da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	605a      	str	r2, [r3, #4]
 800618a:	e026      	b.n	80061da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	68d8      	ldr	r0, [r3, #12]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006194:	461a      	mov	r2, r3
 8006196:	68b9      	ldr	r1, [r7, #8]
 8006198:	f002 f8be 	bl	8008318 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	68da      	ldr	r2, [r3, #12]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a4:	425b      	negs	r3, r3
 80061a6:	441a      	add	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	68da      	ldr	r2, [r3, #12]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d207      	bcs.n	80061c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c0:	425b      	negs	r3, r3
 80061c2:	441a      	add	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d105      	bne.n	80061da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d002      	beq.n	80061da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	3b01      	subs	r3, #1
 80061d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	1c5a      	adds	r2, r3, #1
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80061e2:	697b      	ldr	r3, [r7, #20]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3718      	adds	r7, #24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b082      	sub	sp, #8
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d018      	beq.n	8006230 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68da      	ldr	r2, [r3, #12]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006206:	441a      	add	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68da      	ldr	r2, [r3, #12]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	429a      	cmp	r2, r3
 8006216:	d303      	bcc.n	8006220 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	68d9      	ldr	r1, [r3, #12]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006228:	461a      	mov	r2, r3
 800622a:	6838      	ldr	r0, [r7, #0]
 800622c:	f002 f874 	bl	8008318 <memcpy>
	}
}
 8006230:	bf00      	nop
 8006232:	3708      	adds	r7, #8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006240:	f001 fc9a 	bl	8007b78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800624a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800624c:	e011      	b.n	8006272 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006252:	2b00      	cmp	r3, #0
 8006254:	d012      	beq.n	800627c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	3324      	adds	r3, #36	@ 0x24
 800625a:	4618      	mov	r0, r3
 800625c:	f000 fd5c 	bl	8006d18 <xTaskRemoveFromEventList>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d001      	beq.n	800626a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006266:	f000 fe35 	bl	8006ed4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800626a:	7bfb      	ldrb	r3, [r7, #15]
 800626c:	3b01      	subs	r3, #1
 800626e:	b2db      	uxtb	r3, r3
 8006270:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006276:	2b00      	cmp	r3, #0
 8006278:	dce9      	bgt.n	800624e <prvUnlockQueue+0x16>
 800627a:	e000      	b.n	800627e <prvUnlockQueue+0x46>
					break;
 800627c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	22ff      	movs	r2, #255	@ 0xff
 8006282:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006286:	f001 fca9 	bl	8007bdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800628a:	f001 fc75 	bl	8007b78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006294:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006296:	e011      	b.n	80062bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d012      	beq.n	80062c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	3310      	adds	r3, #16
 80062a4:	4618      	mov	r0, r3
 80062a6:	f000 fd37 	bl	8006d18 <xTaskRemoveFromEventList>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80062b0:	f000 fe10 	bl	8006ed4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80062b4:	7bbb      	ldrb	r3, [r7, #14]
 80062b6:	3b01      	subs	r3, #1
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	dce9      	bgt.n	8006298 <prvUnlockQueue+0x60>
 80062c4:	e000      	b.n	80062c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80062c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	22ff      	movs	r2, #255	@ 0xff
 80062cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80062d0:	f001 fc84 	bl	8007bdc <vPortExitCritical>
}
 80062d4:	bf00      	nop
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062e4:	f001 fc48 	bl	8007b78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d102      	bne.n	80062f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80062f0:	2301      	movs	r3, #1
 80062f2:	60fb      	str	r3, [r7, #12]
 80062f4:	e001      	b.n	80062fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80062f6:	2300      	movs	r3, #0
 80062f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80062fa:	f001 fc6f 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 80062fe:	68fb      	ldr	r3, [r7, #12]
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006310:	f001 fc32 	bl	8007b78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800631c:	429a      	cmp	r2, r3
 800631e:	d102      	bne.n	8006326 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006320:	2301      	movs	r3, #1
 8006322:	60fb      	str	r3, [r7, #12]
 8006324:	e001      	b.n	800632a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006326:	2300      	movs	r3, #0
 8006328:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800632a:	f001 fc57 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 800632e:	68fb      	ldr	r3, [r7, #12]
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006338:	b480      	push	{r7}
 800633a:	b085      	sub	sp, #20
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006342:	2300      	movs	r3, #0
 8006344:	60fb      	str	r3, [r7, #12]
 8006346:	e014      	b.n	8006372 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006348:	4a0f      	ldr	r2, [pc, #60]	@ (8006388 <vQueueAddToRegistry+0x50>)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10b      	bne.n	800636c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006354:	490c      	ldr	r1, [pc, #48]	@ (8006388 <vQueueAddToRegistry+0x50>)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800635e:	4a0a      	ldr	r2, [pc, #40]	@ (8006388 <vQueueAddToRegistry+0x50>)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	00db      	lsls	r3, r3, #3
 8006364:	4413      	add	r3, r2
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800636a:	e006      	b.n	800637a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	3301      	adds	r3, #1
 8006370:	60fb      	str	r3, [r7, #12]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2b07      	cmp	r3, #7
 8006376:	d9e7      	bls.n	8006348 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006378:	bf00      	nop
 800637a:	bf00      	nop
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	20000b34 	.word	0x20000b34

0800638c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800639c:	f001 fbec 	bl	8007b78 <vPortEnterCritical>
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063a6:	b25b      	sxtb	r3, r3
 80063a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063ac:	d103      	bne.n	80063b6 <vQueueWaitForMessageRestricted+0x2a>
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063bc:	b25b      	sxtb	r3, r3
 80063be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063c2:	d103      	bne.n	80063cc <vQueueWaitForMessageRestricted+0x40>
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063cc:	f001 fc06 	bl	8007bdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d106      	bne.n	80063e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	3324      	adds	r3, #36	@ 0x24
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	68b9      	ldr	r1, [r7, #8]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f000 fc6d 	bl	8006cc0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80063e6:	6978      	ldr	r0, [r7, #20]
 80063e8:	f7ff ff26 	bl	8006238 <prvUnlockQueue>
	}
 80063ec:	bf00      	nop
 80063ee:	3718      	adds	r7, #24
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b08e      	sub	sp, #56	@ 0x38
 80063f8:	af04      	add	r7, sp, #16
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
 8006400:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006404:	2b00      	cmp	r3, #0
 8006406:	d10b      	bne.n	8006420 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	623b      	str	r3, [r7, #32]
}
 800641a:	bf00      	nop
 800641c:	bf00      	nop
 800641e:	e7fd      	b.n	800641c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10b      	bne.n	800643e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642a:	f383 8811 	msr	BASEPRI, r3
 800642e:	f3bf 8f6f 	isb	sy
 8006432:	f3bf 8f4f 	dsb	sy
 8006436:	61fb      	str	r3, [r7, #28]
}
 8006438:	bf00      	nop
 800643a:	bf00      	nop
 800643c:	e7fd      	b.n	800643a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800643e:	23a8      	movs	r3, #168	@ 0xa8
 8006440:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	2ba8      	cmp	r3, #168	@ 0xa8
 8006446:	d00b      	beq.n	8006460 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644c:	f383 8811 	msr	BASEPRI, r3
 8006450:	f3bf 8f6f 	isb	sy
 8006454:	f3bf 8f4f 	dsb	sy
 8006458:	61bb      	str	r3, [r7, #24]
}
 800645a:	bf00      	nop
 800645c:	bf00      	nop
 800645e:	e7fd      	b.n	800645c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006460:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006464:	2b00      	cmp	r3, #0
 8006466:	d01e      	beq.n	80064a6 <xTaskCreateStatic+0xb2>
 8006468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800646a:	2b00      	cmp	r3, #0
 800646c:	d01b      	beq.n	80064a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800646e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006470:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006474:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006476:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	2202      	movs	r2, #2
 800647c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006480:	2300      	movs	r3, #0
 8006482:	9303      	str	r3, [sp, #12]
 8006484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006486:	9302      	str	r3, [sp, #8]
 8006488:	f107 0314 	add.w	r3, r7, #20
 800648c:	9301      	str	r3, [sp, #4]
 800648e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	68b9      	ldr	r1, [r7, #8]
 8006498:	68f8      	ldr	r0, [r7, #12]
 800649a:	f000 f851 	bl	8006540 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800649e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80064a0:	f000 f8f6 	bl	8006690 <prvAddNewTaskToReadyList>
 80064a4:	e001      	b.n	80064aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80064a6:	2300      	movs	r3, #0
 80064a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80064aa:	697b      	ldr	r3, [r7, #20]
	}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3728      	adds	r7, #40	@ 0x28
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b08c      	sub	sp, #48	@ 0x30
 80064b8:	af04      	add	r7, sp, #16
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	603b      	str	r3, [r7, #0]
 80064c0:	4613      	mov	r3, r2
 80064c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80064c4:	88fb      	ldrh	r3, [r7, #6]
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	4618      	mov	r0, r3
 80064ca:	f001 fc77 	bl	8007dbc <pvPortMalloc>
 80064ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00e      	beq.n	80064f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80064d6:	20a8      	movs	r0, #168	@ 0xa8
 80064d8:	f001 fc70 	bl	8007dbc <pvPortMalloc>
 80064dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d003      	beq.n	80064ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80064ea:	e005      	b.n	80064f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80064ec:	6978      	ldr	r0, [r7, #20]
 80064ee:	f001 fd33 	bl	8007f58 <vPortFree>
 80064f2:	e001      	b.n	80064f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80064f4:	2300      	movs	r3, #0
 80064f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d017      	beq.n	800652e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006506:	88fa      	ldrh	r2, [r7, #6]
 8006508:	2300      	movs	r3, #0
 800650a:	9303      	str	r3, [sp, #12]
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	9302      	str	r3, [sp, #8]
 8006510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006512:	9301      	str	r3, [sp, #4]
 8006514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	68b9      	ldr	r1, [r7, #8]
 800651c:	68f8      	ldr	r0, [r7, #12]
 800651e:	f000 f80f 	bl	8006540 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006522:	69f8      	ldr	r0, [r7, #28]
 8006524:	f000 f8b4 	bl	8006690 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006528:	2301      	movs	r3, #1
 800652a:	61bb      	str	r3, [r7, #24]
 800652c:	e002      	b.n	8006534 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800652e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006532:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006534:	69bb      	ldr	r3, [r7, #24]
	}
 8006536:	4618      	mov	r0, r3
 8006538:	3720      	adds	r7, #32
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
	...

08006540 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b088      	sub	sp, #32
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]
 800654c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800654e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006550:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	461a      	mov	r2, r3
 8006558:	21a5      	movs	r1, #165	@ 0xa5
 800655a:	f001 fe4b 	bl	80081f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800655e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006560:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006568:	3b01      	subs	r3, #1
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4413      	add	r3, r2
 800656e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	f023 0307 	bic.w	r3, r3, #7
 8006576:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00b      	beq.n	800659a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006586:	f383 8811 	msr	BASEPRI, r3
 800658a:	f3bf 8f6f 	isb	sy
 800658e:	f3bf 8f4f 	dsb	sy
 8006592:	617b      	str	r3, [r7, #20]
}
 8006594:	bf00      	nop
 8006596:	bf00      	nop
 8006598:	e7fd      	b.n	8006596 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d01f      	beq.n	80065e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065a0:	2300      	movs	r3, #0
 80065a2:	61fb      	str	r3, [r7, #28]
 80065a4:	e012      	b.n	80065cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80065a6:	68ba      	ldr	r2, [r7, #8]
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	4413      	add	r3, r2
 80065ac:	7819      	ldrb	r1, [r3, #0]
 80065ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	4413      	add	r3, r2
 80065b4:	3334      	adds	r3, #52	@ 0x34
 80065b6:	460a      	mov	r2, r1
 80065b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	4413      	add	r3, r2
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d006      	beq.n	80065d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	3301      	adds	r3, #1
 80065ca:	61fb      	str	r3, [r7, #28]
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	2b0f      	cmp	r3, #15
 80065d0:	d9e9      	bls.n	80065a6 <prvInitialiseNewTask+0x66>
 80065d2:	e000      	b.n	80065d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80065d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80065d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065de:	e003      	b.n	80065e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80065e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80065e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ea:	2b37      	cmp	r3, #55	@ 0x37
 80065ec:	d901      	bls.n	80065f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80065ee:	2337      	movs	r3, #55	@ 0x37
 80065f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80065f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80065f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80065fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006600:	2200      	movs	r2, #0
 8006602:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006606:	3304      	adds	r3, #4
 8006608:	4618      	mov	r0, r3
 800660a:	f7ff f8dd 	bl	80057c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800660e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006610:	3318      	adds	r3, #24
 8006612:	4618      	mov	r0, r3
 8006614:	f7ff f8d8 	bl	80057c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800661c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800661e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006620:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006626:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800662c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800662e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006630:	2200      	movs	r2, #0
 8006632:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006638:	2200      	movs	r2, #0
 800663a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800663e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006640:	3354      	adds	r3, #84	@ 0x54
 8006642:	224c      	movs	r2, #76	@ 0x4c
 8006644:	2100      	movs	r1, #0
 8006646:	4618      	mov	r0, r3
 8006648:	f001 fdd4 	bl	80081f4 <memset>
 800664c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664e:	4a0d      	ldr	r2, [pc, #52]	@ (8006684 <prvInitialiseNewTask+0x144>)
 8006650:	659a      	str	r2, [r3, #88]	@ 0x58
 8006652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006654:	4a0c      	ldr	r2, [pc, #48]	@ (8006688 <prvInitialiseNewTask+0x148>)
 8006656:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665a:	4a0c      	ldr	r2, [pc, #48]	@ (800668c <prvInitialiseNewTask+0x14c>)
 800665c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	68f9      	ldr	r1, [r7, #12]
 8006662:	69b8      	ldr	r0, [r7, #24]
 8006664:	f001 f95a 	bl	800791c <pxPortInitialiseStack>
 8006668:	4602      	mov	r2, r0
 800666a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800666e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006670:	2b00      	cmp	r3, #0
 8006672:	d002      	beq.n	800667a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006676:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006678:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800667a:	bf00      	nop
 800667c:	3720      	adds	r7, #32
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20004dc8 	.word	0x20004dc8
 8006688:	20004e30 	.word	0x20004e30
 800668c:	20004e98 	.word	0x20004e98

08006690 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006698:	f001 fa6e 	bl	8007b78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800669c:	4b2d      	ldr	r3, [pc, #180]	@ (8006754 <prvAddNewTaskToReadyList+0xc4>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3301      	adds	r3, #1
 80066a2:	4a2c      	ldr	r2, [pc, #176]	@ (8006754 <prvAddNewTaskToReadyList+0xc4>)
 80066a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80066a6:	4b2c      	ldr	r3, [pc, #176]	@ (8006758 <prvAddNewTaskToReadyList+0xc8>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d109      	bne.n	80066c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80066ae:	4a2a      	ldr	r2, [pc, #168]	@ (8006758 <prvAddNewTaskToReadyList+0xc8>)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80066b4:	4b27      	ldr	r3, [pc, #156]	@ (8006754 <prvAddNewTaskToReadyList+0xc4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d110      	bne.n	80066de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80066bc:	f000 fc2e 	bl	8006f1c <prvInitialiseTaskLists>
 80066c0:	e00d      	b.n	80066de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80066c2:	4b26      	ldr	r3, [pc, #152]	@ (800675c <prvAddNewTaskToReadyList+0xcc>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d109      	bne.n	80066de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80066ca:	4b23      	ldr	r3, [pc, #140]	@ (8006758 <prvAddNewTaskToReadyList+0xc8>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d802      	bhi.n	80066de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80066d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006758 <prvAddNewTaskToReadyList+0xc8>)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80066de:	4b20      	ldr	r3, [pc, #128]	@ (8006760 <prvAddNewTaskToReadyList+0xd0>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	3301      	adds	r3, #1
 80066e4:	4a1e      	ldr	r2, [pc, #120]	@ (8006760 <prvAddNewTaskToReadyList+0xd0>)
 80066e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80066e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006760 <prvAddNewTaskToReadyList+0xd0>)
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006764 <prvAddNewTaskToReadyList+0xd4>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d903      	bls.n	8006704 <prvAddNewTaskToReadyList+0x74>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006700:	4a18      	ldr	r2, [pc, #96]	@ (8006764 <prvAddNewTaskToReadyList+0xd4>)
 8006702:	6013      	str	r3, [r2, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006708:	4613      	mov	r3, r2
 800670a:	009b      	lsls	r3, r3, #2
 800670c:	4413      	add	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4a15      	ldr	r2, [pc, #84]	@ (8006768 <prvAddNewTaskToReadyList+0xd8>)
 8006712:	441a      	add	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	3304      	adds	r3, #4
 8006718:	4619      	mov	r1, r3
 800671a:	4610      	mov	r0, r2
 800671c:	f7ff f861 	bl	80057e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006720:	f001 fa5c 	bl	8007bdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006724:	4b0d      	ldr	r3, [pc, #52]	@ (800675c <prvAddNewTaskToReadyList+0xcc>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d00e      	beq.n	800674a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800672c:	4b0a      	ldr	r3, [pc, #40]	@ (8006758 <prvAddNewTaskToReadyList+0xc8>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006736:	429a      	cmp	r2, r3
 8006738:	d207      	bcs.n	800674a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800673a:	4b0c      	ldr	r3, [pc, #48]	@ (800676c <prvAddNewTaskToReadyList+0xdc>)
 800673c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006740:	601a      	str	r2, [r3, #0]
 8006742:	f3bf 8f4f 	dsb	sy
 8006746:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800674a:	bf00      	nop
 800674c:	3708      	adds	r7, #8
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	20001048 	.word	0x20001048
 8006758:	20000b74 	.word	0x20000b74
 800675c:	20001054 	.word	0x20001054
 8006760:	20001064 	.word	0x20001064
 8006764:	20001050 	.word	0x20001050
 8006768:	20000b78 	.word	0x20000b78
 800676c:	e000ed04 	.word	0xe000ed04

08006770 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006778:	2300      	movs	r3, #0
 800677a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d018      	beq.n	80067b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006782:	4b14      	ldr	r3, [pc, #80]	@ (80067d4 <vTaskDelay+0x64>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00b      	beq.n	80067a2 <vTaskDelay+0x32>
	__asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	60bb      	str	r3, [r7, #8]
}
 800679c:	bf00      	nop
 800679e:	bf00      	nop
 80067a0:	e7fd      	b.n	800679e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80067a2:	f000 f88b 	bl	80068bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80067a6:	2100      	movs	r1, #0
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 fd09 	bl	80071c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80067ae:	f000 f893 	bl	80068d8 <xTaskResumeAll>
 80067b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d107      	bne.n	80067ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80067ba:	4b07      	ldr	r3, [pc, #28]	@ (80067d8 <vTaskDelay+0x68>)
 80067bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	f3bf 8f4f 	dsb	sy
 80067c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80067ca:	bf00      	nop
 80067cc:	3710      	adds	r7, #16
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
 80067d2:	bf00      	nop
 80067d4:	20001070 	.word	0x20001070
 80067d8:	e000ed04 	.word	0xe000ed04

080067dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b08a      	sub	sp, #40	@ 0x28
 80067e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80067e6:	2300      	movs	r3, #0
 80067e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80067ea:	463a      	mov	r2, r7
 80067ec:	1d39      	adds	r1, r7, #4
 80067ee:	f107 0308 	add.w	r3, r7, #8
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fe ff94 	bl	8005720 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80067f8:	6839      	ldr	r1, [r7, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	9202      	str	r2, [sp, #8]
 8006800:	9301      	str	r3, [sp, #4]
 8006802:	2300      	movs	r3, #0
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	2300      	movs	r3, #0
 8006808:	460a      	mov	r2, r1
 800680a:	4924      	ldr	r1, [pc, #144]	@ (800689c <vTaskStartScheduler+0xc0>)
 800680c:	4824      	ldr	r0, [pc, #144]	@ (80068a0 <vTaskStartScheduler+0xc4>)
 800680e:	f7ff fdf1 	bl	80063f4 <xTaskCreateStatic>
 8006812:	4603      	mov	r3, r0
 8006814:	4a23      	ldr	r2, [pc, #140]	@ (80068a4 <vTaskStartScheduler+0xc8>)
 8006816:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006818:	4b22      	ldr	r3, [pc, #136]	@ (80068a4 <vTaskStartScheduler+0xc8>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d002      	beq.n	8006826 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006820:	2301      	movs	r3, #1
 8006822:	617b      	str	r3, [r7, #20]
 8006824:	e001      	b.n	800682a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006826:	2300      	movs	r3, #0
 8006828:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d102      	bne.n	8006836 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006830:	f000 fd1a 	bl	8007268 <xTimerCreateTimerTask>
 8006834:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d11b      	bne.n	8006874 <vTaskStartScheduler+0x98>
	__asm volatile
 800683c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	613b      	str	r3, [r7, #16]
}
 800684e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006850:	4b15      	ldr	r3, [pc, #84]	@ (80068a8 <vTaskStartScheduler+0xcc>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3354      	adds	r3, #84	@ 0x54
 8006856:	4a15      	ldr	r2, [pc, #84]	@ (80068ac <vTaskStartScheduler+0xd0>)
 8006858:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800685a:	4b15      	ldr	r3, [pc, #84]	@ (80068b0 <vTaskStartScheduler+0xd4>)
 800685c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006860:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006862:	4b14      	ldr	r3, [pc, #80]	@ (80068b4 <vTaskStartScheduler+0xd8>)
 8006864:	2201      	movs	r2, #1
 8006866:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006868:	4b13      	ldr	r3, [pc, #76]	@ (80068b8 <vTaskStartScheduler+0xdc>)
 800686a:	2200      	movs	r2, #0
 800686c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800686e:	f001 f8df 	bl	8007a30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006872:	e00f      	b.n	8006894 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800687a:	d10b      	bne.n	8006894 <vTaskStartScheduler+0xb8>
	__asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	60fb      	str	r3, [r7, #12]
}
 800688e:	bf00      	nop
 8006890:	bf00      	nop
 8006892:	e7fd      	b.n	8006890 <vTaskStartScheduler+0xb4>
}
 8006894:	bf00      	nop
 8006896:	3718      	adds	r7, #24
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}
 800689c:	08008efc 	.word	0x08008efc
 80068a0:	08006eed 	.word	0x08006eed
 80068a4:	2000106c 	.word	0x2000106c
 80068a8:	20000b74 	.word	0x20000b74
 80068ac:	20000010 	.word	0x20000010
 80068b0:	20001068 	.word	0x20001068
 80068b4:	20001054 	.word	0x20001054
 80068b8:	2000104c 	.word	0x2000104c

080068bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80068bc:	b480      	push	{r7}
 80068be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80068c0:	4b04      	ldr	r3, [pc, #16]	@ (80068d4 <vTaskSuspendAll+0x18>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	3301      	adds	r3, #1
 80068c6:	4a03      	ldr	r2, [pc, #12]	@ (80068d4 <vTaskSuspendAll+0x18>)
 80068c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80068ca:	bf00      	nop
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr
 80068d4:	20001070 	.word	0x20001070

080068d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80068de:	2300      	movs	r3, #0
 80068e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80068e2:	2300      	movs	r3, #0
 80068e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80068e6:	4b42      	ldr	r3, [pc, #264]	@ (80069f0 <xTaskResumeAll+0x118>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d10b      	bne.n	8006906 <xTaskResumeAll+0x2e>
	__asm volatile
 80068ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f2:	f383 8811 	msr	BASEPRI, r3
 80068f6:	f3bf 8f6f 	isb	sy
 80068fa:	f3bf 8f4f 	dsb	sy
 80068fe:	603b      	str	r3, [r7, #0]
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	e7fd      	b.n	8006902 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006906:	f001 f937 	bl	8007b78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800690a:	4b39      	ldr	r3, [pc, #228]	@ (80069f0 <xTaskResumeAll+0x118>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3b01      	subs	r3, #1
 8006910:	4a37      	ldr	r2, [pc, #220]	@ (80069f0 <xTaskResumeAll+0x118>)
 8006912:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006914:	4b36      	ldr	r3, [pc, #216]	@ (80069f0 <xTaskResumeAll+0x118>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d162      	bne.n	80069e2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800691c:	4b35      	ldr	r3, [pc, #212]	@ (80069f4 <xTaskResumeAll+0x11c>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d05e      	beq.n	80069e2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006924:	e02f      	b.n	8006986 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006926:	4b34      	ldr	r3, [pc, #208]	@ (80069f8 <xTaskResumeAll+0x120>)
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	3318      	adds	r3, #24
 8006932:	4618      	mov	r0, r3
 8006934:	f7fe ffb2 	bl	800589c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	3304      	adds	r3, #4
 800693c:	4618      	mov	r0, r3
 800693e:	f7fe ffad 	bl	800589c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006946:	4b2d      	ldr	r3, [pc, #180]	@ (80069fc <xTaskResumeAll+0x124>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	429a      	cmp	r2, r3
 800694c:	d903      	bls.n	8006956 <xTaskResumeAll+0x7e>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006952:	4a2a      	ldr	r2, [pc, #168]	@ (80069fc <xTaskResumeAll+0x124>)
 8006954:	6013      	str	r3, [r2, #0]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800695a:	4613      	mov	r3, r2
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	4413      	add	r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4a27      	ldr	r2, [pc, #156]	@ (8006a00 <xTaskResumeAll+0x128>)
 8006964:	441a      	add	r2, r3
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	3304      	adds	r3, #4
 800696a:	4619      	mov	r1, r3
 800696c:	4610      	mov	r0, r2
 800696e:	f7fe ff38 	bl	80057e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006976:	4b23      	ldr	r3, [pc, #140]	@ (8006a04 <xTaskResumeAll+0x12c>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697c:	429a      	cmp	r2, r3
 800697e:	d302      	bcc.n	8006986 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006980:	4b21      	ldr	r3, [pc, #132]	@ (8006a08 <xTaskResumeAll+0x130>)
 8006982:	2201      	movs	r2, #1
 8006984:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006986:	4b1c      	ldr	r3, [pc, #112]	@ (80069f8 <xTaskResumeAll+0x120>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1cb      	bne.n	8006926 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d001      	beq.n	8006998 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006994:	f000 fb66 	bl	8007064 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006998:	4b1c      	ldr	r3, [pc, #112]	@ (8006a0c <xTaskResumeAll+0x134>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d010      	beq.n	80069c6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80069a4:	f000 f846 	bl	8006a34 <xTaskIncrementTick>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d002      	beq.n	80069b4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80069ae:	4b16      	ldr	r3, [pc, #88]	@ (8006a08 <xTaskResumeAll+0x130>)
 80069b0:	2201      	movs	r2, #1
 80069b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	3b01      	subs	r3, #1
 80069b8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1f1      	bne.n	80069a4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80069c0:	4b12      	ldr	r3, [pc, #72]	@ (8006a0c <xTaskResumeAll+0x134>)
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80069c6:	4b10      	ldr	r3, [pc, #64]	@ (8006a08 <xTaskResumeAll+0x130>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d009      	beq.n	80069e2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80069ce:	2301      	movs	r3, #1
 80069d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80069d2:	4b0f      	ldr	r3, [pc, #60]	@ (8006a10 <xTaskResumeAll+0x138>)
 80069d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069d8:	601a      	str	r2, [r3, #0]
 80069da:	f3bf 8f4f 	dsb	sy
 80069de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80069e2:	f001 f8fb 	bl	8007bdc <vPortExitCritical>

	return xAlreadyYielded;
 80069e6:	68bb      	ldr	r3, [r7, #8]
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3710      	adds	r7, #16
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	20001070 	.word	0x20001070
 80069f4:	20001048 	.word	0x20001048
 80069f8:	20001008 	.word	0x20001008
 80069fc:	20001050 	.word	0x20001050
 8006a00:	20000b78 	.word	0x20000b78
 8006a04:	20000b74 	.word	0x20000b74
 8006a08:	2000105c 	.word	0x2000105c
 8006a0c:	20001058 	.word	0x20001058
 8006a10:	e000ed04 	.word	0xe000ed04

08006a14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006a1a:	4b05      	ldr	r3, [pc, #20]	@ (8006a30 <xTaskGetTickCount+0x1c>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006a20:	687b      	ldr	r3, [r7, #4]
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	2000104c 	.word	0x2000104c

08006a34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b086      	sub	sp, #24
 8006a38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a3e:	4b4f      	ldr	r3, [pc, #316]	@ (8006b7c <xTaskIncrementTick+0x148>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f040 8090 	bne.w	8006b68 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006a48:	4b4d      	ldr	r3, [pc, #308]	@ (8006b80 <xTaskIncrementTick+0x14c>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006a50:	4a4b      	ldr	r2, [pc, #300]	@ (8006b80 <xTaskIncrementTick+0x14c>)
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d121      	bne.n	8006aa0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006a5c:	4b49      	ldr	r3, [pc, #292]	@ (8006b84 <xTaskIncrementTick+0x150>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00b      	beq.n	8006a7e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a6a:	f383 8811 	msr	BASEPRI, r3
 8006a6e:	f3bf 8f6f 	isb	sy
 8006a72:	f3bf 8f4f 	dsb	sy
 8006a76:	603b      	str	r3, [r7, #0]
}
 8006a78:	bf00      	nop
 8006a7a:	bf00      	nop
 8006a7c:	e7fd      	b.n	8006a7a <xTaskIncrementTick+0x46>
 8006a7e:	4b41      	ldr	r3, [pc, #260]	@ (8006b84 <xTaskIncrementTick+0x150>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	60fb      	str	r3, [r7, #12]
 8006a84:	4b40      	ldr	r3, [pc, #256]	@ (8006b88 <xTaskIncrementTick+0x154>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a3e      	ldr	r2, [pc, #248]	@ (8006b84 <xTaskIncrementTick+0x150>)
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	4a3e      	ldr	r2, [pc, #248]	@ (8006b88 <xTaskIncrementTick+0x154>)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	4b3e      	ldr	r3, [pc, #248]	@ (8006b8c <xTaskIncrementTick+0x158>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	3301      	adds	r3, #1
 8006a98:	4a3c      	ldr	r2, [pc, #240]	@ (8006b8c <xTaskIncrementTick+0x158>)
 8006a9a:	6013      	str	r3, [r2, #0]
 8006a9c:	f000 fae2 	bl	8007064 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006aa0:	4b3b      	ldr	r3, [pc, #236]	@ (8006b90 <xTaskIncrementTick+0x15c>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d349      	bcc.n	8006b3e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006aaa:	4b36      	ldr	r3, [pc, #216]	@ (8006b84 <xTaskIncrementTick+0x150>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d104      	bne.n	8006abe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ab4:	4b36      	ldr	r3, [pc, #216]	@ (8006b90 <xTaskIncrementTick+0x15c>)
 8006ab6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006aba:	601a      	str	r2, [r3, #0]
					break;
 8006abc:	e03f      	b.n	8006b3e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006abe:	4b31      	ldr	r3, [pc, #196]	@ (8006b84 <xTaskIncrementTick+0x150>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006ace:	693a      	ldr	r2, [r7, #16]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d203      	bcs.n	8006ade <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ad6:	4a2e      	ldr	r2, [pc, #184]	@ (8006b90 <xTaskIncrementTick+0x15c>)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006adc:	e02f      	b.n	8006b3e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7fe feda 	bl	800589c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d004      	beq.n	8006afa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	3318      	adds	r3, #24
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7fe fed1 	bl	800589c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006afe:	4b25      	ldr	r3, [pc, #148]	@ (8006b94 <xTaskIncrementTick+0x160>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d903      	bls.n	8006b0e <xTaskIncrementTick+0xda>
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0a:	4a22      	ldr	r2, [pc, #136]	@ (8006b94 <xTaskIncrementTick+0x160>)
 8006b0c:	6013      	str	r3, [r2, #0]
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b12:	4613      	mov	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	4413      	add	r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8006b98 <xTaskIncrementTick+0x164>)
 8006b1c:	441a      	add	r2, r3
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	3304      	adds	r3, #4
 8006b22:	4619      	mov	r1, r3
 8006b24:	4610      	mov	r0, r2
 8006b26:	f7fe fe5c 	bl	80057e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8006b9c <xTaskIncrementTick+0x168>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d3b8      	bcc.n	8006aaa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b3c:	e7b5      	b.n	8006aaa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006b3e:	4b17      	ldr	r3, [pc, #92]	@ (8006b9c <xTaskIncrementTick+0x168>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b44:	4914      	ldr	r1, [pc, #80]	@ (8006b98 <xTaskIncrementTick+0x164>)
 8006b46:	4613      	mov	r3, r2
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	4413      	add	r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	440b      	add	r3, r1
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d901      	bls.n	8006b5a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006b56:	2301      	movs	r3, #1
 8006b58:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006b5a:	4b11      	ldr	r3, [pc, #68]	@ (8006ba0 <xTaskIncrementTick+0x16c>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d007      	beq.n	8006b72 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006b62:	2301      	movs	r3, #1
 8006b64:	617b      	str	r3, [r7, #20]
 8006b66:	e004      	b.n	8006b72 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006b68:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba4 <xTaskIncrementTick+0x170>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	4a0d      	ldr	r2, [pc, #52]	@ (8006ba4 <xTaskIncrementTick+0x170>)
 8006b70:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006b72:	697b      	ldr	r3, [r7, #20]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3718      	adds	r7, #24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	20001070 	.word	0x20001070
 8006b80:	2000104c 	.word	0x2000104c
 8006b84:	20001000 	.word	0x20001000
 8006b88:	20001004 	.word	0x20001004
 8006b8c:	20001060 	.word	0x20001060
 8006b90:	20001068 	.word	0x20001068
 8006b94:	20001050 	.word	0x20001050
 8006b98:	20000b78 	.word	0x20000b78
 8006b9c:	20000b74 	.word	0x20000b74
 8006ba0:	2000105c 	.word	0x2000105c
 8006ba4:	20001058 	.word	0x20001058

08006ba8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006bae:	4b2b      	ldr	r3, [pc, #172]	@ (8006c5c <vTaskSwitchContext+0xb4>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006bb6:	4b2a      	ldr	r3, [pc, #168]	@ (8006c60 <vTaskSwitchContext+0xb8>)
 8006bb8:	2201      	movs	r2, #1
 8006bba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006bbc:	e047      	b.n	8006c4e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006bbe:	4b28      	ldr	r3, [pc, #160]	@ (8006c60 <vTaskSwitchContext+0xb8>)
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bc4:	4b27      	ldr	r3, [pc, #156]	@ (8006c64 <vTaskSwitchContext+0xbc>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	60fb      	str	r3, [r7, #12]
 8006bca:	e011      	b.n	8006bf0 <vTaskSwitchContext+0x48>
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10b      	bne.n	8006bea <vTaskSwitchContext+0x42>
	__asm volatile
 8006bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd6:	f383 8811 	msr	BASEPRI, r3
 8006bda:	f3bf 8f6f 	isb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
 8006be2:	607b      	str	r3, [r7, #4]
}
 8006be4:	bf00      	nop
 8006be6:	bf00      	nop
 8006be8:	e7fd      	b.n	8006be6 <vTaskSwitchContext+0x3e>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	3b01      	subs	r3, #1
 8006bee:	60fb      	str	r3, [r7, #12]
 8006bf0:	491d      	ldr	r1, [pc, #116]	@ (8006c68 <vTaskSwitchContext+0xc0>)
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	440b      	add	r3, r1
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d0e3      	beq.n	8006bcc <vTaskSwitchContext+0x24>
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	4613      	mov	r3, r2
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4a16      	ldr	r2, [pc, #88]	@ (8006c68 <vTaskSwitchContext+0xc0>)
 8006c10:	4413      	add	r3, r2
 8006c12:	60bb      	str	r3, [r7, #8]
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	605a      	str	r2, [r3, #4]
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	3308      	adds	r3, #8
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d104      	bne.n	8006c34 <vTaskSwitchContext+0x8c>
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	605a      	str	r2, [r3, #4]
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	4a0c      	ldr	r2, [pc, #48]	@ (8006c6c <vTaskSwitchContext+0xc4>)
 8006c3c:	6013      	str	r3, [r2, #0]
 8006c3e:	4a09      	ldr	r2, [pc, #36]	@ (8006c64 <vTaskSwitchContext+0xbc>)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c44:	4b09      	ldr	r3, [pc, #36]	@ (8006c6c <vTaskSwitchContext+0xc4>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	3354      	adds	r3, #84	@ 0x54
 8006c4a:	4a09      	ldr	r2, [pc, #36]	@ (8006c70 <vTaskSwitchContext+0xc8>)
 8006c4c:	6013      	str	r3, [r2, #0]
}
 8006c4e:	bf00      	nop
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	20001070 	.word	0x20001070
 8006c60:	2000105c 	.word	0x2000105c
 8006c64:	20001050 	.word	0x20001050
 8006c68:	20000b78 	.word	0x20000b78
 8006c6c:	20000b74 	.word	0x20000b74
 8006c70:	20000010 	.word	0x20000010

08006c74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10b      	bne.n	8006c9c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c88:	f383 8811 	msr	BASEPRI, r3
 8006c8c:	f3bf 8f6f 	isb	sy
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	60fb      	str	r3, [r7, #12]
}
 8006c96:	bf00      	nop
 8006c98:	bf00      	nop
 8006c9a:	e7fd      	b.n	8006c98 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c9c:	4b07      	ldr	r3, [pc, #28]	@ (8006cbc <vTaskPlaceOnEventList+0x48>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	3318      	adds	r3, #24
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f7fe fdc0 	bl	800582a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006caa:	2101      	movs	r1, #1
 8006cac:	6838      	ldr	r0, [r7, #0]
 8006cae:	f000 fa87 	bl	80071c0 <prvAddCurrentTaskToDelayedList>
}
 8006cb2:	bf00      	nop
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000b74 	.word	0x20000b74

08006cc0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10b      	bne.n	8006cea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd6:	f383 8811 	msr	BASEPRI, r3
 8006cda:	f3bf 8f6f 	isb	sy
 8006cde:	f3bf 8f4f 	dsb	sy
 8006ce2:	617b      	str	r3, [r7, #20]
}
 8006ce4:	bf00      	nop
 8006ce6:	bf00      	nop
 8006ce8:	e7fd      	b.n	8006ce6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006cea:	4b0a      	ldr	r3, [pc, #40]	@ (8006d14 <vTaskPlaceOnEventListRestricted+0x54>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3318      	adds	r3, #24
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	68f8      	ldr	r0, [r7, #12]
 8006cf4:	f7fe fd75 	bl	80057e2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d002      	beq.n	8006d04 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006cfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d02:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006d04:	6879      	ldr	r1, [r7, #4]
 8006d06:	68b8      	ldr	r0, [r7, #8]
 8006d08:	f000 fa5a 	bl	80071c0 <prvAddCurrentTaskToDelayedList>
	}
 8006d0c:	bf00      	nop
 8006d0e:	3718      	adds	r7, #24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20000b74 	.word	0x20000b74

08006d18 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b086      	sub	sp, #24
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10b      	bne.n	8006d46 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	60fb      	str	r3, [r7, #12]
}
 8006d40:	bf00      	nop
 8006d42:	bf00      	nop
 8006d44:	e7fd      	b.n	8006d42 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	3318      	adds	r3, #24
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7fe fda6 	bl	800589c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d50:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc8 <xTaskRemoveFromEventList+0xb0>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d11d      	bne.n	8006d94 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	3304      	adds	r3, #4
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f7fe fd9d 	bl	800589c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d66:	4b19      	ldr	r3, [pc, #100]	@ (8006dcc <xTaskRemoveFromEventList+0xb4>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d903      	bls.n	8006d76 <xTaskRemoveFromEventList+0x5e>
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d72:	4a16      	ldr	r2, [pc, #88]	@ (8006dcc <xTaskRemoveFromEventList+0xb4>)
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	4413      	add	r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	4a13      	ldr	r2, [pc, #76]	@ (8006dd0 <xTaskRemoveFromEventList+0xb8>)
 8006d84:	441a      	add	r2, r3
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	3304      	adds	r3, #4
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	4610      	mov	r0, r2
 8006d8e:	f7fe fd28 	bl	80057e2 <vListInsertEnd>
 8006d92:	e005      	b.n	8006da0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	3318      	adds	r3, #24
 8006d98:	4619      	mov	r1, r3
 8006d9a:	480e      	ldr	r0, [pc, #56]	@ (8006dd4 <xTaskRemoveFromEventList+0xbc>)
 8006d9c:	f7fe fd21 	bl	80057e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006da4:	4b0c      	ldr	r3, [pc, #48]	@ (8006dd8 <xTaskRemoveFromEventList+0xc0>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d905      	bls.n	8006dba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006dae:	2301      	movs	r3, #1
 8006db0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006db2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ddc <xTaskRemoveFromEventList+0xc4>)
 8006db4:	2201      	movs	r2, #1
 8006db6:	601a      	str	r2, [r3, #0]
 8006db8:	e001      	b.n	8006dbe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006dbe:	697b      	ldr	r3, [r7, #20]
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3718      	adds	r7, #24
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	20001070 	.word	0x20001070
 8006dcc:	20001050 	.word	0x20001050
 8006dd0:	20000b78 	.word	0x20000b78
 8006dd4:	20001008 	.word	0x20001008
 8006dd8:	20000b74 	.word	0x20000b74
 8006ddc:	2000105c 	.word	0x2000105c

08006de0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006de8:	4b06      	ldr	r3, [pc, #24]	@ (8006e04 <vTaskInternalSetTimeOutState+0x24>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006df0:	4b05      	ldr	r3, [pc, #20]	@ (8006e08 <vTaskInternalSetTimeOutState+0x28>)
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	605a      	str	r2, [r3, #4]
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	20001060 	.word	0x20001060
 8006e08:	2000104c 	.word	0x2000104c

08006e0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b088      	sub	sp, #32
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d10b      	bne.n	8006e34 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e20:	f383 8811 	msr	BASEPRI, r3
 8006e24:	f3bf 8f6f 	isb	sy
 8006e28:	f3bf 8f4f 	dsb	sy
 8006e2c:	613b      	str	r3, [r7, #16]
}
 8006e2e:	bf00      	nop
 8006e30:	bf00      	nop
 8006e32:	e7fd      	b.n	8006e30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d10b      	bne.n	8006e52 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3e:	f383 8811 	msr	BASEPRI, r3
 8006e42:	f3bf 8f6f 	isb	sy
 8006e46:	f3bf 8f4f 	dsb	sy
 8006e4a:	60fb      	str	r3, [r7, #12]
}
 8006e4c:	bf00      	nop
 8006e4e:	bf00      	nop
 8006e50:	e7fd      	b.n	8006e4e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006e52:	f000 fe91 	bl	8007b78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006e56:	4b1d      	ldr	r3, [pc, #116]	@ (8006ecc <xTaskCheckForTimeOut+0xc0>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	69ba      	ldr	r2, [r7, #24]
 8006e62:	1ad3      	subs	r3, r2, r3
 8006e64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e6e:	d102      	bne.n	8006e76 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006e70:	2300      	movs	r3, #0
 8006e72:	61fb      	str	r3, [r7, #28]
 8006e74:	e023      	b.n	8006ebe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	4b15      	ldr	r3, [pc, #84]	@ (8006ed0 <xTaskCheckForTimeOut+0xc4>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d007      	beq.n	8006e92 <xTaskCheckForTimeOut+0x86>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	69ba      	ldr	r2, [r7, #24]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d302      	bcc.n	8006e92 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	61fb      	str	r3, [r7, #28]
 8006e90:	e015      	b.n	8006ebe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	697a      	ldr	r2, [r7, #20]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d20b      	bcs.n	8006eb4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	1ad2      	subs	r2, r2, r3
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7ff ff99 	bl	8006de0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	61fb      	str	r3, [r7, #28]
 8006eb2:	e004      	b.n	8006ebe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006ebe:	f000 fe8d 	bl	8007bdc <vPortExitCritical>

	return xReturn;
 8006ec2:	69fb      	ldr	r3, [r7, #28]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3720      	adds	r7, #32
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	2000104c 	.word	0x2000104c
 8006ed0:	20001060 	.word	0x20001060

08006ed4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ed8:	4b03      	ldr	r3, [pc, #12]	@ (8006ee8 <vTaskMissedYield+0x14>)
 8006eda:	2201      	movs	r2, #1
 8006edc:	601a      	str	r2, [r3, #0]
}
 8006ede:	bf00      	nop
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr
 8006ee8:	2000105c 	.word	0x2000105c

08006eec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b082      	sub	sp, #8
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006ef4:	f000 f852 	bl	8006f9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006ef8:	4b06      	ldr	r3, [pc, #24]	@ (8006f14 <prvIdleTask+0x28>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d9f9      	bls.n	8006ef4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006f00:	4b05      	ldr	r3, [pc, #20]	@ (8006f18 <prvIdleTask+0x2c>)
 8006f02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f06:	601a      	str	r2, [r3, #0]
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006f10:	e7f0      	b.n	8006ef4 <prvIdleTask+0x8>
 8006f12:	bf00      	nop
 8006f14:	20000b78 	.word	0x20000b78
 8006f18:	e000ed04 	.word	0xe000ed04

08006f1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f22:	2300      	movs	r3, #0
 8006f24:	607b      	str	r3, [r7, #4]
 8006f26:	e00c      	b.n	8006f42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	4613      	mov	r3, r2
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	4413      	add	r3, r2
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	4a12      	ldr	r2, [pc, #72]	@ (8006f7c <prvInitialiseTaskLists+0x60>)
 8006f34:	4413      	add	r3, r2
 8006f36:	4618      	mov	r0, r3
 8006f38:	f7fe fc26 	bl	8005788 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	607b      	str	r3, [r7, #4]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2b37      	cmp	r3, #55	@ 0x37
 8006f46:	d9ef      	bls.n	8006f28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006f48:	480d      	ldr	r0, [pc, #52]	@ (8006f80 <prvInitialiseTaskLists+0x64>)
 8006f4a:	f7fe fc1d 	bl	8005788 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006f4e:	480d      	ldr	r0, [pc, #52]	@ (8006f84 <prvInitialiseTaskLists+0x68>)
 8006f50:	f7fe fc1a 	bl	8005788 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006f54:	480c      	ldr	r0, [pc, #48]	@ (8006f88 <prvInitialiseTaskLists+0x6c>)
 8006f56:	f7fe fc17 	bl	8005788 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006f5a:	480c      	ldr	r0, [pc, #48]	@ (8006f8c <prvInitialiseTaskLists+0x70>)
 8006f5c:	f7fe fc14 	bl	8005788 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006f60:	480b      	ldr	r0, [pc, #44]	@ (8006f90 <prvInitialiseTaskLists+0x74>)
 8006f62:	f7fe fc11 	bl	8005788 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006f66:	4b0b      	ldr	r3, [pc, #44]	@ (8006f94 <prvInitialiseTaskLists+0x78>)
 8006f68:	4a05      	ldr	r2, [pc, #20]	@ (8006f80 <prvInitialiseTaskLists+0x64>)
 8006f6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f98 <prvInitialiseTaskLists+0x7c>)
 8006f6e:	4a05      	ldr	r2, [pc, #20]	@ (8006f84 <prvInitialiseTaskLists+0x68>)
 8006f70:	601a      	str	r2, [r3, #0]
}
 8006f72:	bf00      	nop
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	20000b78 	.word	0x20000b78
 8006f80:	20000fd8 	.word	0x20000fd8
 8006f84:	20000fec 	.word	0x20000fec
 8006f88:	20001008 	.word	0x20001008
 8006f8c:	2000101c 	.word	0x2000101c
 8006f90:	20001034 	.word	0x20001034
 8006f94:	20001000 	.word	0x20001000
 8006f98:	20001004 	.word	0x20001004

08006f9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006fa2:	e019      	b.n	8006fd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006fa4:	f000 fde8 	bl	8007b78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fa8:	4b10      	ldr	r3, [pc, #64]	@ (8006fec <prvCheckTasksWaitingTermination+0x50>)
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7fe fc71 	bl	800589c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006fba:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff0 <prvCheckTasksWaitingTermination+0x54>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8006ff0 <prvCheckTasksWaitingTermination+0x54>)
 8006fc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006ff4 <prvCheckTasksWaitingTermination+0x58>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	4a0a      	ldr	r2, [pc, #40]	@ (8006ff4 <prvCheckTasksWaitingTermination+0x58>)
 8006fcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006fce:	f000 fe05 	bl	8007bdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f810 	bl	8006ff8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006fd8:	4b06      	ldr	r3, [pc, #24]	@ (8006ff4 <prvCheckTasksWaitingTermination+0x58>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1e1      	bne.n	8006fa4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006fe0:	bf00      	nop
 8006fe2:	bf00      	nop
 8006fe4:	3708      	adds	r7, #8
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	2000101c 	.word	0x2000101c
 8006ff0:	20001048 	.word	0x20001048
 8006ff4:	20001030 	.word	0x20001030

08006ff8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	3354      	adds	r3, #84	@ 0x54
 8007004:	4618      	mov	r0, r3
 8007006:	f001 f8fd 	bl	8008204 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007010:	2b00      	cmp	r3, #0
 8007012:	d108      	bne.n	8007026 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007018:	4618      	mov	r0, r3
 800701a:	f000 ff9d 	bl	8007f58 <vPortFree>
				vPortFree( pxTCB );
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 ff9a 	bl	8007f58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007024:	e019      	b.n	800705a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800702c:	2b01      	cmp	r3, #1
 800702e:	d103      	bne.n	8007038 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f000 ff91 	bl	8007f58 <vPortFree>
	}
 8007036:	e010      	b.n	800705a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800703e:	2b02      	cmp	r3, #2
 8007040:	d00b      	beq.n	800705a <prvDeleteTCB+0x62>
	__asm volatile
 8007042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007046:	f383 8811 	msr	BASEPRI, r3
 800704a:	f3bf 8f6f 	isb	sy
 800704e:	f3bf 8f4f 	dsb	sy
 8007052:	60fb      	str	r3, [r7, #12]
}
 8007054:	bf00      	nop
 8007056:	bf00      	nop
 8007058:	e7fd      	b.n	8007056 <prvDeleteTCB+0x5e>
	}
 800705a:	bf00      	nop
 800705c:	3710      	adds	r7, #16
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
	...

08007064 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800706a:	4b0c      	ldr	r3, [pc, #48]	@ (800709c <prvResetNextTaskUnblockTime+0x38>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d104      	bne.n	800707e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007074:	4b0a      	ldr	r3, [pc, #40]	@ (80070a0 <prvResetNextTaskUnblockTime+0x3c>)
 8007076:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800707a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800707c:	e008      	b.n	8007090 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800707e:	4b07      	ldr	r3, [pc, #28]	@ (800709c <prvResetNextTaskUnblockTime+0x38>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	4a04      	ldr	r2, [pc, #16]	@ (80070a0 <prvResetNextTaskUnblockTime+0x3c>)
 800708e:	6013      	str	r3, [r2, #0]
}
 8007090:	bf00      	nop
 8007092:	370c      	adds	r7, #12
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	20001000 	.word	0x20001000
 80070a0:	20001068 	.word	0x20001068

080070a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80070aa:	4b0b      	ldr	r3, [pc, #44]	@ (80070d8 <xTaskGetSchedulerState+0x34>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d102      	bne.n	80070b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80070b2:	2301      	movs	r3, #1
 80070b4:	607b      	str	r3, [r7, #4]
 80070b6:	e008      	b.n	80070ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070b8:	4b08      	ldr	r3, [pc, #32]	@ (80070dc <xTaskGetSchedulerState+0x38>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d102      	bne.n	80070c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80070c0:	2302      	movs	r3, #2
 80070c2:	607b      	str	r3, [r7, #4]
 80070c4:	e001      	b.n	80070ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80070c6:	2300      	movs	r3, #0
 80070c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80070ca:	687b      	ldr	r3, [r7, #4]
	}
 80070cc:	4618      	mov	r0, r3
 80070ce:	370c      	adds	r7, #12
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr
 80070d8:	20001054 	.word	0x20001054
 80070dc:	20001070 	.word	0x20001070

080070e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80070ec:	2300      	movs	r3, #0
 80070ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d058      	beq.n	80071a8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80070f6:	4b2f      	ldr	r3, [pc, #188]	@ (80071b4 <xTaskPriorityDisinherit+0xd4>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d00b      	beq.n	8007118 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007104:	f383 8811 	msr	BASEPRI, r3
 8007108:	f3bf 8f6f 	isb	sy
 800710c:	f3bf 8f4f 	dsb	sy
 8007110:	60fb      	str	r3, [r7, #12]
}
 8007112:	bf00      	nop
 8007114:	bf00      	nop
 8007116:	e7fd      	b.n	8007114 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800711c:	2b00      	cmp	r3, #0
 800711e:	d10b      	bne.n	8007138 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007124:	f383 8811 	msr	BASEPRI, r3
 8007128:	f3bf 8f6f 	isb	sy
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	60bb      	str	r3, [r7, #8]
}
 8007132:	bf00      	nop
 8007134:	bf00      	nop
 8007136:	e7fd      	b.n	8007134 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800713c:	1e5a      	subs	r2, r3, #1
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800714a:	429a      	cmp	r2, r3
 800714c:	d02c      	beq.n	80071a8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007152:	2b00      	cmp	r3, #0
 8007154:	d128      	bne.n	80071a8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	3304      	adds	r3, #4
 800715a:	4618      	mov	r0, r3
 800715c:	f7fe fb9e 	bl	800589c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800716c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007178:	4b0f      	ldr	r3, [pc, #60]	@ (80071b8 <xTaskPriorityDisinherit+0xd8>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	429a      	cmp	r2, r3
 800717e:	d903      	bls.n	8007188 <xTaskPriorityDisinherit+0xa8>
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007184:	4a0c      	ldr	r2, [pc, #48]	@ (80071b8 <xTaskPriorityDisinherit+0xd8>)
 8007186:	6013      	str	r3, [r2, #0]
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800718c:	4613      	mov	r3, r2
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	4413      	add	r3, r2
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	4a09      	ldr	r2, [pc, #36]	@ (80071bc <xTaskPriorityDisinherit+0xdc>)
 8007196:	441a      	add	r2, r3
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	3304      	adds	r3, #4
 800719c:	4619      	mov	r1, r3
 800719e:	4610      	mov	r0, r2
 80071a0:	f7fe fb1f 	bl	80057e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80071a4:	2301      	movs	r3, #1
 80071a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80071a8:	697b      	ldr	r3, [r7, #20]
	}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3718      	adds	r7, #24
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	20000b74 	.word	0x20000b74
 80071b8:	20001050 	.word	0x20001050
 80071bc:	20000b78 	.word	0x20000b78

080071c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80071ca:	4b21      	ldr	r3, [pc, #132]	@ (8007250 <prvAddCurrentTaskToDelayedList+0x90>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071d0:	4b20      	ldr	r3, [pc, #128]	@ (8007254 <prvAddCurrentTaskToDelayedList+0x94>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	3304      	adds	r3, #4
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fe fb60 	bl	800589c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071e2:	d10a      	bne.n	80071fa <prvAddCurrentTaskToDelayedList+0x3a>
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d007      	beq.n	80071fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007254 <prvAddCurrentTaskToDelayedList+0x94>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3304      	adds	r3, #4
 80071f0:	4619      	mov	r1, r3
 80071f2:	4819      	ldr	r0, [pc, #100]	@ (8007258 <prvAddCurrentTaskToDelayedList+0x98>)
 80071f4:	f7fe faf5 	bl	80057e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80071f8:	e026      	b.n	8007248 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4413      	add	r3, r2
 8007200:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007202:	4b14      	ldr	r3, [pc, #80]	@ (8007254 <prvAddCurrentTaskToDelayedList+0x94>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	68ba      	ldr	r2, [r7, #8]
 8007208:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	429a      	cmp	r2, r3
 8007210:	d209      	bcs.n	8007226 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007212:	4b12      	ldr	r3, [pc, #72]	@ (800725c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	4b0f      	ldr	r3, [pc, #60]	@ (8007254 <prvAddCurrentTaskToDelayedList+0x94>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	3304      	adds	r3, #4
 800721c:	4619      	mov	r1, r3
 800721e:	4610      	mov	r0, r2
 8007220:	f7fe fb03 	bl	800582a <vListInsert>
}
 8007224:	e010      	b.n	8007248 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007226:	4b0e      	ldr	r3, [pc, #56]	@ (8007260 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	4b0a      	ldr	r3, [pc, #40]	@ (8007254 <prvAddCurrentTaskToDelayedList+0x94>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	3304      	adds	r3, #4
 8007230:	4619      	mov	r1, r3
 8007232:	4610      	mov	r0, r2
 8007234:	f7fe faf9 	bl	800582a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007238:	4b0a      	ldr	r3, [pc, #40]	@ (8007264 <prvAddCurrentTaskToDelayedList+0xa4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68ba      	ldr	r2, [r7, #8]
 800723e:	429a      	cmp	r2, r3
 8007240:	d202      	bcs.n	8007248 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007242:	4a08      	ldr	r2, [pc, #32]	@ (8007264 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	6013      	str	r3, [r2, #0]
}
 8007248:	bf00      	nop
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	2000104c 	.word	0x2000104c
 8007254:	20000b74 	.word	0x20000b74
 8007258:	20001034 	.word	0x20001034
 800725c:	20001004 	.word	0x20001004
 8007260:	20001000 	.word	0x20001000
 8007264:	20001068 	.word	0x20001068

08007268 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b08a      	sub	sp, #40	@ 0x28
 800726c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800726e:	2300      	movs	r3, #0
 8007270:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007272:	f000 fb13 	bl	800789c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007276:	4b1d      	ldr	r3, [pc, #116]	@ (80072ec <xTimerCreateTimerTask+0x84>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d021      	beq.n	80072c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800727e:	2300      	movs	r3, #0
 8007280:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007282:	2300      	movs	r3, #0
 8007284:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007286:	1d3a      	adds	r2, r7, #4
 8007288:	f107 0108 	add.w	r1, r7, #8
 800728c:	f107 030c 	add.w	r3, r7, #12
 8007290:	4618      	mov	r0, r3
 8007292:	f7fe fa5f 	bl	8005754 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007296:	6879      	ldr	r1, [r7, #4]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	9202      	str	r2, [sp, #8]
 800729e:	9301      	str	r3, [sp, #4]
 80072a0:	2302      	movs	r3, #2
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	2300      	movs	r3, #0
 80072a6:	460a      	mov	r2, r1
 80072a8:	4911      	ldr	r1, [pc, #68]	@ (80072f0 <xTimerCreateTimerTask+0x88>)
 80072aa:	4812      	ldr	r0, [pc, #72]	@ (80072f4 <xTimerCreateTimerTask+0x8c>)
 80072ac:	f7ff f8a2 	bl	80063f4 <xTaskCreateStatic>
 80072b0:	4603      	mov	r3, r0
 80072b2:	4a11      	ldr	r2, [pc, #68]	@ (80072f8 <xTimerCreateTimerTask+0x90>)
 80072b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80072b6:	4b10      	ldr	r3, [pc, #64]	@ (80072f8 <xTimerCreateTimerTask+0x90>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80072be:	2301      	movs	r3, #1
 80072c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10b      	bne.n	80072e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80072c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072cc:	f383 8811 	msr	BASEPRI, r3
 80072d0:	f3bf 8f6f 	isb	sy
 80072d4:	f3bf 8f4f 	dsb	sy
 80072d8:	613b      	str	r3, [r7, #16]
}
 80072da:	bf00      	nop
 80072dc:	bf00      	nop
 80072de:	e7fd      	b.n	80072dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80072e0:	697b      	ldr	r3, [r7, #20]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3718      	adds	r7, #24
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	200010a4 	.word	0x200010a4
 80072f0:	08008f04 	.word	0x08008f04
 80072f4:	08007435 	.word	0x08007435
 80072f8:	200010a8 	.word	0x200010a8

080072fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b08a      	sub	sp, #40	@ 0x28
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
 8007308:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800730a:	2300      	movs	r3, #0
 800730c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d10b      	bne.n	800732c <xTimerGenericCommand+0x30>
	__asm volatile
 8007314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007318:	f383 8811 	msr	BASEPRI, r3
 800731c:	f3bf 8f6f 	isb	sy
 8007320:	f3bf 8f4f 	dsb	sy
 8007324:	623b      	str	r3, [r7, #32]
}
 8007326:	bf00      	nop
 8007328:	bf00      	nop
 800732a:	e7fd      	b.n	8007328 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800732c:	4b19      	ldr	r3, [pc, #100]	@ (8007394 <xTimerGenericCommand+0x98>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d02a      	beq.n	800738a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2b05      	cmp	r3, #5
 8007344:	dc18      	bgt.n	8007378 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007346:	f7ff fead 	bl	80070a4 <xTaskGetSchedulerState>
 800734a:	4603      	mov	r3, r0
 800734c:	2b02      	cmp	r3, #2
 800734e:	d109      	bne.n	8007364 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007350:	4b10      	ldr	r3, [pc, #64]	@ (8007394 <xTimerGenericCommand+0x98>)
 8007352:	6818      	ldr	r0, [r3, #0]
 8007354:	f107 0110 	add.w	r1, r7, #16
 8007358:	2300      	movs	r3, #0
 800735a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800735c:	f7fe fc5a 	bl	8005c14 <xQueueGenericSend>
 8007360:	6278      	str	r0, [r7, #36]	@ 0x24
 8007362:	e012      	b.n	800738a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007364:	4b0b      	ldr	r3, [pc, #44]	@ (8007394 <xTimerGenericCommand+0x98>)
 8007366:	6818      	ldr	r0, [r3, #0]
 8007368:	f107 0110 	add.w	r1, r7, #16
 800736c:	2300      	movs	r3, #0
 800736e:	2200      	movs	r2, #0
 8007370:	f7fe fc50 	bl	8005c14 <xQueueGenericSend>
 8007374:	6278      	str	r0, [r7, #36]	@ 0x24
 8007376:	e008      	b.n	800738a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007378:	4b06      	ldr	r3, [pc, #24]	@ (8007394 <xTimerGenericCommand+0x98>)
 800737a:	6818      	ldr	r0, [r3, #0]
 800737c:	f107 0110 	add.w	r1, r7, #16
 8007380:	2300      	movs	r3, #0
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	f7fe fd48 	bl	8005e18 <xQueueGenericSendFromISR>
 8007388:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800738a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800738c:	4618      	mov	r0, r3
 800738e:	3728      	adds	r7, #40	@ 0x28
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	200010a4 	.word	0x200010a4

08007398 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b088      	sub	sp, #32
 800739c:	af02      	add	r7, sp, #8
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073a2:	4b23      	ldr	r3, [pc, #140]	@ (8007430 <prvProcessExpiredTimer+0x98>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	3304      	adds	r3, #4
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7fe fa73 	bl	800589c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073bc:	f003 0304 	and.w	r3, r3, #4
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d023      	beq.n	800740c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	699a      	ldr	r2, [r3, #24]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	18d1      	adds	r1, r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	6978      	ldr	r0, [r7, #20]
 80073d2:	f000 f8d5 	bl	8007580 <prvInsertTimerInActiveList>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d020      	beq.n	800741e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80073dc:	2300      	movs	r3, #0
 80073de:	9300      	str	r3, [sp, #0]
 80073e0:	2300      	movs	r3, #0
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	2100      	movs	r1, #0
 80073e6:	6978      	ldr	r0, [r7, #20]
 80073e8:	f7ff ff88 	bl	80072fc <xTimerGenericCommand>
 80073ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d114      	bne.n	800741e <prvProcessExpiredTimer+0x86>
	__asm volatile
 80073f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f8:	f383 8811 	msr	BASEPRI, r3
 80073fc:	f3bf 8f6f 	isb	sy
 8007400:	f3bf 8f4f 	dsb	sy
 8007404:	60fb      	str	r3, [r7, #12]
}
 8007406:	bf00      	nop
 8007408:	bf00      	nop
 800740a:	e7fd      	b.n	8007408 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007412:	f023 0301 	bic.w	r3, r3, #1
 8007416:	b2da      	uxtb	r2, r3
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	6a1b      	ldr	r3, [r3, #32]
 8007422:	6978      	ldr	r0, [r7, #20]
 8007424:	4798      	blx	r3
}
 8007426:	bf00      	nop
 8007428:	3718      	adds	r7, #24
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	2000109c 	.word	0x2000109c

08007434 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800743c:	f107 0308 	add.w	r3, r7, #8
 8007440:	4618      	mov	r0, r3
 8007442:	f000 f859 	bl	80074f8 <prvGetNextExpireTime>
 8007446:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	4619      	mov	r1, r3
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	f000 f805 	bl	800745c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007452:	f000 f8d7 	bl	8007604 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007456:	bf00      	nop
 8007458:	e7f0      	b.n	800743c <prvTimerTask+0x8>
	...

0800745c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007466:	f7ff fa29 	bl	80068bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800746a:	f107 0308 	add.w	r3, r7, #8
 800746e:	4618      	mov	r0, r3
 8007470:	f000 f866 	bl	8007540 <prvSampleTimeNow>
 8007474:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d130      	bne.n	80074de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10a      	bne.n	8007498 <prvProcessTimerOrBlockTask+0x3c>
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	429a      	cmp	r2, r3
 8007488:	d806      	bhi.n	8007498 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800748a:	f7ff fa25 	bl	80068d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800748e:	68f9      	ldr	r1, [r7, #12]
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7ff ff81 	bl	8007398 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007496:	e024      	b.n	80074e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d008      	beq.n	80074b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800749e:	4b13      	ldr	r3, [pc, #76]	@ (80074ec <prvProcessTimerOrBlockTask+0x90>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d101      	bne.n	80074ac <prvProcessTimerOrBlockTask+0x50>
 80074a8:	2301      	movs	r3, #1
 80074aa:	e000      	b.n	80074ae <prvProcessTimerOrBlockTask+0x52>
 80074ac:	2300      	movs	r3, #0
 80074ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80074b0:	4b0f      	ldr	r3, [pc, #60]	@ (80074f0 <prvProcessTimerOrBlockTask+0x94>)
 80074b2:	6818      	ldr	r0, [r3, #0]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	4619      	mov	r1, r3
 80074be:	f7fe ff65 	bl	800638c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80074c2:	f7ff fa09 	bl	80068d8 <xTaskResumeAll>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10a      	bne.n	80074e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80074cc:	4b09      	ldr	r3, [pc, #36]	@ (80074f4 <prvProcessTimerOrBlockTask+0x98>)
 80074ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	f3bf 8f4f 	dsb	sy
 80074d8:	f3bf 8f6f 	isb	sy
}
 80074dc:	e001      	b.n	80074e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80074de:	f7ff f9fb 	bl	80068d8 <xTaskResumeAll>
}
 80074e2:	bf00      	nop
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	200010a0 	.word	0x200010a0
 80074f0:	200010a4 	.word	0x200010a4
 80074f4:	e000ed04 	.word	0xe000ed04

080074f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007500:	4b0e      	ldr	r3, [pc, #56]	@ (800753c <prvGetNextExpireTime+0x44>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <prvGetNextExpireTime+0x16>
 800750a:	2201      	movs	r2, #1
 800750c:	e000      	b.n	8007510 <prvGetNextExpireTime+0x18>
 800750e:	2200      	movs	r2, #0
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d105      	bne.n	8007528 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800751c:	4b07      	ldr	r3, [pc, #28]	@ (800753c <prvGetNextExpireTime+0x44>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	60fb      	str	r3, [r7, #12]
 8007526:	e001      	b.n	800752c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007528:	2300      	movs	r3, #0
 800752a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800752c:	68fb      	ldr	r3, [r7, #12]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3714      	adds	r7, #20
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	2000109c 	.word	0x2000109c

08007540 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007548:	f7ff fa64 	bl	8006a14 <xTaskGetTickCount>
 800754c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800754e:	4b0b      	ldr	r3, [pc, #44]	@ (800757c <prvSampleTimeNow+0x3c>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	429a      	cmp	r2, r3
 8007556:	d205      	bcs.n	8007564 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007558:	f000 f93a 	bl	80077d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	601a      	str	r2, [r3, #0]
 8007562:	e002      	b.n	800756a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800756a:	4a04      	ldr	r2, [pc, #16]	@ (800757c <prvSampleTimeNow+0x3c>)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007570:	68fb      	ldr	r3, [r7, #12]
}
 8007572:	4618      	mov	r0, r3
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	200010ac 	.word	0x200010ac

08007580 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
 800758c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800758e:	2300      	movs	r3, #0
 8007590:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800759e:	68ba      	ldr	r2, [r7, #8]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d812      	bhi.n	80075cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	1ad2      	subs	r2, r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d302      	bcc.n	80075ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80075b4:	2301      	movs	r3, #1
 80075b6:	617b      	str	r3, [r7, #20]
 80075b8:	e01b      	b.n	80075f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80075ba:	4b10      	ldr	r3, [pc, #64]	@ (80075fc <prvInsertTimerInActiveList+0x7c>)
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	3304      	adds	r3, #4
 80075c2:	4619      	mov	r1, r3
 80075c4:	4610      	mov	r0, r2
 80075c6:	f7fe f930 	bl	800582a <vListInsert>
 80075ca:	e012      	b.n	80075f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d206      	bcs.n	80075e2 <prvInsertTimerInActiveList+0x62>
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d302      	bcc.n	80075e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80075dc:	2301      	movs	r3, #1
 80075de:	617b      	str	r3, [r7, #20]
 80075e0:	e007      	b.n	80075f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80075e2:	4b07      	ldr	r3, [pc, #28]	@ (8007600 <prvInsertTimerInActiveList+0x80>)
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	3304      	adds	r3, #4
 80075ea:	4619      	mov	r1, r3
 80075ec:	4610      	mov	r0, r2
 80075ee:	f7fe f91c 	bl	800582a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80075f2:	697b      	ldr	r3, [r7, #20]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3718      	adds	r7, #24
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	200010a0 	.word	0x200010a0
 8007600:	2000109c 	.word	0x2000109c

08007604 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b08e      	sub	sp, #56	@ 0x38
 8007608:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800760a:	e0ce      	b.n	80077aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	da19      	bge.n	8007646 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007612:	1d3b      	adds	r3, r7, #4
 8007614:	3304      	adds	r3, #4
 8007616:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10b      	bne.n	8007636 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800761e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	61fb      	str	r3, [r7, #28]
}
 8007630:	bf00      	nop
 8007632:	bf00      	nop
 8007634:	e7fd      	b.n	8007632 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800763c:	6850      	ldr	r0, [r2, #4]
 800763e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007640:	6892      	ldr	r2, [r2, #8]
 8007642:	4611      	mov	r1, r2
 8007644:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	f2c0 80ae 	blt.w	80077aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d004      	beq.n	8007664 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800765a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800765c:	3304      	adds	r3, #4
 800765e:	4618      	mov	r0, r3
 8007660:	f7fe f91c 	bl	800589c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007664:	463b      	mov	r3, r7
 8007666:	4618      	mov	r0, r3
 8007668:	f7ff ff6a 	bl	8007540 <prvSampleTimeNow>
 800766c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2b09      	cmp	r3, #9
 8007672:	f200 8097 	bhi.w	80077a4 <prvProcessReceivedCommands+0x1a0>
 8007676:	a201      	add	r2, pc, #4	@ (adr r2, 800767c <prvProcessReceivedCommands+0x78>)
 8007678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800767c:	080076a5 	.word	0x080076a5
 8007680:	080076a5 	.word	0x080076a5
 8007684:	080076a5 	.word	0x080076a5
 8007688:	0800771b 	.word	0x0800771b
 800768c:	0800772f 	.word	0x0800772f
 8007690:	0800777b 	.word	0x0800777b
 8007694:	080076a5 	.word	0x080076a5
 8007698:	080076a5 	.word	0x080076a5
 800769c:	0800771b 	.word	0x0800771b
 80076a0:	0800772f 	.word	0x0800772f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80076a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076aa:	f043 0301 	orr.w	r3, r3, #1
 80076ae:	b2da      	uxtb	r2, r3
 80076b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80076b6:	68ba      	ldr	r2, [r7, #8]
 80076b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	18d1      	adds	r1, r2, r3
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076c4:	f7ff ff5c 	bl	8007580 <prvInsertTimerInActiveList>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d06c      	beq.n	80077a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80076d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076dc:	f003 0304 	and.w	r3, r3, #4
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d061      	beq.n	80077a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	441a      	add	r2, r3
 80076ec:	2300      	movs	r3, #0
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	2300      	movs	r3, #0
 80076f2:	2100      	movs	r1, #0
 80076f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076f6:	f7ff fe01 	bl	80072fc <xTimerGenericCommand>
 80076fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80076fc:	6a3b      	ldr	r3, [r7, #32]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d152      	bne.n	80077a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	61bb      	str	r3, [r7, #24]
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop
 8007718:	e7fd      	b.n	8007716 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800771a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800771c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007720:	f023 0301 	bic.w	r3, r3, #1
 8007724:	b2da      	uxtb	r2, r3
 8007726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007728:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800772c:	e03d      	b.n	80077aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800772e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007730:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007734:	f043 0301 	orr.w	r3, r3, #1
 8007738:	b2da      	uxtb	r2, r3
 800773a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007740:	68ba      	ldr	r2, [r7, #8]
 8007742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007744:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007748:	699b      	ldr	r3, [r3, #24]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10b      	bne.n	8007766 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	617b      	str	r3, [r7, #20]
}
 8007760:	bf00      	nop
 8007762:	bf00      	nop
 8007764:	e7fd      	b.n	8007762 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007768:	699a      	ldr	r2, [r3, #24]
 800776a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776c:	18d1      	adds	r1, r2, r3
 800776e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007772:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007774:	f7ff ff04 	bl	8007580 <prvInsertTimerInActiveList>
					break;
 8007778:	e017      	b.n	80077aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800777a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b00      	cmp	r3, #0
 8007786:	d103      	bne.n	8007790 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007788:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800778a:	f000 fbe5 	bl	8007f58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800778e:	e00c      	b.n	80077aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007792:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007796:	f023 0301 	bic.w	r3, r3, #1
 800779a:	b2da      	uxtb	r2, r3
 800779c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80077a2:	e002      	b.n	80077aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80077a4:	bf00      	nop
 80077a6:	e000      	b.n	80077aa <prvProcessReceivedCommands+0x1a6>
					break;
 80077a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077aa:	4b08      	ldr	r3, [pc, #32]	@ (80077cc <prvProcessReceivedCommands+0x1c8>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	1d39      	adds	r1, r7, #4
 80077b0:	2200      	movs	r2, #0
 80077b2:	4618      	mov	r0, r3
 80077b4:	f7fe fbce 	bl	8005f54 <xQueueReceive>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f47f af26 	bne.w	800760c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80077c0:	bf00      	nop
 80077c2:	bf00      	nop
 80077c4:	3730      	adds	r7, #48	@ 0x30
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	200010a4 	.word	0x200010a4

080077d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b088      	sub	sp, #32
 80077d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80077d6:	e049      	b.n	800786c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077d8:	4b2e      	ldr	r3, [pc, #184]	@ (8007894 <prvSwitchTimerLists+0xc4>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077e2:	4b2c      	ldr	r3, [pc, #176]	@ (8007894 <prvSwitchTimerLists+0xc4>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	68db      	ldr	r3, [r3, #12]
 80077ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	3304      	adds	r3, #4
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7fe f853 	bl	800589c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	68f8      	ldr	r0, [r7, #12]
 80077fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007804:	f003 0304 	and.w	r3, r3, #4
 8007808:	2b00      	cmp	r3, #0
 800780a:	d02f      	beq.n	800786c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	4413      	add	r3, r2
 8007814:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007816:	68ba      	ldr	r2, [r7, #8]
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	429a      	cmp	r2, r3
 800781c:	d90e      	bls.n	800783c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	68ba      	ldr	r2, [r7, #8]
 8007822:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800782a:	4b1a      	ldr	r3, [pc, #104]	@ (8007894 <prvSwitchTimerLists+0xc4>)
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	3304      	adds	r3, #4
 8007832:	4619      	mov	r1, r3
 8007834:	4610      	mov	r0, r2
 8007836:	f7fd fff8 	bl	800582a <vListInsert>
 800783a:	e017      	b.n	800786c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800783c:	2300      	movs	r3, #0
 800783e:	9300      	str	r3, [sp, #0]
 8007840:	2300      	movs	r3, #0
 8007842:	693a      	ldr	r2, [r7, #16]
 8007844:	2100      	movs	r1, #0
 8007846:	68f8      	ldr	r0, [r7, #12]
 8007848:	f7ff fd58 	bl	80072fc <xTimerGenericCommand>
 800784c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d10b      	bne.n	800786c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007858:	f383 8811 	msr	BASEPRI, r3
 800785c:	f3bf 8f6f 	isb	sy
 8007860:	f3bf 8f4f 	dsb	sy
 8007864:	603b      	str	r3, [r7, #0]
}
 8007866:	bf00      	nop
 8007868:	bf00      	nop
 800786a:	e7fd      	b.n	8007868 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800786c:	4b09      	ldr	r3, [pc, #36]	@ (8007894 <prvSwitchTimerLists+0xc4>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1b0      	bne.n	80077d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007876:	4b07      	ldr	r3, [pc, #28]	@ (8007894 <prvSwitchTimerLists+0xc4>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800787c:	4b06      	ldr	r3, [pc, #24]	@ (8007898 <prvSwitchTimerLists+0xc8>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a04      	ldr	r2, [pc, #16]	@ (8007894 <prvSwitchTimerLists+0xc4>)
 8007882:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007884:	4a04      	ldr	r2, [pc, #16]	@ (8007898 <prvSwitchTimerLists+0xc8>)
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	6013      	str	r3, [r2, #0]
}
 800788a:	bf00      	nop
 800788c:	3718      	adds	r7, #24
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	2000109c 	.word	0x2000109c
 8007898:	200010a0 	.word	0x200010a0

0800789c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80078a2:	f000 f969 	bl	8007b78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80078a6:	4b15      	ldr	r3, [pc, #84]	@ (80078fc <prvCheckForValidListAndQueue+0x60>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d120      	bne.n	80078f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80078ae:	4814      	ldr	r0, [pc, #80]	@ (8007900 <prvCheckForValidListAndQueue+0x64>)
 80078b0:	f7fd ff6a 	bl	8005788 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80078b4:	4813      	ldr	r0, [pc, #76]	@ (8007904 <prvCheckForValidListAndQueue+0x68>)
 80078b6:	f7fd ff67 	bl	8005788 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80078ba:	4b13      	ldr	r3, [pc, #76]	@ (8007908 <prvCheckForValidListAndQueue+0x6c>)
 80078bc:	4a10      	ldr	r2, [pc, #64]	@ (8007900 <prvCheckForValidListAndQueue+0x64>)
 80078be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80078c0:	4b12      	ldr	r3, [pc, #72]	@ (800790c <prvCheckForValidListAndQueue+0x70>)
 80078c2:	4a10      	ldr	r2, [pc, #64]	@ (8007904 <prvCheckForValidListAndQueue+0x68>)
 80078c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80078c6:	2300      	movs	r3, #0
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	4b11      	ldr	r3, [pc, #68]	@ (8007910 <prvCheckForValidListAndQueue+0x74>)
 80078cc:	4a11      	ldr	r2, [pc, #68]	@ (8007914 <prvCheckForValidListAndQueue+0x78>)
 80078ce:	2110      	movs	r1, #16
 80078d0:	200a      	movs	r0, #10
 80078d2:	f7fe f877 	bl	80059c4 <xQueueGenericCreateStatic>
 80078d6:	4603      	mov	r3, r0
 80078d8:	4a08      	ldr	r2, [pc, #32]	@ (80078fc <prvCheckForValidListAndQueue+0x60>)
 80078da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80078dc:	4b07      	ldr	r3, [pc, #28]	@ (80078fc <prvCheckForValidListAndQueue+0x60>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d005      	beq.n	80078f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80078e4:	4b05      	ldr	r3, [pc, #20]	@ (80078fc <prvCheckForValidListAndQueue+0x60>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	490b      	ldr	r1, [pc, #44]	@ (8007918 <prvCheckForValidListAndQueue+0x7c>)
 80078ea:	4618      	mov	r0, r3
 80078ec:	f7fe fd24 	bl	8006338 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80078f0:	f000 f974 	bl	8007bdc <vPortExitCritical>
}
 80078f4:	bf00      	nop
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	200010a4 	.word	0x200010a4
 8007900:	20001074 	.word	0x20001074
 8007904:	20001088 	.word	0x20001088
 8007908:	2000109c 	.word	0x2000109c
 800790c:	200010a0 	.word	0x200010a0
 8007910:	20001150 	.word	0x20001150
 8007914:	200010b0 	.word	0x200010b0
 8007918:	08008f0c 	.word	0x08008f0c

0800791c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	3b04      	subs	r3, #4
 800792c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007934:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	3b04      	subs	r3, #4
 800793a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f023 0201 	bic.w	r2, r3, #1
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	3b04      	subs	r3, #4
 800794a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800794c:	4a0c      	ldr	r2, [pc, #48]	@ (8007980 <pxPortInitialiseStack+0x64>)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	3b14      	subs	r3, #20
 8007956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	3b04      	subs	r3, #4
 8007962:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f06f 0202 	mvn.w	r2, #2
 800796a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	3b20      	subs	r3, #32
 8007970:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007972:	68fb      	ldr	r3, [r7, #12]
}
 8007974:	4618      	mov	r0, r3
 8007976:	3714      	adds	r7, #20
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr
 8007980:	08007985 	.word	0x08007985

08007984 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007984:	b480      	push	{r7}
 8007986:	b085      	sub	sp, #20
 8007988:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800798a:	2300      	movs	r3, #0
 800798c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800798e:	4b13      	ldr	r3, [pc, #76]	@ (80079dc <prvTaskExitError+0x58>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007996:	d00b      	beq.n	80079b0 <prvTaskExitError+0x2c>
	__asm volatile
 8007998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799c:	f383 8811 	msr	BASEPRI, r3
 80079a0:	f3bf 8f6f 	isb	sy
 80079a4:	f3bf 8f4f 	dsb	sy
 80079a8:	60fb      	str	r3, [r7, #12]
}
 80079aa:	bf00      	nop
 80079ac:	bf00      	nop
 80079ae:	e7fd      	b.n	80079ac <prvTaskExitError+0x28>
	__asm volatile
 80079b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b4:	f383 8811 	msr	BASEPRI, r3
 80079b8:	f3bf 8f6f 	isb	sy
 80079bc:	f3bf 8f4f 	dsb	sy
 80079c0:	60bb      	str	r3, [r7, #8]
}
 80079c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80079c4:	bf00      	nop
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d0fc      	beq.n	80079c6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80079cc:	bf00      	nop
 80079ce:	bf00      	nop
 80079d0:	3714      	adds	r7, #20
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	2000000c 	.word	0x2000000c

080079e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80079e0:	4b07      	ldr	r3, [pc, #28]	@ (8007a00 <pxCurrentTCBConst2>)
 80079e2:	6819      	ldr	r1, [r3, #0]
 80079e4:	6808      	ldr	r0, [r1, #0]
 80079e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ea:	f380 8809 	msr	PSP, r0
 80079ee:	f3bf 8f6f 	isb	sy
 80079f2:	f04f 0000 	mov.w	r0, #0
 80079f6:	f380 8811 	msr	BASEPRI, r0
 80079fa:	4770      	bx	lr
 80079fc:	f3af 8000 	nop.w

08007a00 <pxCurrentTCBConst2>:
 8007a00:	20000b74 	.word	0x20000b74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a04:	bf00      	nop
 8007a06:	bf00      	nop

08007a08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007a08:	4808      	ldr	r0, [pc, #32]	@ (8007a2c <prvPortStartFirstTask+0x24>)
 8007a0a:	6800      	ldr	r0, [r0, #0]
 8007a0c:	6800      	ldr	r0, [r0, #0]
 8007a0e:	f380 8808 	msr	MSP, r0
 8007a12:	f04f 0000 	mov.w	r0, #0
 8007a16:	f380 8814 	msr	CONTROL, r0
 8007a1a:	b662      	cpsie	i
 8007a1c:	b661      	cpsie	f
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	f3bf 8f6f 	isb	sy
 8007a26:	df00      	svc	0
 8007a28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a2a:	bf00      	nop
 8007a2c:	e000ed08 	.word	0xe000ed08

08007a30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007a36:	4b47      	ldr	r3, [pc, #284]	@ (8007b54 <xPortStartScheduler+0x124>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a47      	ldr	r2, [pc, #284]	@ (8007b58 <xPortStartScheduler+0x128>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d10b      	bne.n	8007a58 <xPortStartScheduler+0x28>
	__asm volatile
 8007a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a44:	f383 8811 	msr	BASEPRI, r3
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	f3bf 8f4f 	dsb	sy
 8007a50:	60fb      	str	r3, [r7, #12]
}
 8007a52:	bf00      	nop
 8007a54:	bf00      	nop
 8007a56:	e7fd      	b.n	8007a54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007a58:	4b3e      	ldr	r3, [pc, #248]	@ (8007b54 <xPortStartScheduler+0x124>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a3f      	ldr	r2, [pc, #252]	@ (8007b5c <xPortStartScheduler+0x12c>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d10b      	bne.n	8007a7a <xPortStartScheduler+0x4a>
	__asm volatile
 8007a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a66:	f383 8811 	msr	BASEPRI, r3
 8007a6a:	f3bf 8f6f 	isb	sy
 8007a6e:	f3bf 8f4f 	dsb	sy
 8007a72:	613b      	str	r3, [r7, #16]
}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop
 8007a78:	e7fd      	b.n	8007a76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007a7a:	4b39      	ldr	r3, [pc, #228]	@ (8007b60 <xPortStartScheduler+0x130>)
 8007a7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	22ff      	movs	r2, #255	@ 0xff
 8007a8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	b2db      	uxtb	r3, r3
 8007a92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007a94:	78fb      	ldrb	r3, [r7, #3]
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	4b31      	ldr	r3, [pc, #196]	@ (8007b64 <xPortStartScheduler+0x134>)
 8007aa0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007aa2:	4b31      	ldr	r3, [pc, #196]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007aa4:	2207      	movs	r2, #7
 8007aa6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007aa8:	e009      	b.n	8007abe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	4a2d      	ldr	r2, [pc, #180]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007ab2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ab4:	78fb      	ldrb	r3, [r7, #3]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	005b      	lsls	r3, r3, #1
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007abe:	78fb      	ldrb	r3, [r7, #3]
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ac6:	2b80      	cmp	r3, #128	@ 0x80
 8007ac8:	d0ef      	beq.n	8007aaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007aca:	4b27      	ldr	r3, [pc, #156]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f1c3 0307 	rsb	r3, r3, #7
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d00b      	beq.n	8007aee <xPortStartScheduler+0xbe>
	__asm volatile
 8007ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ada:	f383 8811 	msr	BASEPRI, r3
 8007ade:	f3bf 8f6f 	isb	sy
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	60bb      	str	r3, [r7, #8]
}
 8007ae8:	bf00      	nop
 8007aea:	bf00      	nop
 8007aec:	e7fd      	b.n	8007aea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007aee:	4b1e      	ldr	r3, [pc, #120]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	021b      	lsls	r3, r3, #8
 8007af4:	4a1c      	ldr	r2, [pc, #112]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007af6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007af8:	4b1b      	ldr	r3, [pc, #108]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b00:	4a19      	ldr	r2, [pc, #100]	@ (8007b68 <xPortStartScheduler+0x138>)
 8007b02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	b2da      	uxtb	r2, r3
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b0c:	4b17      	ldr	r3, [pc, #92]	@ (8007b6c <xPortStartScheduler+0x13c>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a16      	ldr	r2, [pc, #88]	@ (8007b6c <xPortStartScheduler+0x13c>)
 8007b12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b18:	4b14      	ldr	r3, [pc, #80]	@ (8007b6c <xPortStartScheduler+0x13c>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a13      	ldr	r2, [pc, #76]	@ (8007b6c <xPortStartScheduler+0x13c>)
 8007b1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007b22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b24:	f000 f8da 	bl	8007cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b28:	4b11      	ldr	r3, [pc, #68]	@ (8007b70 <xPortStartScheduler+0x140>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007b2e:	f000 f8f9 	bl	8007d24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007b32:	4b10      	ldr	r3, [pc, #64]	@ (8007b74 <xPortStartScheduler+0x144>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a0f      	ldr	r2, [pc, #60]	@ (8007b74 <xPortStartScheduler+0x144>)
 8007b38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007b3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b3e:	f7ff ff63 	bl	8007a08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007b42:	f7ff f831 	bl	8006ba8 <vTaskSwitchContext>
	prvTaskExitError();
 8007b46:	f7ff ff1d 	bl	8007984 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007b4a:	2300      	movs	r3, #0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3718      	adds	r7, #24
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	e000ed00 	.word	0xe000ed00
 8007b58:	410fc271 	.word	0x410fc271
 8007b5c:	410fc270 	.word	0x410fc270
 8007b60:	e000e400 	.word	0xe000e400
 8007b64:	200011a0 	.word	0x200011a0
 8007b68:	200011a4 	.word	0x200011a4
 8007b6c:	e000ed20 	.word	0xe000ed20
 8007b70:	2000000c 	.word	0x2000000c
 8007b74:	e000ef34 	.word	0xe000ef34

08007b78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	607b      	str	r3, [r7, #4]
}
 8007b90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007b92:	4b10      	ldr	r3, [pc, #64]	@ (8007bd4 <vPortEnterCritical+0x5c>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	3301      	adds	r3, #1
 8007b98:	4a0e      	ldr	r2, [pc, #56]	@ (8007bd4 <vPortEnterCritical+0x5c>)
 8007b9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd4 <vPortEnterCritical+0x5c>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d110      	bne.n	8007bc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd8 <vPortEnterCritical+0x60>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d00b      	beq.n	8007bc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb2:	f383 8811 	msr	BASEPRI, r3
 8007bb6:	f3bf 8f6f 	isb	sy
 8007bba:	f3bf 8f4f 	dsb	sy
 8007bbe:	603b      	str	r3, [r7, #0]
}
 8007bc0:	bf00      	nop
 8007bc2:	bf00      	nop
 8007bc4:	e7fd      	b.n	8007bc2 <vPortEnterCritical+0x4a>
	}
}
 8007bc6:	bf00      	nop
 8007bc8:	370c      	adds	r7, #12
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop
 8007bd4:	2000000c 	.word	0x2000000c
 8007bd8:	e000ed04 	.word	0xe000ed04

08007bdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007be2:	4b12      	ldr	r3, [pc, #72]	@ (8007c2c <vPortExitCritical+0x50>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d10b      	bne.n	8007c02 <vPortExitCritical+0x26>
	__asm volatile
 8007bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bee:	f383 8811 	msr	BASEPRI, r3
 8007bf2:	f3bf 8f6f 	isb	sy
 8007bf6:	f3bf 8f4f 	dsb	sy
 8007bfa:	607b      	str	r3, [r7, #4]
}
 8007bfc:	bf00      	nop
 8007bfe:	bf00      	nop
 8007c00:	e7fd      	b.n	8007bfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c02:	4b0a      	ldr	r3, [pc, #40]	@ (8007c2c <vPortExitCritical+0x50>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	3b01      	subs	r3, #1
 8007c08:	4a08      	ldr	r2, [pc, #32]	@ (8007c2c <vPortExitCritical+0x50>)
 8007c0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c0c:	4b07      	ldr	r3, [pc, #28]	@ (8007c2c <vPortExitCritical+0x50>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d105      	bne.n	8007c20 <vPortExitCritical+0x44>
 8007c14:	2300      	movs	r3, #0
 8007c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	f383 8811 	msr	BASEPRI, r3
}
 8007c1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr
 8007c2c:	2000000c 	.word	0x2000000c

08007c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c30:	f3ef 8009 	mrs	r0, PSP
 8007c34:	f3bf 8f6f 	isb	sy
 8007c38:	4b15      	ldr	r3, [pc, #84]	@ (8007c90 <pxCurrentTCBConst>)
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	f01e 0f10 	tst.w	lr, #16
 8007c40:	bf08      	it	eq
 8007c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c4a:	6010      	str	r0, [r2, #0]
 8007c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007c50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007c54:	f380 8811 	msr	BASEPRI, r0
 8007c58:	f3bf 8f4f 	dsb	sy
 8007c5c:	f3bf 8f6f 	isb	sy
 8007c60:	f7fe ffa2 	bl	8006ba8 <vTaskSwitchContext>
 8007c64:	f04f 0000 	mov.w	r0, #0
 8007c68:	f380 8811 	msr	BASEPRI, r0
 8007c6c:	bc09      	pop	{r0, r3}
 8007c6e:	6819      	ldr	r1, [r3, #0]
 8007c70:	6808      	ldr	r0, [r1, #0]
 8007c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c76:	f01e 0f10 	tst.w	lr, #16
 8007c7a:	bf08      	it	eq
 8007c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007c80:	f380 8809 	msr	PSP, r0
 8007c84:	f3bf 8f6f 	isb	sy
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	f3af 8000 	nop.w

08007c90 <pxCurrentTCBConst>:
 8007c90:	20000b74 	.word	0x20000b74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007c94:	bf00      	nop
 8007c96:	bf00      	nop

08007c98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	607b      	str	r3, [r7, #4]
}
 8007cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007cb2:	f7fe febf 	bl	8006a34 <xTaskIncrementTick>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d003      	beq.n	8007cc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007cbc:	4b06      	ldr	r3, [pc, #24]	@ (8007cd8 <xPortSysTickHandler+0x40>)
 8007cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	f383 8811 	msr	BASEPRI, r3
}
 8007cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007cd0:	bf00      	nop
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	e000ed04 	.word	0xe000ed04

08007cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007cdc:	b480      	push	{r7}
 8007cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8007d10 <vPortSetupTimerInterrupt+0x34>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8007d14 <vPortSetupTimerInterrupt+0x38>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007cec:	4b0a      	ldr	r3, [pc, #40]	@ (8007d18 <vPortSetupTimerInterrupt+0x3c>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8007d1c <vPortSetupTimerInterrupt+0x40>)
 8007cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf6:	099b      	lsrs	r3, r3, #6
 8007cf8:	4a09      	ldr	r2, [pc, #36]	@ (8007d20 <vPortSetupTimerInterrupt+0x44>)
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007cfe:	4b04      	ldr	r3, [pc, #16]	@ (8007d10 <vPortSetupTimerInterrupt+0x34>)
 8007d00:	2207      	movs	r2, #7
 8007d02:	601a      	str	r2, [r3, #0]
}
 8007d04:	bf00      	nop
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	e000e010 	.word	0xe000e010
 8007d14:	e000e018 	.word	0xe000e018
 8007d18:	20000000 	.word	0x20000000
 8007d1c:	10624dd3 	.word	0x10624dd3
 8007d20:	e000e014 	.word	0xe000e014

08007d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007d24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007d34 <vPortEnableVFP+0x10>
 8007d28:	6801      	ldr	r1, [r0, #0]
 8007d2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007d2e:	6001      	str	r1, [r0, #0]
 8007d30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007d32:	bf00      	nop
 8007d34:	e000ed88 	.word	0xe000ed88

08007d38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d3e:	f3ef 8305 	mrs	r3, IPSR
 8007d42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2b0f      	cmp	r3, #15
 8007d48:	d915      	bls.n	8007d76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d4a:	4a18      	ldr	r2, [pc, #96]	@ (8007dac <vPortValidateInterruptPriority+0x74>)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	4413      	add	r3, r2
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d54:	4b16      	ldr	r3, [pc, #88]	@ (8007db0 <vPortValidateInterruptPriority+0x78>)
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	7afa      	ldrb	r2, [r7, #11]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d20b      	bcs.n	8007d76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d62:	f383 8811 	msr	BASEPRI, r3
 8007d66:	f3bf 8f6f 	isb	sy
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	607b      	str	r3, [r7, #4]
}
 8007d70:	bf00      	nop
 8007d72:	bf00      	nop
 8007d74:	e7fd      	b.n	8007d72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d76:	4b0f      	ldr	r3, [pc, #60]	@ (8007db4 <vPortValidateInterruptPriority+0x7c>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8007db8 <vPortValidateInterruptPriority+0x80>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d90b      	bls.n	8007d9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8a:	f383 8811 	msr	BASEPRI, r3
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	f3bf 8f4f 	dsb	sy
 8007d96:	603b      	str	r3, [r7, #0]
}
 8007d98:	bf00      	nop
 8007d9a:	bf00      	nop
 8007d9c:	e7fd      	b.n	8007d9a <vPortValidateInterruptPriority+0x62>
	}
 8007d9e:	bf00      	nop
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	e000e3f0 	.word	0xe000e3f0
 8007db0:	200011a0 	.word	0x200011a0
 8007db4:	e000ed0c 	.word	0xe000ed0c
 8007db8:	200011a4 	.word	0x200011a4

08007dbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b08a      	sub	sp, #40	@ 0x28
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007dc8:	f7fe fd78 	bl	80068bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007dcc:	4b5c      	ldr	r3, [pc, #368]	@ (8007f40 <pvPortMalloc+0x184>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d101      	bne.n	8007dd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007dd4:	f000 f924 	bl	8008020 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007dd8:	4b5a      	ldr	r3, [pc, #360]	@ (8007f44 <pvPortMalloc+0x188>)
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4013      	ands	r3, r2
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f040 8095 	bne.w	8007f10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d01e      	beq.n	8007e2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007dec:	2208      	movs	r2, #8
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4413      	add	r3, r2
 8007df2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f003 0307 	and.w	r3, r3, #7
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d015      	beq.n	8007e2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f023 0307 	bic.w	r3, r3, #7
 8007e04:	3308      	adds	r3, #8
 8007e06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f003 0307 	and.w	r3, r3, #7
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00b      	beq.n	8007e2a <pvPortMalloc+0x6e>
	__asm volatile
 8007e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	617b      	str	r3, [r7, #20]
}
 8007e24:	bf00      	nop
 8007e26:	bf00      	nop
 8007e28:	e7fd      	b.n	8007e26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d06f      	beq.n	8007f10 <pvPortMalloc+0x154>
 8007e30:	4b45      	ldr	r3, [pc, #276]	@ (8007f48 <pvPortMalloc+0x18c>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d86a      	bhi.n	8007f10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e3a:	4b44      	ldr	r3, [pc, #272]	@ (8007f4c <pvPortMalloc+0x190>)
 8007e3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e3e:	4b43      	ldr	r3, [pc, #268]	@ (8007f4c <pvPortMalloc+0x190>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e44:	e004      	b.n	8007e50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d903      	bls.n	8007e62 <pvPortMalloc+0xa6>
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1f1      	bne.n	8007e46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e62:	4b37      	ldr	r3, [pc, #220]	@ (8007f40 <pvPortMalloc+0x184>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d051      	beq.n	8007f10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2208      	movs	r2, #8
 8007e72:	4413      	add	r3, r2
 8007e74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	6a3b      	ldr	r3, [r7, #32]
 8007e7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e80:	685a      	ldr	r2, [r3, #4]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	1ad2      	subs	r2, r2, r3
 8007e86:	2308      	movs	r3, #8
 8007e88:	005b      	lsls	r3, r3, #1
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d920      	bls.n	8007ed0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007e8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4413      	add	r3, r2
 8007e94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	f003 0307 	and.w	r3, r3, #7
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d00b      	beq.n	8007eb8 <pvPortMalloc+0xfc>
	__asm volatile
 8007ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea4:	f383 8811 	msr	BASEPRI, r3
 8007ea8:	f3bf 8f6f 	isb	sy
 8007eac:	f3bf 8f4f 	dsb	sy
 8007eb0:	613b      	str	r3, [r7, #16]
}
 8007eb2:	bf00      	nop
 8007eb4:	bf00      	nop
 8007eb6:	e7fd      	b.n	8007eb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	1ad2      	subs	r2, r2, r3
 8007ec0:	69bb      	ldr	r3, [r7, #24]
 8007ec2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007eca:	69b8      	ldr	r0, [r7, #24]
 8007ecc:	f000 f90a 	bl	80080e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8007f48 <pvPortMalloc+0x18c>)
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	1ad3      	subs	r3, r2, r3
 8007eda:	4a1b      	ldr	r2, [pc, #108]	@ (8007f48 <pvPortMalloc+0x18c>)
 8007edc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007ede:	4b1a      	ldr	r3, [pc, #104]	@ (8007f48 <pvPortMalloc+0x18c>)
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8007f50 <pvPortMalloc+0x194>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d203      	bcs.n	8007ef2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007eea:	4b17      	ldr	r3, [pc, #92]	@ (8007f48 <pvPortMalloc+0x18c>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a18      	ldr	r2, [pc, #96]	@ (8007f50 <pvPortMalloc+0x194>)
 8007ef0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef4:	685a      	ldr	r2, [r3, #4]
 8007ef6:	4b13      	ldr	r3, [pc, #76]	@ (8007f44 <pvPortMalloc+0x188>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	431a      	orrs	r2, r3
 8007efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f02:	2200      	movs	r2, #0
 8007f04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007f06:	4b13      	ldr	r3, [pc, #76]	@ (8007f54 <pvPortMalloc+0x198>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	4a11      	ldr	r2, [pc, #68]	@ (8007f54 <pvPortMalloc+0x198>)
 8007f0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f10:	f7fe fce2 	bl	80068d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	f003 0307 	and.w	r3, r3, #7
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00b      	beq.n	8007f36 <pvPortMalloc+0x17a>
	__asm volatile
 8007f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	60fb      	str	r3, [r7, #12]
}
 8007f30:	bf00      	nop
 8007f32:	bf00      	nop
 8007f34:	e7fd      	b.n	8007f32 <pvPortMalloc+0x176>
	return pvReturn;
 8007f36:	69fb      	ldr	r3, [r7, #28]
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3728      	adds	r7, #40	@ 0x28
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	20004db0 	.word	0x20004db0
 8007f44:	20004dc4 	.word	0x20004dc4
 8007f48:	20004db4 	.word	0x20004db4
 8007f4c:	20004da8 	.word	0x20004da8
 8007f50:	20004db8 	.word	0x20004db8
 8007f54:	20004dbc 	.word	0x20004dbc

08007f58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b086      	sub	sp, #24
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d04f      	beq.n	800800a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f6a:	2308      	movs	r3, #8
 8007f6c:	425b      	negs	r3, r3
 8007f6e:	697a      	ldr	r2, [r7, #20]
 8007f70:	4413      	add	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	685a      	ldr	r2, [r3, #4]
 8007f7c:	4b25      	ldr	r3, [pc, #148]	@ (8008014 <vPortFree+0xbc>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4013      	ands	r3, r2
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d10b      	bne.n	8007f9e <vPortFree+0x46>
	__asm volatile
 8007f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	60fb      	str	r3, [r7, #12]
}
 8007f98:	bf00      	nop
 8007f9a:	bf00      	nop
 8007f9c:	e7fd      	b.n	8007f9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00b      	beq.n	8007fbe <vPortFree+0x66>
	__asm volatile
 8007fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007faa:	f383 8811 	msr	BASEPRI, r3
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f3bf 8f4f 	dsb	sy
 8007fb6:	60bb      	str	r3, [r7, #8]
}
 8007fb8:	bf00      	nop
 8007fba:	bf00      	nop
 8007fbc:	e7fd      	b.n	8007fba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	685a      	ldr	r2, [r3, #4]
 8007fc2:	4b14      	ldr	r3, [pc, #80]	@ (8008014 <vPortFree+0xbc>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d01e      	beq.n	800800a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d11a      	bne.n	800800a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	685a      	ldr	r2, [r3, #4]
 8007fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8008014 <vPortFree+0xbc>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	43db      	mvns	r3, r3
 8007fde:	401a      	ands	r2, r3
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007fe4:	f7fe fc6a 	bl	80068bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	685a      	ldr	r2, [r3, #4]
 8007fec:	4b0a      	ldr	r3, [pc, #40]	@ (8008018 <vPortFree+0xc0>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	4a09      	ldr	r2, [pc, #36]	@ (8008018 <vPortFree+0xc0>)
 8007ff4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007ff6:	6938      	ldr	r0, [r7, #16]
 8007ff8:	f000 f874 	bl	80080e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007ffc:	4b07      	ldr	r3, [pc, #28]	@ (800801c <vPortFree+0xc4>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3301      	adds	r3, #1
 8008002:	4a06      	ldr	r2, [pc, #24]	@ (800801c <vPortFree+0xc4>)
 8008004:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008006:	f7fe fc67 	bl	80068d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800800a:	bf00      	nop
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	20004dc4 	.word	0x20004dc4
 8008018:	20004db4 	.word	0x20004db4
 800801c:	20004dc0 	.word	0x20004dc0

08008020 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008026:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800802a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800802c:	4b27      	ldr	r3, [pc, #156]	@ (80080cc <prvHeapInit+0xac>)
 800802e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f003 0307 	and.w	r3, r3, #7
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00c      	beq.n	8008054 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	3307      	adds	r3, #7
 800803e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f023 0307 	bic.w	r3, r3, #7
 8008046:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008048:	68ba      	ldr	r2, [r7, #8]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	1ad3      	subs	r3, r2, r3
 800804e:	4a1f      	ldr	r2, [pc, #124]	@ (80080cc <prvHeapInit+0xac>)
 8008050:	4413      	add	r3, r2
 8008052:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008058:	4a1d      	ldr	r2, [pc, #116]	@ (80080d0 <prvHeapInit+0xb0>)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800805e:	4b1c      	ldr	r3, [pc, #112]	@ (80080d0 <prvHeapInit+0xb0>)
 8008060:	2200      	movs	r2, #0
 8008062:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	68ba      	ldr	r2, [r7, #8]
 8008068:	4413      	add	r3, r2
 800806a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800806c:	2208      	movs	r2, #8
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	1a9b      	subs	r3, r3, r2
 8008072:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f023 0307 	bic.w	r3, r3, #7
 800807a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	4a15      	ldr	r2, [pc, #84]	@ (80080d4 <prvHeapInit+0xb4>)
 8008080:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008082:	4b14      	ldr	r3, [pc, #80]	@ (80080d4 <prvHeapInit+0xb4>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2200      	movs	r2, #0
 8008088:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800808a:	4b12      	ldr	r3, [pc, #72]	@ (80080d4 <prvHeapInit+0xb4>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2200      	movs	r2, #0
 8008090:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	1ad2      	subs	r2, r2, r3
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80080a0:	4b0c      	ldr	r3, [pc, #48]	@ (80080d4 <prvHeapInit+0xb4>)
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	4a0a      	ldr	r2, [pc, #40]	@ (80080d8 <prvHeapInit+0xb8>)
 80080ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	4a09      	ldr	r2, [pc, #36]	@ (80080dc <prvHeapInit+0xbc>)
 80080b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80080b8:	4b09      	ldr	r3, [pc, #36]	@ (80080e0 <prvHeapInit+0xc0>)
 80080ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80080be:	601a      	str	r2, [r3, #0]
}
 80080c0:	bf00      	nop
 80080c2:	3714      	adds	r7, #20
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr
 80080cc:	200011a8 	.word	0x200011a8
 80080d0:	20004da8 	.word	0x20004da8
 80080d4:	20004db0 	.word	0x20004db0
 80080d8:	20004db8 	.word	0x20004db8
 80080dc:	20004db4 	.word	0x20004db4
 80080e0:	20004dc4 	.word	0x20004dc4

080080e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80080ec:	4b28      	ldr	r3, [pc, #160]	@ (8008190 <prvInsertBlockIntoFreeList+0xac>)
 80080ee:	60fb      	str	r3, [r7, #12]
 80080f0:	e002      	b.n	80080f8 <prvInsertBlockIntoFreeList+0x14>
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	60fb      	str	r3, [r7, #12]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d8f7      	bhi.n	80080f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	68ba      	ldr	r2, [r7, #8]
 800810c:	4413      	add	r3, r2
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	429a      	cmp	r2, r3
 8008112:	d108      	bne.n	8008126 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	685a      	ldr	r2, [r3, #4]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	441a      	add	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	68ba      	ldr	r2, [r7, #8]
 8008130:	441a      	add	r2, r3
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	429a      	cmp	r2, r3
 8008138:	d118      	bne.n	800816c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	4b15      	ldr	r3, [pc, #84]	@ (8008194 <prvInsertBlockIntoFreeList+0xb0>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	429a      	cmp	r2, r3
 8008144:	d00d      	beq.n	8008162 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	441a      	add	r2, r3
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	601a      	str	r2, [r3, #0]
 8008160:	e008      	b.n	8008174 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008162:	4b0c      	ldr	r3, [pc, #48]	@ (8008194 <prvInsertBlockIntoFreeList+0xb0>)
 8008164:	681a      	ldr	r2, [r3, #0]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	601a      	str	r2, [r3, #0]
 800816a:	e003      	b.n	8008174 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	429a      	cmp	r2, r3
 800817a:	d002      	beq.n	8008182 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008182:	bf00      	nop
 8008184:	3714      	adds	r7, #20
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop
 8008190:	20004da8 	.word	0x20004da8
 8008194:	20004db0 	.word	0x20004db0

08008198 <siscanf>:
 8008198:	b40e      	push	{r1, r2, r3}
 800819a:	b570      	push	{r4, r5, r6, lr}
 800819c:	b09d      	sub	sp, #116	@ 0x74
 800819e:	ac21      	add	r4, sp, #132	@ 0x84
 80081a0:	2500      	movs	r5, #0
 80081a2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80081a6:	f854 6b04 	ldr.w	r6, [r4], #4
 80081aa:	f8ad 2014 	strh.w	r2, [sp, #20]
 80081ae:	951b      	str	r5, [sp, #108]	@ 0x6c
 80081b0:	9002      	str	r0, [sp, #8]
 80081b2:	9006      	str	r0, [sp, #24]
 80081b4:	f7f8 f80c 	bl	80001d0 <strlen>
 80081b8:	4b0b      	ldr	r3, [pc, #44]	@ (80081e8 <siscanf+0x50>)
 80081ba:	9003      	str	r0, [sp, #12]
 80081bc:	9007      	str	r0, [sp, #28]
 80081be:	480b      	ldr	r0, [pc, #44]	@ (80081ec <siscanf+0x54>)
 80081c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80081c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80081ca:	4632      	mov	r2, r6
 80081cc:	4623      	mov	r3, r4
 80081ce:	a902      	add	r1, sp, #8
 80081d0:	6800      	ldr	r0, [r0, #0]
 80081d2:	950f      	str	r5, [sp, #60]	@ 0x3c
 80081d4:	9514      	str	r5, [sp, #80]	@ 0x50
 80081d6:	9401      	str	r4, [sp, #4]
 80081d8:	f000 f9fe 	bl	80085d8 <__ssvfiscanf_r>
 80081dc:	b01d      	add	sp, #116	@ 0x74
 80081de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80081e2:	b003      	add	sp, #12
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	080081f1 	.word	0x080081f1
 80081ec:	20000010 	.word	0x20000010

080081f0 <__seofread>:
 80081f0:	2000      	movs	r0, #0
 80081f2:	4770      	bx	lr

080081f4 <memset>:
 80081f4:	4402      	add	r2, r0
 80081f6:	4603      	mov	r3, r0
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d100      	bne.n	80081fe <memset+0xa>
 80081fc:	4770      	bx	lr
 80081fe:	f803 1b01 	strb.w	r1, [r3], #1
 8008202:	e7f9      	b.n	80081f8 <memset+0x4>

08008204 <_reclaim_reent>:
 8008204:	4b2d      	ldr	r3, [pc, #180]	@ (80082bc <_reclaim_reent+0xb8>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4283      	cmp	r3, r0
 800820a:	b570      	push	{r4, r5, r6, lr}
 800820c:	4604      	mov	r4, r0
 800820e:	d053      	beq.n	80082b8 <_reclaim_reent+0xb4>
 8008210:	69c3      	ldr	r3, [r0, #28]
 8008212:	b31b      	cbz	r3, 800825c <_reclaim_reent+0x58>
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	b163      	cbz	r3, 8008232 <_reclaim_reent+0x2e>
 8008218:	2500      	movs	r5, #0
 800821a:	69e3      	ldr	r3, [r4, #28]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	5959      	ldr	r1, [r3, r5]
 8008220:	b9b1      	cbnz	r1, 8008250 <_reclaim_reent+0x4c>
 8008222:	3504      	adds	r5, #4
 8008224:	2d80      	cmp	r5, #128	@ 0x80
 8008226:	d1f8      	bne.n	800821a <_reclaim_reent+0x16>
 8008228:	69e3      	ldr	r3, [r4, #28]
 800822a:	4620      	mov	r0, r4
 800822c:	68d9      	ldr	r1, [r3, #12]
 800822e:	f000 f881 	bl	8008334 <_free_r>
 8008232:	69e3      	ldr	r3, [r4, #28]
 8008234:	6819      	ldr	r1, [r3, #0]
 8008236:	b111      	cbz	r1, 800823e <_reclaim_reent+0x3a>
 8008238:	4620      	mov	r0, r4
 800823a:	f000 f87b 	bl	8008334 <_free_r>
 800823e:	69e3      	ldr	r3, [r4, #28]
 8008240:	689d      	ldr	r5, [r3, #8]
 8008242:	b15d      	cbz	r5, 800825c <_reclaim_reent+0x58>
 8008244:	4629      	mov	r1, r5
 8008246:	4620      	mov	r0, r4
 8008248:	682d      	ldr	r5, [r5, #0]
 800824a:	f000 f873 	bl	8008334 <_free_r>
 800824e:	e7f8      	b.n	8008242 <_reclaim_reent+0x3e>
 8008250:	680e      	ldr	r6, [r1, #0]
 8008252:	4620      	mov	r0, r4
 8008254:	f000 f86e 	bl	8008334 <_free_r>
 8008258:	4631      	mov	r1, r6
 800825a:	e7e1      	b.n	8008220 <_reclaim_reent+0x1c>
 800825c:	6961      	ldr	r1, [r4, #20]
 800825e:	b111      	cbz	r1, 8008266 <_reclaim_reent+0x62>
 8008260:	4620      	mov	r0, r4
 8008262:	f000 f867 	bl	8008334 <_free_r>
 8008266:	69e1      	ldr	r1, [r4, #28]
 8008268:	b111      	cbz	r1, 8008270 <_reclaim_reent+0x6c>
 800826a:	4620      	mov	r0, r4
 800826c:	f000 f862 	bl	8008334 <_free_r>
 8008270:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008272:	b111      	cbz	r1, 800827a <_reclaim_reent+0x76>
 8008274:	4620      	mov	r0, r4
 8008276:	f000 f85d 	bl	8008334 <_free_r>
 800827a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800827c:	b111      	cbz	r1, 8008284 <_reclaim_reent+0x80>
 800827e:	4620      	mov	r0, r4
 8008280:	f000 f858 	bl	8008334 <_free_r>
 8008284:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008286:	b111      	cbz	r1, 800828e <_reclaim_reent+0x8a>
 8008288:	4620      	mov	r0, r4
 800828a:	f000 f853 	bl	8008334 <_free_r>
 800828e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008290:	b111      	cbz	r1, 8008298 <_reclaim_reent+0x94>
 8008292:	4620      	mov	r0, r4
 8008294:	f000 f84e 	bl	8008334 <_free_r>
 8008298:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800829a:	b111      	cbz	r1, 80082a2 <_reclaim_reent+0x9e>
 800829c:	4620      	mov	r0, r4
 800829e:	f000 f849 	bl	8008334 <_free_r>
 80082a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80082a4:	b111      	cbz	r1, 80082ac <_reclaim_reent+0xa8>
 80082a6:	4620      	mov	r0, r4
 80082a8:	f000 f844 	bl	8008334 <_free_r>
 80082ac:	6a23      	ldr	r3, [r4, #32]
 80082ae:	b11b      	cbz	r3, 80082b8 <_reclaim_reent+0xb4>
 80082b0:	4620      	mov	r0, r4
 80082b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80082b6:	4718      	bx	r3
 80082b8:	bd70      	pop	{r4, r5, r6, pc}
 80082ba:	bf00      	nop
 80082bc:	20000010 	.word	0x20000010

080082c0 <__errno>:
 80082c0:	4b01      	ldr	r3, [pc, #4]	@ (80082c8 <__errno+0x8>)
 80082c2:	6818      	ldr	r0, [r3, #0]
 80082c4:	4770      	bx	lr
 80082c6:	bf00      	nop
 80082c8:	20000010 	.word	0x20000010

080082cc <__libc_init_array>:
 80082cc:	b570      	push	{r4, r5, r6, lr}
 80082ce:	4d0d      	ldr	r5, [pc, #52]	@ (8008304 <__libc_init_array+0x38>)
 80082d0:	4c0d      	ldr	r4, [pc, #52]	@ (8008308 <__libc_init_array+0x3c>)
 80082d2:	1b64      	subs	r4, r4, r5
 80082d4:	10a4      	asrs	r4, r4, #2
 80082d6:	2600      	movs	r6, #0
 80082d8:	42a6      	cmp	r6, r4
 80082da:	d109      	bne.n	80082f0 <__libc_init_array+0x24>
 80082dc:	4d0b      	ldr	r5, [pc, #44]	@ (800830c <__libc_init_array+0x40>)
 80082de:	4c0c      	ldr	r4, [pc, #48]	@ (8008310 <__libc_init_array+0x44>)
 80082e0:	f000 fde4 	bl	8008eac <_init>
 80082e4:	1b64      	subs	r4, r4, r5
 80082e6:	10a4      	asrs	r4, r4, #2
 80082e8:	2600      	movs	r6, #0
 80082ea:	42a6      	cmp	r6, r4
 80082ec:	d105      	bne.n	80082fa <__libc_init_array+0x2e>
 80082ee:	bd70      	pop	{r4, r5, r6, pc}
 80082f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80082f4:	4798      	blx	r3
 80082f6:	3601      	adds	r6, #1
 80082f8:	e7ee      	b.n	80082d8 <__libc_init_array+0xc>
 80082fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80082fe:	4798      	blx	r3
 8008300:	3601      	adds	r6, #1
 8008302:	e7f2      	b.n	80082ea <__libc_init_array+0x1e>
 8008304:	080090e4 	.word	0x080090e4
 8008308:	080090e4 	.word	0x080090e4
 800830c:	080090e4 	.word	0x080090e4
 8008310:	080090e8 	.word	0x080090e8

08008314 <__retarget_lock_acquire_recursive>:
 8008314:	4770      	bx	lr

08008316 <__retarget_lock_release_recursive>:
 8008316:	4770      	bx	lr

08008318 <memcpy>:
 8008318:	440a      	add	r2, r1
 800831a:	4291      	cmp	r1, r2
 800831c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008320:	d100      	bne.n	8008324 <memcpy+0xc>
 8008322:	4770      	bx	lr
 8008324:	b510      	push	{r4, lr}
 8008326:	f811 4b01 	ldrb.w	r4, [r1], #1
 800832a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800832e:	4291      	cmp	r1, r2
 8008330:	d1f9      	bne.n	8008326 <memcpy+0xe>
 8008332:	bd10      	pop	{r4, pc}

08008334 <_free_r>:
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	4605      	mov	r5, r0
 8008338:	2900      	cmp	r1, #0
 800833a:	d041      	beq.n	80083c0 <_free_r+0x8c>
 800833c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008340:	1f0c      	subs	r4, r1, #4
 8008342:	2b00      	cmp	r3, #0
 8008344:	bfb8      	it	lt
 8008346:	18e4      	addlt	r4, r4, r3
 8008348:	f000 f8e0 	bl	800850c <__malloc_lock>
 800834c:	4a1d      	ldr	r2, [pc, #116]	@ (80083c4 <_free_r+0x90>)
 800834e:	6813      	ldr	r3, [r2, #0]
 8008350:	b933      	cbnz	r3, 8008360 <_free_r+0x2c>
 8008352:	6063      	str	r3, [r4, #4]
 8008354:	6014      	str	r4, [r2, #0]
 8008356:	4628      	mov	r0, r5
 8008358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800835c:	f000 b8dc 	b.w	8008518 <__malloc_unlock>
 8008360:	42a3      	cmp	r3, r4
 8008362:	d908      	bls.n	8008376 <_free_r+0x42>
 8008364:	6820      	ldr	r0, [r4, #0]
 8008366:	1821      	adds	r1, r4, r0
 8008368:	428b      	cmp	r3, r1
 800836a:	bf01      	itttt	eq
 800836c:	6819      	ldreq	r1, [r3, #0]
 800836e:	685b      	ldreq	r3, [r3, #4]
 8008370:	1809      	addeq	r1, r1, r0
 8008372:	6021      	streq	r1, [r4, #0]
 8008374:	e7ed      	b.n	8008352 <_free_r+0x1e>
 8008376:	461a      	mov	r2, r3
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	b10b      	cbz	r3, 8008380 <_free_r+0x4c>
 800837c:	42a3      	cmp	r3, r4
 800837e:	d9fa      	bls.n	8008376 <_free_r+0x42>
 8008380:	6811      	ldr	r1, [r2, #0]
 8008382:	1850      	adds	r0, r2, r1
 8008384:	42a0      	cmp	r0, r4
 8008386:	d10b      	bne.n	80083a0 <_free_r+0x6c>
 8008388:	6820      	ldr	r0, [r4, #0]
 800838a:	4401      	add	r1, r0
 800838c:	1850      	adds	r0, r2, r1
 800838e:	4283      	cmp	r3, r0
 8008390:	6011      	str	r1, [r2, #0]
 8008392:	d1e0      	bne.n	8008356 <_free_r+0x22>
 8008394:	6818      	ldr	r0, [r3, #0]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	6053      	str	r3, [r2, #4]
 800839a:	4408      	add	r0, r1
 800839c:	6010      	str	r0, [r2, #0]
 800839e:	e7da      	b.n	8008356 <_free_r+0x22>
 80083a0:	d902      	bls.n	80083a8 <_free_r+0x74>
 80083a2:	230c      	movs	r3, #12
 80083a4:	602b      	str	r3, [r5, #0]
 80083a6:	e7d6      	b.n	8008356 <_free_r+0x22>
 80083a8:	6820      	ldr	r0, [r4, #0]
 80083aa:	1821      	adds	r1, r4, r0
 80083ac:	428b      	cmp	r3, r1
 80083ae:	bf04      	itt	eq
 80083b0:	6819      	ldreq	r1, [r3, #0]
 80083b2:	685b      	ldreq	r3, [r3, #4]
 80083b4:	6063      	str	r3, [r4, #4]
 80083b6:	bf04      	itt	eq
 80083b8:	1809      	addeq	r1, r1, r0
 80083ba:	6021      	streq	r1, [r4, #0]
 80083bc:	6054      	str	r4, [r2, #4]
 80083be:	e7ca      	b.n	8008356 <_free_r+0x22>
 80083c0:	bd38      	pop	{r3, r4, r5, pc}
 80083c2:	bf00      	nop
 80083c4:	20004f0c 	.word	0x20004f0c

080083c8 <sbrk_aligned>:
 80083c8:	b570      	push	{r4, r5, r6, lr}
 80083ca:	4e0f      	ldr	r6, [pc, #60]	@ (8008408 <sbrk_aligned+0x40>)
 80083cc:	460c      	mov	r4, r1
 80083ce:	6831      	ldr	r1, [r6, #0]
 80083d0:	4605      	mov	r5, r0
 80083d2:	b911      	cbnz	r1, 80083da <sbrk_aligned+0x12>
 80083d4:	f000 fc38 	bl	8008c48 <_sbrk_r>
 80083d8:	6030      	str	r0, [r6, #0]
 80083da:	4621      	mov	r1, r4
 80083dc:	4628      	mov	r0, r5
 80083de:	f000 fc33 	bl	8008c48 <_sbrk_r>
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	d103      	bne.n	80083ee <sbrk_aligned+0x26>
 80083e6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80083ea:	4620      	mov	r0, r4
 80083ec:	bd70      	pop	{r4, r5, r6, pc}
 80083ee:	1cc4      	adds	r4, r0, #3
 80083f0:	f024 0403 	bic.w	r4, r4, #3
 80083f4:	42a0      	cmp	r0, r4
 80083f6:	d0f8      	beq.n	80083ea <sbrk_aligned+0x22>
 80083f8:	1a21      	subs	r1, r4, r0
 80083fa:	4628      	mov	r0, r5
 80083fc:	f000 fc24 	bl	8008c48 <_sbrk_r>
 8008400:	3001      	adds	r0, #1
 8008402:	d1f2      	bne.n	80083ea <sbrk_aligned+0x22>
 8008404:	e7ef      	b.n	80083e6 <sbrk_aligned+0x1e>
 8008406:	bf00      	nop
 8008408:	20004f08 	.word	0x20004f08

0800840c <_malloc_r>:
 800840c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008410:	1ccd      	adds	r5, r1, #3
 8008412:	f025 0503 	bic.w	r5, r5, #3
 8008416:	3508      	adds	r5, #8
 8008418:	2d0c      	cmp	r5, #12
 800841a:	bf38      	it	cc
 800841c:	250c      	movcc	r5, #12
 800841e:	2d00      	cmp	r5, #0
 8008420:	4606      	mov	r6, r0
 8008422:	db01      	blt.n	8008428 <_malloc_r+0x1c>
 8008424:	42a9      	cmp	r1, r5
 8008426:	d904      	bls.n	8008432 <_malloc_r+0x26>
 8008428:	230c      	movs	r3, #12
 800842a:	6033      	str	r3, [r6, #0]
 800842c:	2000      	movs	r0, #0
 800842e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008432:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008508 <_malloc_r+0xfc>
 8008436:	f000 f869 	bl	800850c <__malloc_lock>
 800843a:	f8d8 3000 	ldr.w	r3, [r8]
 800843e:	461c      	mov	r4, r3
 8008440:	bb44      	cbnz	r4, 8008494 <_malloc_r+0x88>
 8008442:	4629      	mov	r1, r5
 8008444:	4630      	mov	r0, r6
 8008446:	f7ff ffbf 	bl	80083c8 <sbrk_aligned>
 800844a:	1c43      	adds	r3, r0, #1
 800844c:	4604      	mov	r4, r0
 800844e:	d158      	bne.n	8008502 <_malloc_r+0xf6>
 8008450:	f8d8 4000 	ldr.w	r4, [r8]
 8008454:	4627      	mov	r7, r4
 8008456:	2f00      	cmp	r7, #0
 8008458:	d143      	bne.n	80084e2 <_malloc_r+0xd6>
 800845a:	2c00      	cmp	r4, #0
 800845c:	d04b      	beq.n	80084f6 <_malloc_r+0xea>
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	4639      	mov	r1, r7
 8008462:	4630      	mov	r0, r6
 8008464:	eb04 0903 	add.w	r9, r4, r3
 8008468:	f000 fbee 	bl	8008c48 <_sbrk_r>
 800846c:	4581      	cmp	r9, r0
 800846e:	d142      	bne.n	80084f6 <_malloc_r+0xea>
 8008470:	6821      	ldr	r1, [r4, #0]
 8008472:	1a6d      	subs	r5, r5, r1
 8008474:	4629      	mov	r1, r5
 8008476:	4630      	mov	r0, r6
 8008478:	f7ff ffa6 	bl	80083c8 <sbrk_aligned>
 800847c:	3001      	adds	r0, #1
 800847e:	d03a      	beq.n	80084f6 <_malloc_r+0xea>
 8008480:	6823      	ldr	r3, [r4, #0]
 8008482:	442b      	add	r3, r5
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	f8d8 3000 	ldr.w	r3, [r8]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	bb62      	cbnz	r2, 80084e8 <_malloc_r+0xdc>
 800848e:	f8c8 7000 	str.w	r7, [r8]
 8008492:	e00f      	b.n	80084b4 <_malloc_r+0xa8>
 8008494:	6822      	ldr	r2, [r4, #0]
 8008496:	1b52      	subs	r2, r2, r5
 8008498:	d420      	bmi.n	80084dc <_malloc_r+0xd0>
 800849a:	2a0b      	cmp	r2, #11
 800849c:	d917      	bls.n	80084ce <_malloc_r+0xc2>
 800849e:	1961      	adds	r1, r4, r5
 80084a0:	42a3      	cmp	r3, r4
 80084a2:	6025      	str	r5, [r4, #0]
 80084a4:	bf18      	it	ne
 80084a6:	6059      	strne	r1, [r3, #4]
 80084a8:	6863      	ldr	r3, [r4, #4]
 80084aa:	bf08      	it	eq
 80084ac:	f8c8 1000 	streq.w	r1, [r8]
 80084b0:	5162      	str	r2, [r4, r5]
 80084b2:	604b      	str	r3, [r1, #4]
 80084b4:	4630      	mov	r0, r6
 80084b6:	f000 f82f 	bl	8008518 <__malloc_unlock>
 80084ba:	f104 000b 	add.w	r0, r4, #11
 80084be:	1d23      	adds	r3, r4, #4
 80084c0:	f020 0007 	bic.w	r0, r0, #7
 80084c4:	1ac2      	subs	r2, r0, r3
 80084c6:	bf1c      	itt	ne
 80084c8:	1a1b      	subne	r3, r3, r0
 80084ca:	50a3      	strne	r3, [r4, r2]
 80084cc:	e7af      	b.n	800842e <_malloc_r+0x22>
 80084ce:	6862      	ldr	r2, [r4, #4]
 80084d0:	42a3      	cmp	r3, r4
 80084d2:	bf0c      	ite	eq
 80084d4:	f8c8 2000 	streq.w	r2, [r8]
 80084d8:	605a      	strne	r2, [r3, #4]
 80084da:	e7eb      	b.n	80084b4 <_malloc_r+0xa8>
 80084dc:	4623      	mov	r3, r4
 80084de:	6864      	ldr	r4, [r4, #4]
 80084e0:	e7ae      	b.n	8008440 <_malloc_r+0x34>
 80084e2:	463c      	mov	r4, r7
 80084e4:	687f      	ldr	r7, [r7, #4]
 80084e6:	e7b6      	b.n	8008456 <_malloc_r+0x4a>
 80084e8:	461a      	mov	r2, r3
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	42a3      	cmp	r3, r4
 80084ee:	d1fb      	bne.n	80084e8 <_malloc_r+0xdc>
 80084f0:	2300      	movs	r3, #0
 80084f2:	6053      	str	r3, [r2, #4]
 80084f4:	e7de      	b.n	80084b4 <_malloc_r+0xa8>
 80084f6:	230c      	movs	r3, #12
 80084f8:	6033      	str	r3, [r6, #0]
 80084fa:	4630      	mov	r0, r6
 80084fc:	f000 f80c 	bl	8008518 <__malloc_unlock>
 8008500:	e794      	b.n	800842c <_malloc_r+0x20>
 8008502:	6005      	str	r5, [r0, #0]
 8008504:	e7d6      	b.n	80084b4 <_malloc_r+0xa8>
 8008506:	bf00      	nop
 8008508:	20004f0c 	.word	0x20004f0c

0800850c <__malloc_lock>:
 800850c:	4801      	ldr	r0, [pc, #4]	@ (8008514 <__malloc_lock+0x8>)
 800850e:	f7ff bf01 	b.w	8008314 <__retarget_lock_acquire_recursive>
 8008512:	bf00      	nop
 8008514:	20004f04 	.word	0x20004f04

08008518 <__malloc_unlock>:
 8008518:	4801      	ldr	r0, [pc, #4]	@ (8008520 <__malloc_unlock+0x8>)
 800851a:	f7ff befc 	b.w	8008316 <__retarget_lock_release_recursive>
 800851e:	bf00      	nop
 8008520:	20004f04 	.word	0x20004f04

08008524 <_sungetc_r>:
 8008524:	b538      	push	{r3, r4, r5, lr}
 8008526:	1c4b      	adds	r3, r1, #1
 8008528:	4614      	mov	r4, r2
 800852a:	d103      	bne.n	8008534 <_sungetc_r+0x10>
 800852c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008530:	4628      	mov	r0, r5
 8008532:	bd38      	pop	{r3, r4, r5, pc}
 8008534:	8993      	ldrh	r3, [r2, #12]
 8008536:	f023 0320 	bic.w	r3, r3, #32
 800853a:	8193      	strh	r3, [r2, #12]
 800853c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800853e:	6852      	ldr	r2, [r2, #4]
 8008540:	b2cd      	uxtb	r5, r1
 8008542:	b18b      	cbz	r3, 8008568 <_sungetc_r+0x44>
 8008544:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008546:	4293      	cmp	r3, r2
 8008548:	dd08      	ble.n	800855c <_sungetc_r+0x38>
 800854a:	6823      	ldr	r3, [r4, #0]
 800854c:	1e5a      	subs	r2, r3, #1
 800854e:	6022      	str	r2, [r4, #0]
 8008550:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008554:	6863      	ldr	r3, [r4, #4]
 8008556:	3301      	adds	r3, #1
 8008558:	6063      	str	r3, [r4, #4]
 800855a:	e7e9      	b.n	8008530 <_sungetc_r+0xc>
 800855c:	4621      	mov	r1, r4
 800855e:	f000 fb38 	bl	8008bd2 <__submore>
 8008562:	2800      	cmp	r0, #0
 8008564:	d0f1      	beq.n	800854a <_sungetc_r+0x26>
 8008566:	e7e1      	b.n	800852c <_sungetc_r+0x8>
 8008568:	6921      	ldr	r1, [r4, #16]
 800856a:	6823      	ldr	r3, [r4, #0]
 800856c:	b151      	cbz	r1, 8008584 <_sungetc_r+0x60>
 800856e:	4299      	cmp	r1, r3
 8008570:	d208      	bcs.n	8008584 <_sungetc_r+0x60>
 8008572:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008576:	42a9      	cmp	r1, r5
 8008578:	d104      	bne.n	8008584 <_sungetc_r+0x60>
 800857a:	3b01      	subs	r3, #1
 800857c:	3201      	adds	r2, #1
 800857e:	6023      	str	r3, [r4, #0]
 8008580:	6062      	str	r2, [r4, #4]
 8008582:	e7d5      	b.n	8008530 <_sungetc_r+0xc>
 8008584:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008588:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800858c:	6363      	str	r3, [r4, #52]	@ 0x34
 800858e:	2303      	movs	r3, #3
 8008590:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008592:	4623      	mov	r3, r4
 8008594:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008598:	6023      	str	r3, [r4, #0]
 800859a:	2301      	movs	r3, #1
 800859c:	e7dc      	b.n	8008558 <_sungetc_r+0x34>

0800859e <__ssrefill_r>:
 800859e:	b510      	push	{r4, lr}
 80085a0:	460c      	mov	r4, r1
 80085a2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80085a4:	b169      	cbz	r1, 80085c2 <__ssrefill_r+0x24>
 80085a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085aa:	4299      	cmp	r1, r3
 80085ac:	d001      	beq.n	80085b2 <__ssrefill_r+0x14>
 80085ae:	f7ff fec1 	bl	8008334 <_free_r>
 80085b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80085b4:	6063      	str	r3, [r4, #4]
 80085b6:	2000      	movs	r0, #0
 80085b8:	6360      	str	r0, [r4, #52]	@ 0x34
 80085ba:	b113      	cbz	r3, 80085c2 <__ssrefill_r+0x24>
 80085bc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80085be:	6023      	str	r3, [r4, #0]
 80085c0:	bd10      	pop	{r4, pc}
 80085c2:	6923      	ldr	r3, [r4, #16]
 80085c4:	6023      	str	r3, [r4, #0]
 80085c6:	2300      	movs	r3, #0
 80085c8:	6063      	str	r3, [r4, #4]
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	f043 0320 	orr.w	r3, r3, #32
 80085d0:	81a3      	strh	r3, [r4, #12]
 80085d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80085d6:	e7f3      	b.n	80085c0 <__ssrefill_r+0x22>

080085d8 <__ssvfiscanf_r>:
 80085d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085dc:	460c      	mov	r4, r1
 80085de:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80085e2:	2100      	movs	r1, #0
 80085e4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80085e8:	49a6      	ldr	r1, [pc, #664]	@ (8008884 <__ssvfiscanf_r+0x2ac>)
 80085ea:	91a0      	str	r1, [sp, #640]	@ 0x280
 80085ec:	f10d 0804 	add.w	r8, sp, #4
 80085f0:	49a5      	ldr	r1, [pc, #660]	@ (8008888 <__ssvfiscanf_r+0x2b0>)
 80085f2:	4fa6      	ldr	r7, [pc, #664]	@ (800888c <__ssvfiscanf_r+0x2b4>)
 80085f4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80085f8:	4606      	mov	r6, r0
 80085fa:	91a1      	str	r1, [sp, #644]	@ 0x284
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	f892 9000 	ldrb.w	r9, [r2]
 8008602:	f1b9 0f00 	cmp.w	r9, #0
 8008606:	f000 8158 	beq.w	80088ba <__ssvfiscanf_r+0x2e2>
 800860a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800860e:	f013 0308 	ands.w	r3, r3, #8
 8008612:	f102 0501 	add.w	r5, r2, #1
 8008616:	d019      	beq.n	800864c <__ssvfiscanf_r+0x74>
 8008618:	6863      	ldr	r3, [r4, #4]
 800861a:	2b00      	cmp	r3, #0
 800861c:	dd0f      	ble.n	800863e <__ssvfiscanf_r+0x66>
 800861e:	6823      	ldr	r3, [r4, #0]
 8008620:	781a      	ldrb	r2, [r3, #0]
 8008622:	5cba      	ldrb	r2, [r7, r2]
 8008624:	0712      	lsls	r2, r2, #28
 8008626:	d401      	bmi.n	800862c <__ssvfiscanf_r+0x54>
 8008628:	462a      	mov	r2, r5
 800862a:	e7e8      	b.n	80085fe <__ssvfiscanf_r+0x26>
 800862c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800862e:	3201      	adds	r2, #1
 8008630:	9245      	str	r2, [sp, #276]	@ 0x114
 8008632:	6862      	ldr	r2, [r4, #4]
 8008634:	3301      	adds	r3, #1
 8008636:	3a01      	subs	r2, #1
 8008638:	6062      	str	r2, [r4, #4]
 800863a:	6023      	str	r3, [r4, #0]
 800863c:	e7ec      	b.n	8008618 <__ssvfiscanf_r+0x40>
 800863e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008640:	4621      	mov	r1, r4
 8008642:	4630      	mov	r0, r6
 8008644:	4798      	blx	r3
 8008646:	2800      	cmp	r0, #0
 8008648:	d0e9      	beq.n	800861e <__ssvfiscanf_r+0x46>
 800864a:	e7ed      	b.n	8008628 <__ssvfiscanf_r+0x50>
 800864c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008650:	f040 8085 	bne.w	800875e <__ssvfiscanf_r+0x186>
 8008654:	9341      	str	r3, [sp, #260]	@ 0x104
 8008656:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008658:	7853      	ldrb	r3, [r2, #1]
 800865a:	2b2a      	cmp	r3, #42	@ 0x2a
 800865c:	bf02      	ittt	eq
 800865e:	2310      	moveq	r3, #16
 8008660:	1c95      	addeq	r5, r2, #2
 8008662:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008664:	220a      	movs	r2, #10
 8008666:	46aa      	mov	sl, r5
 8008668:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800866c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008670:	2b09      	cmp	r3, #9
 8008672:	d91e      	bls.n	80086b2 <__ssvfiscanf_r+0xda>
 8008674:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8008890 <__ssvfiscanf_r+0x2b8>
 8008678:	2203      	movs	r2, #3
 800867a:	4658      	mov	r0, fp
 800867c:	f7f7 fdb0 	bl	80001e0 <memchr>
 8008680:	b138      	cbz	r0, 8008692 <__ssvfiscanf_r+0xba>
 8008682:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008684:	eba0 000b 	sub.w	r0, r0, fp
 8008688:	2301      	movs	r3, #1
 800868a:	4083      	lsls	r3, r0
 800868c:	4313      	orrs	r3, r2
 800868e:	9341      	str	r3, [sp, #260]	@ 0x104
 8008690:	4655      	mov	r5, sl
 8008692:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008696:	2b78      	cmp	r3, #120	@ 0x78
 8008698:	d806      	bhi.n	80086a8 <__ssvfiscanf_r+0xd0>
 800869a:	2b57      	cmp	r3, #87	@ 0x57
 800869c:	d810      	bhi.n	80086c0 <__ssvfiscanf_r+0xe8>
 800869e:	2b25      	cmp	r3, #37	@ 0x25
 80086a0:	d05d      	beq.n	800875e <__ssvfiscanf_r+0x186>
 80086a2:	d857      	bhi.n	8008754 <__ssvfiscanf_r+0x17c>
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d075      	beq.n	8008794 <__ssvfiscanf_r+0x1bc>
 80086a8:	2303      	movs	r3, #3
 80086aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 80086ac:	230a      	movs	r3, #10
 80086ae:	9342      	str	r3, [sp, #264]	@ 0x108
 80086b0:	e088      	b.n	80087c4 <__ssvfiscanf_r+0x1ec>
 80086b2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80086b4:	fb02 1103 	mla	r1, r2, r3, r1
 80086b8:	3930      	subs	r1, #48	@ 0x30
 80086ba:	9143      	str	r1, [sp, #268]	@ 0x10c
 80086bc:	4655      	mov	r5, sl
 80086be:	e7d2      	b.n	8008666 <__ssvfiscanf_r+0x8e>
 80086c0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80086c4:	2a20      	cmp	r2, #32
 80086c6:	d8ef      	bhi.n	80086a8 <__ssvfiscanf_r+0xd0>
 80086c8:	a101      	add	r1, pc, #4	@ (adr r1, 80086d0 <__ssvfiscanf_r+0xf8>)
 80086ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80086ce:	bf00      	nop
 80086d0:	080087a3 	.word	0x080087a3
 80086d4:	080086a9 	.word	0x080086a9
 80086d8:	080086a9 	.word	0x080086a9
 80086dc:	080087fd 	.word	0x080087fd
 80086e0:	080086a9 	.word	0x080086a9
 80086e4:	080086a9 	.word	0x080086a9
 80086e8:	080086a9 	.word	0x080086a9
 80086ec:	080086a9 	.word	0x080086a9
 80086f0:	080086a9 	.word	0x080086a9
 80086f4:	080086a9 	.word	0x080086a9
 80086f8:	080086a9 	.word	0x080086a9
 80086fc:	08008813 	.word	0x08008813
 8008700:	080087f9 	.word	0x080087f9
 8008704:	0800875b 	.word	0x0800875b
 8008708:	0800875b 	.word	0x0800875b
 800870c:	0800875b 	.word	0x0800875b
 8008710:	080086a9 	.word	0x080086a9
 8008714:	080087b5 	.word	0x080087b5
 8008718:	080086a9 	.word	0x080086a9
 800871c:	080086a9 	.word	0x080086a9
 8008720:	080086a9 	.word	0x080086a9
 8008724:	080086a9 	.word	0x080086a9
 8008728:	08008823 	.word	0x08008823
 800872c:	080087bd 	.word	0x080087bd
 8008730:	0800879b 	.word	0x0800879b
 8008734:	080086a9 	.word	0x080086a9
 8008738:	080086a9 	.word	0x080086a9
 800873c:	0800881f 	.word	0x0800881f
 8008740:	080086a9 	.word	0x080086a9
 8008744:	080087f9 	.word	0x080087f9
 8008748:	080086a9 	.word	0x080086a9
 800874c:	080086a9 	.word	0x080086a9
 8008750:	080087a3 	.word	0x080087a3
 8008754:	3b45      	subs	r3, #69	@ 0x45
 8008756:	2b02      	cmp	r3, #2
 8008758:	d8a6      	bhi.n	80086a8 <__ssvfiscanf_r+0xd0>
 800875a:	2305      	movs	r3, #5
 800875c:	e031      	b.n	80087c2 <__ssvfiscanf_r+0x1ea>
 800875e:	6863      	ldr	r3, [r4, #4]
 8008760:	2b00      	cmp	r3, #0
 8008762:	dd0d      	ble.n	8008780 <__ssvfiscanf_r+0x1a8>
 8008764:	6823      	ldr	r3, [r4, #0]
 8008766:	781a      	ldrb	r2, [r3, #0]
 8008768:	454a      	cmp	r2, r9
 800876a:	f040 80a6 	bne.w	80088ba <__ssvfiscanf_r+0x2e2>
 800876e:	3301      	adds	r3, #1
 8008770:	6862      	ldr	r2, [r4, #4]
 8008772:	6023      	str	r3, [r4, #0]
 8008774:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008776:	3a01      	subs	r2, #1
 8008778:	3301      	adds	r3, #1
 800877a:	6062      	str	r2, [r4, #4]
 800877c:	9345      	str	r3, [sp, #276]	@ 0x114
 800877e:	e753      	b.n	8008628 <__ssvfiscanf_r+0x50>
 8008780:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008782:	4621      	mov	r1, r4
 8008784:	4630      	mov	r0, r6
 8008786:	4798      	blx	r3
 8008788:	2800      	cmp	r0, #0
 800878a:	d0eb      	beq.n	8008764 <__ssvfiscanf_r+0x18c>
 800878c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800878e:	2800      	cmp	r0, #0
 8008790:	f040 808b 	bne.w	80088aa <__ssvfiscanf_r+0x2d2>
 8008794:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008798:	e08b      	b.n	80088b2 <__ssvfiscanf_r+0x2da>
 800879a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800879c:	f042 0220 	orr.w	r2, r2, #32
 80087a0:	9241      	str	r2, [sp, #260]	@ 0x104
 80087a2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80087a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087a8:	9241      	str	r2, [sp, #260]	@ 0x104
 80087aa:	2210      	movs	r2, #16
 80087ac:	2b6e      	cmp	r3, #110	@ 0x6e
 80087ae:	9242      	str	r2, [sp, #264]	@ 0x108
 80087b0:	d902      	bls.n	80087b8 <__ssvfiscanf_r+0x1e0>
 80087b2:	e005      	b.n	80087c0 <__ssvfiscanf_r+0x1e8>
 80087b4:	2300      	movs	r3, #0
 80087b6:	9342      	str	r3, [sp, #264]	@ 0x108
 80087b8:	2303      	movs	r3, #3
 80087ba:	e002      	b.n	80087c2 <__ssvfiscanf_r+0x1ea>
 80087bc:	2308      	movs	r3, #8
 80087be:	9342      	str	r3, [sp, #264]	@ 0x108
 80087c0:	2304      	movs	r3, #4
 80087c2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80087c4:	6863      	ldr	r3, [r4, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	dd39      	ble.n	800883e <__ssvfiscanf_r+0x266>
 80087ca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80087cc:	0659      	lsls	r1, r3, #25
 80087ce:	d404      	bmi.n	80087da <__ssvfiscanf_r+0x202>
 80087d0:	6823      	ldr	r3, [r4, #0]
 80087d2:	781a      	ldrb	r2, [r3, #0]
 80087d4:	5cba      	ldrb	r2, [r7, r2]
 80087d6:	0712      	lsls	r2, r2, #28
 80087d8:	d438      	bmi.n	800884c <__ssvfiscanf_r+0x274>
 80087da:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80087dc:	2b02      	cmp	r3, #2
 80087de:	dc47      	bgt.n	8008870 <__ssvfiscanf_r+0x298>
 80087e0:	466b      	mov	r3, sp
 80087e2:	4622      	mov	r2, r4
 80087e4:	a941      	add	r1, sp, #260	@ 0x104
 80087e6:	4630      	mov	r0, r6
 80087e8:	f000 f86c 	bl	80088c4 <_scanf_chars>
 80087ec:	2801      	cmp	r0, #1
 80087ee:	d064      	beq.n	80088ba <__ssvfiscanf_r+0x2e2>
 80087f0:	2802      	cmp	r0, #2
 80087f2:	f47f af19 	bne.w	8008628 <__ssvfiscanf_r+0x50>
 80087f6:	e7c9      	b.n	800878c <__ssvfiscanf_r+0x1b4>
 80087f8:	220a      	movs	r2, #10
 80087fa:	e7d7      	b.n	80087ac <__ssvfiscanf_r+0x1d4>
 80087fc:	4629      	mov	r1, r5
 80087fe:	4640      	mov	r0, r8
 8008800:	f000 f9ae 	bl	8008b60 <__sccl>
 8008804:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800880a:	9341      	str	r3, [sp, #260]	@ 0x104
 800880c:	4605      	mov	r5, r0
 800880e:	2301      	movs	r3, #1
 8008810:	e7d7      	b.n	80087c2 <__ssvfiscanf_r+0x1ea>
 8008812:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008814:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008818:	9341      	str	r3, [sp, #260]	@ 0x104
 800881a:	2300      	movs	r3, #0
 800881c:	e7d1      	b.n	80087c2 <__ssvfiscanf_r+0x1ea>
 800881e:	2302      	movs	r3, #2
 8008820:	e7cf      	b.n	80087c2 <__ssvfiscanf_r+0x1ea>
 8008822:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008824:	06c3      	lsls	r3, r0, #27
 8008826:	f53f aeff 	bmi.w	8008628 <__ssvfiscanf_r+0x50>
 800882a:	9b00      	ldr	r3, [sp, #0]
 800882c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800882e:	1d19      	adds	r1, r3, #4
 8008830:	9100      	str	r1, [sp, #0]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	07c0      	lsls	r0, r0, #31
 8008836:	bf4c      	ite	mi
 8008838:	801a      	strhmi	r2, [r3, #0]
 800883a:	601a      	strpl	r2, [r3, #0]
 800883c:	e6f4      	b.n	8008628 <__ssvfiscanf_r+0x50>
 800883e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008840:	4621      	mov	r1, r4
 8008842:	4630      	mov	r0, r6
 8008844:	4798      	blx	r3
 8008846:	2800      	cmp	r0, #0
 8008848:	d0bf      	beq.n	80087ca <__ssvfiscanf_r+0x1f2>
 800884a:	e79f      	b.n	800878c <__ssvfiscanf_r+0x1b4>
 800884c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800884e:	3201      	adds	r2, #1
 8008850:	9245      	str	r2, [sp, #276]	@ 0x114
 8008852:	6862      	ldr	r2, [r4, #4]
 8008854:	3a01      	subs	r2, #1
 8008856:	2a00      	cmp	r2, #0
 8008858:	6062      	str	r2, [r4, #4]
 800885a:	dd02      	ble.n	8008862 <__ssvfiscanf_r+0x28a>
 800885c:	3301      	adds	r3, #1
 800885e:	6023      	str	r3, [r4, #0]
 8008860:	e7b6      	b.n	80087d0 <__ssvfiscanf_r+0x1f8>
 8008862:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008864:	4621      	mov	r1, r4
 8008866:	4630      	mov	r0, r6
 8008868:	4798      	blx	r3
 800886a:	2800      	cmp	r0, #0
 800886c:	d0b0      	beq.n	80087d0 <__ssvfiscanf_r+0x1f8>
 800886e:	e78d      	b.n	800878c <__ssvfiscanf_r+0x1b4>
 8008870:	2b04      	cmp	r3, #4
 8008872:	dc0f      	bgt.n	8008894 <__ssvfiscanf_r+0x2bc>
 8008874:	466b      	mov	r3, sp
 8008876:	4622      	mov	r2, r4
 8008878:	a941      	add	r1, sp, #260	@ 0x104
 800887a:	4630      	mov	r0, r6
 800887c:	f000 f87c 	bl	8008978 <_scanf_i>
 8008880:	e7b4      	b.n	80087ec <__ssvfiscanf_r+0x214>
 8008882:	bf00      	nop
 8008884:	08008525 	.word	0x08008525
 8008888:	0800859f 	.word	0x0800859f
 800888c:	08008fdc 	.word	0x08008fdc
 8008890:	08008fbc 	.word	0x08008fbc
 8008894:	4b0a      	ldr	r3, [pc, #40]	@ (80088c0 <__ssvfiscanf_r+0x2e8>)
 8008896:	2b00      	cmp	r3, #0
 8008898:	f43f aec6 	beq.w	8008628 <__ssvfiscanf_r+0x50>
 800889c:	466b      	mov	r3, sp
 800889e:	4622      	mov	r2, r4
 80088a0:	a941      	add	r1, sp, #260	@ 0x104
 80088a2:	4630      	mov	r0, r6
 80088a4:	f3af 8000 	nop.w
 80088a8:	e7a0      	b.n	80087ec <__ssvfiscanf_r+0x214>
 80088aa:	89a3      	ldrh	r3, [r4, #12]
 80088ac:	065b      	lsls	r3, r3, #25
 80088ae:	f53f af71 	bmi.w	8008794 <__ssvfiscanf_r+0x1bc>
 80088b2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80088b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ba:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80088bc:	e7f9      	b.n	80088b2 <__ssvfiscanf_r+0x2da>
 80088be:	bf00      	nop
 80088c0:	00000000 	.word	0x00000000

080088c4 <_scanf_chars>:
 80088c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088c8:	4615      	mov	r5, r2
 80088ca:	688a      	ldr	r2, [r1, #8]
 80088cc:	4680      	mov	r8, r0
 80088ce:	460c      	mov	r4, r1
 80088d0:	b932      	cbnz	r2, 80088e0 <_scanf_chars+0x1c>
 80088d2:	698a      	ldr	r2, [r1, #24]
 80088d4:	2a00      	cmp	r2, #0
 80088d6:	bf14      	ite	ne
 80088d8:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 80088dc:	2201      	moveq	r2, #1
 80088de:	608a      	str	r2, [r1, #8]
 80088e0:	6822      	ldr	r2, [r4, #0]
 80088e2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008974 <_scanf_chars+0xb0>
 80088e6:	06d1      	lsls	r1, r2, #27
 80088e8:	bf5f      	itttt	pl
 80088ea:	681a      	ldrpl	r2, [r3, #0]
 80088ec:	1d11      	addpl	r1, r2, #4
 80088ee:	6019      	strpl	r1, [r3, #0]
 80088f0:	6816      	ldrpl	r6, [r2, #0]
 80088f2:	2700      	movs	r7, #0
 80088f4:	69a0      	ldr	r0, [r4, #24]
 80088f6:	b188      	cbz	r0, 800891c <_scanf_chars+0x58>
 80088f8:	2801      	cmp	r0, #1
 80088fa:	d107      	bne.n	800890c <_scanf_chars+0x48>
 80088fc:	682b      	ldr	r3, [r5, #0]
 80088fe:	781a      	ldrb	r2, [r3, #0]
 8008900:	6963      	ldr	r3, [r4, #20]
 8008902:	5c9b      	ldrb	r3, [r3, r2]
 8008904:	b953      	cbnz	r3, 800891c <_scanf_chars+0x58>
 8008906:	2f00      	cmp	r7, #0
 8008908:	d031      	beq.n	800896e <_scanf_chars+0xaa>
 800890a:	e022      	b.n	8008952 <_scanf_chars+0x8e>
 800890c:	2802      	cmp	r0, #2
 800890e:	d120      	bne.n	8008952 <_scanf_chars+0x8e>
 8008910:	682b      	ldr	r3, [r5, #0]
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008918:	071b      	lsls	r3, r3, #28
 800891a:	d41a      	bmi.n	8008952 <_scanf_chars+0x8e>
 800891c:	6823      	ldr	r3, [r4, #0]
 800891e:	06da      	lsls	r2, r3, #27
 8008920:	bf5e      	ittt	pl
 8008922:	682b      	ldrpl	r3, [r5, #0]
 8008924:	781b      	ldrbpl	r3, [r3, #0]
 8008926:	f806 3b01 	strbpl.w	r3, [r6], #1
 800892a:	682a      	ldr	r2, [r5, #0]
 800892c:	686b      	ldr	r3, [r5, #4]
 800892e:	3201      	adds	r2, #1
 8008930:	602a      	str	r2, [r5, #0]
 8008932:	68a2      	ldr	r2, [r4, #8]
 8008934:	3b01      	subs	r3, #1
 8008936:	3a01      	subs	r2, #1
 8008938:	606b      	str	r3, [r5, #4]
 800893a:	3701      	adds	r7, #1
 800893c:	60a2      	str	r2, [r4, #8]
 800893e:	b142      	cbz	r2, 8008952 <_scanf_chars+0x8e>
 8008940:	2b00      	cmp	r3, #0
 8008942:	dcd7      	bgt.n	80088f4 <_scanf_chars+0x30>
 8008944:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008948:	4629      	mov	r1, r5
 800894a:	4640      	mov	r0, r8
 800894c:	4798      	blx	r3
 800894e:	2800      	cmp	r0, #0
 8008950:	d0d0      	beq.n	80088f4 <_scanf_chars+0x30>
 8008952:	6823      	ldr	r3, [r4, #0]
 8008954:	f013 0310 	ands.w	r3, r3, #16
 8008958:	d105      	bne.n	8008966 <_scanf_chars+0xa2>
 800895a:	68e2      	ldr	r2, [r4, #12]
 800895c:	3201      	adds	r2, #1
 800895e:	60e2      	str	r2, [r4, #12]
 8008960:	69a2      	ldr	r2, [r4, #24]
 8008962:	b102      	cbz	r2, 8008966 <_scanf_chars+0xa2>
 8008964:	7033      	strb	r3, [r6, #0]
 8008966:	6923      	ldr	r3, [r4, #16]
 8008968:	443b      	add	r3, r7
 800896a:	6123      	str	r3, [r4, #16]
 800896c:	2000      	movs	r0, #0
 800896e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008972:	bf00      	nop
 8008974:	08008fdc 	.word	0x08008fdc

08008978 <_scanf_i>:
 8008978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800897c:	4698      	mov	r8, r3
 800897e:	4b74      	ldr	r3, [pc, #464]	@ (8008b50 <_scanf_i+0x1d8>)
 8008980:	460c      	mov	r4, r1
 8008982:	4682      	mov	sl, r0
 8008984:	4616      	mov	r6, r2
 8008986:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800898a:	b087      	sub	sp, #28
 800898c:	ab03      	add	r3, sp, #12
 800898e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008992:	4b70      	ldr	r3, [pc, #448]	@ (8008b54 <_scanf_i+0x1dc>)
 8008994:	69a1      	ldr	r1, [r4, #24]
 8008996:	4a70      	ldr	r2, [pc, #448]	@ (8008b58 <_scanf_i+0x1e0>)
 8008998:	2903      	cmp	r1, #3
 800899a:	bf08      	it	eq
 800899c:	461a      	moveq	r2, r3
 800899e:	68a3      	ldr	r3, [r4, #8]
 80089a0:	9201      	str	r2, [sp, #4]
 80089a2:	1e5a      	subs	r2, r3, #1
 80089a4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80089a8:	bf88      	it	hi
 80089aa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80089ae:	4627      	mov	r7, r4
 80089b0:	bf82      	ittt	hi
 80089b2:	eb03 0905 	addhi.w	r9, r3, r5
 80089b6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80089ba:	60a3      	strhi	r3, [r4, #8]
 80089bc:	f857 3b1c 	ldr.w	r3, [r7], #28
 80089c0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80089c4:	bf98      	it	ls
 80089c6:	f04f 0900 	movls.w	r9, #0
 80089ca:	6023      	str	r3, [r4, #0]
 80089cc:	463d      	mov	r5, r7
 80089ce:	f04f 0b00 	mov.w	fp, #0
 80089d2:	6831      	ldr	r1, [r6, #0]
 80089d4:	ab03      	add	r3, sp, #12
 80089d6:	7809      	ldrb	r1, [r1, #0]
 80089d8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80089dc:	2202      	movs	r2, #2
 80089de:	f7f7 fbff 	bl	80001e0 <memchr>
 80089e2:	b328      	cbz	r0, 8008a30 <_scanf_i+0xb8>
 80089e4:	f1bb 0f01 	cmp.w	fp, #1
 80089e8:	d159      	bne.n	8008a9e <_scanf_i+0x126>
 80089ea:	6862      	ldr	r2, [r4, #4]
 80089ec:	b92a      	cbnz	r2, 80089fa <_scanf_i+0x82>
 80089ee:	6822      	ldr	r2, [r4, #0]
 80089f0:	2108      	movs	r1, #8
 80089f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089f6:	6061      	str	r1, [r4, #4]
 80089f8:	6022      	str	r2, [r4, #0]
 80089fa:	6822      	ldr	r2, [r4, #0]
 80089fc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008a00:	6022      	str	r2, [r4, #0]
 8008a02:	68a2      	ldr	r2, [r4, #8]
 8008a04:	1e51      	subs	r1, r2, #1
 8008a06:	60a1      	str	r1, [r4, #8]
 8008a08:	b192      	cbz	r2, 8008a30 <_scanf_i+0xb8>
 8008a0a:	6832      	ldr	r2, [r6, #0]
 8008a0c:	1c51      	adds	r1, r2, #1
 8008a0e:	6031      	str	r1, [r6, #0]
 8008a10:	7812      	ldrb	r2, [r2, #0]
 8008a12:	f805 2b01 	strb.w	r2, [r5], #1
 8008a16:	6872      	ldr	r2, [r6, #4]
 8008a18:	3a01      	subs	r2, #1
 8008a1a:	2a00      	cmp	r2, #0
 8008a1c:	6072      	str	r2, [r6, #4]
 8008a1e:	dc07      	bgt.n	8008a30 <_scanf_i+0xb8>
 8008a20:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008a24:	4631      	mov	r1, r6
 8008a26:	4650      	mov	r0, sl
 8008a28:	4790      	blx	r2
 8008a2a:	2800      	cmp	r0, #0
 8008a2c:	f040 8085 	bne.w	8008b3a <_scanf_i+0x1c2>
 8008a30:	f10b 0b01 	add.w	fp, fp, #1
 8008a34:	f1bb 0f03 	cmp.w	fp, #3
 8008a38:	d1cb      	bne.n	80089d2 <_scanf_i+0x5a>
 8008a3a:	6863      	ldr	r3, [r4, #4]
 8008a3c:	b90b      	cbnz	r3, 8008a42 <_scanf_i+0xca>
 8008a3e:	230a      	movs	r3, #10
 8008a40:	6063      	str	r3, [r4, #4]
 8008a42:	6863      	ldr	r3, [r4, #4]
 8008a44:	4945      	ldr	r1, [pc, #276]	@ (8008b5c <_scanf_i+0x1e4>)
 8008a46:	6960      	ldr	r0, [r4, #20]
 8008a48:	1ac9      	subs	r1, r1, r3
 8008a4a:	f000 f889 	bl	8008b60 <__sccl>
 8008a4e:	f04f 0b00 	mov.w	fp, #0
 8008a52:	68a3      	ldr	r3, [r4, #8]
 8008a54:	6822      	ldr	r2, [r4, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d03d      	beq.n	8008ad6 <_scanf_i+0x15e>
 8008a5a:	6831      	ldr	r1, [r6, #0]
 8008a5c:	6960      	ldr	r0, [r4, #20]
 8008a5e:	f891 c000 	ldrb.w	ip, [r1]
 8008a62:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008a66:	2800      	cmp	r0, #0
 8008a68:	d035      	beq.n	8008ad6 <_scanf_i+0x15e>
 8008a6a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008a6e:	d124      	bne.n	8008aba <_scanf_i+0x142>
 8008a70:	0510      	lsls	r0, r2, #20
 8008a72:	d522      	bpl.n	8008aba <_scanf_i+0x142>
 8008a74:	f10b 0b01 	add.w	fp, fp, #1
 8008a78:	f1b9 0f00 	cmp.w	r9, #0
 8008a7c:	d003      	beq.n	8008a86 <_scanf_i+0x10e>
 8008a7e:	3301      	adds	r3, #1
 8008a80:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8008a84:	60a3      	str	r3, [r4, #8]
 8008a86:	6873      	ldr	r3, [r6, #4]
 8008a88:	3b01      	subs	r3, #1
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	6073      	str	r3, [r6, #4]
 8008a8e:	dd1b      	ble.n	8008ac8 <_scanf_i+0x150>
 8008a90:	6833      	ldr	r3, [r6, #0]
 8008a92:	3301      	adds	r3, #1
 8008a94:	6033      	str	r3, [r6, #0]
 8008a96:	68a3      	ldr	r3, [r4, #8]
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	60a3      	str	r3, [r4, #8]
 8008a9c:	e7d9      	b.n	8008a52 <_scanf_i+0xda>
 8008a9e:	f1bb 0f02 	cmp.w	fp, #2
 8008aa2:	d1ae      	bne.n	8008a02 <_scanf_i+0x8a>
 8008aa4:	6822      	ldr	r2, [r4, #0]
 8008aa6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008aaa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008aae:	d1c4      	bne.n	8008a3a <_scanf_i+0xc2>
 8008ab0:	2110      	movs	r1, #16
 8008ab2:	6061      	str	r1, [r4, #4]
 8008ab4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ab8:	e7a2      	b.n	8008a00 <_scanf_i+0x88>
 8008aba:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008abe:	6022      	str	r2, [r4, #0]
 8008ac0:	780b      	ldrb	r3, [r1, #0]
 8008ac2:	f805 3b01 	strb.w	r3, [r5], #1
 8008ac6:	e7de      	b.n	8008a86 <_scanf_i+0x10e>
 8008ac8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008acc:	4631      	mov	r1, r6
 8008ace:	4650      	mov	r0, sl
 8008ad0:	4798      	blx	r3
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d0df      	beq.n	8008a96 <_scanf_i+0x11e>
 8008ad6:	6823      	ldr	r3, [r4, #0]
 8008ad8:	05d9      	lsls	r1, r3, #23
 8008ada:	d50d      	bpl.n	8008af8 <_scanf_i+0x180>
 8008adc:	42bd      	cmp	r5, r7
 8008ade:	d909      	bls.n	8008af4 <_scanf_i+0x17c>
 8008ae0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008ae4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ae8:	4632      	mov	r2, r6
 8008aea:	4650      	mov	r0, sl
 8008aec:	4798      	blx	r3
 8008aee:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8008af2:	464d      	mov	r5, r9
 8008af4:	42bd      	cmp	r5, r7
 8008af6:	d028      	beq.n	8008b4a <_scanf_i+0x1d2>
 8008af8:	6822      	ldr	r2, [r4, #0]
 8008afa:	f012 0210 	ands.w	r2, r2, #16
 8008afe:	d113      	bne.n	8008b28 <_scanf_i+0x1b0>
 8008b00:	702a      	strb	r2, [r5, #0]
 8008b02:	6863      	ldr	r3, [r4, #4]
 8008b04:	9e01      	ldr	r6, [sp, #4]
 8008b06:	4639      	mov	r1, r7
 8008b08:	4650      	mov	r0, sl
 8008b0a:	47b0      	blx	r6
 8008b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8008b10:	6821      	ldr	r1, [r4, #0]
 8008b12:	1d1a      	adds	r2, r3, #4
 8008b14:	f8c8 2000 	str.w	r2, [r8]
 8008b18:	f011 0f20 	tst.w	r1, #32
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	d00f      	beq.n	8008b40 <_scanf_i+0x1c8>
 8008b20:	6018      	str	r0, [r3, #0]
 8008b22:	68e3      	ldr	r3, [r4, #12]
 8008b24:	3301      	adds	r3, #1
 8008b26:	60e3      	str	r3, [r4, #12]
 8008b28:	6923      	ldr	r3, [r4, #16]
 8008b2a:	1bed      	subs	r5, r5, r7
 8008b2c:	445d      	add	r5, fp
 8008b2e:	442b      	add	r3, r5
 8008b30:	6123      	str	r3, [r4, #16]
 8008b32:	2000      	movs	r0, #0
 8008b34:	b007      	add	sp, #28
 8008b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b3a:	f04f 0b00 	mov.w	fp, #0
 8008b3e:	e7ca      	b.n	8008ad6 <_scanf_i+0x15e>
 8008b40:	07ca      	lsls	r2, r1, #31
 8008b42:	bf4c      	ite	mi
 8008b44:	8018      	strhmi	r0, [r3, #0]
 8008b46:	6018      	strpl	r0, [r3, #0]
 8008b48:	e7eb      	b.n	8008b22 <_scanf_i+0x1aa>
 8008b4a:	2001      	movs	r0, #1
 8008b4c:	e7f2      	b.n	8008b34 <_scanf_i+0x1bc>
 8008b4e:	bf00      	nop
 8008b50:	08008f14 	.word	0x08008f14
 8008b54:	08008db9 	.word	0x08008db9
 8008b58:	08008e99 	.word	0x08008e99
 8008b5c:	08008fd0 	.word	0x08008fd0

08008b60 <__sccl>:
 8008b60:	b570      	push	{r4, r5, r6, lr}
 8008b62:	780b      	ldrb	r3, [r1, #0]
 8008b64:	4604      	mov	r4, r0
 8008b66:	2b5e      	cmp	r3, #94	@ 0x5e
 8008b68:	bf0b      	itete	eq
 8008b6a:	784b      	ldrbeq	r3, [r1, #1]
 8008b6c:	1c4a      	addne	r2, r1, #1
 8008b6e:	1c8a      	addeq	r2, r1, #2
 8008b70:	2100      	movne	r1, #0
 8008b72:	bf08      	it	eq
 8008b74:	2101      	moveq	r1, #1
 8008b76:	3801      	subs	r0, #1
 8008b78:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008b7c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008b80:	42a8      	cmp	r0, r5
 8008b82:	d1fb      	bne.n	8008b7c <__sccl+0x1c>
 8008b84:	b90b      	cbnz	r3, 8008b8a <__sccl+0x2a>
 8008b86:	1e50      	subs	r0, r2, #1
 8008b88:	bd70      	pop	{r4, r5, r6, pc}
 8008b8a:	f081 0101 	eor.w	r1, r1, #1
 8008b8e:	54e1      	strb	r1, [r4, r3]
 8008b90:	4610      	mov	r0, r2
 8008b92:	4602      	mov	r2, r0
 8008b94:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008b98:	2d2d      	cmp	r5, #45	@ 0x2d
 8008b9a:	d005      	beq.n	8008ba8 <__sccl+0x48>
 8008b9c:	2d5d      	cmp	r5, #93	@ 0x5d
 8008b9e:	d016      	beq.n	8008bce <__sccl+0x6e>
 8008ba0:	2d00      	cmp	r5, #0
 8008ba2:	d0f1      	beq.n	8008b88 <__sccl+0x28>
 8008ba4:	462b      	mov	r3, r5
 8008ba6:	e7f2      	b.n	8008b8e <__sccl+0x2e>
 8008ba8:	7846      	ldrb	r6, [r0, #1]
 8008baa:	2e5d      	cmp	r6, #93	@ 0x5d
 8008bac:	d0fa      	beq.n	8008ba4 <__sccl+0x44>
 8008bae:	42b3      	cmp	r3, r6
 8008bb0:	dcf8      	bgt.n	8008ba4 <__sccl+0x44>
 8008bb2:	3002      	adds	r0, #2
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	3201      	adds	r2, #1
 8008bb8:	4296      	cmp	r6, r2
 8008bba:	54a1      	strb	r1, [r4, r2]
 8008bbc:	dcfb      	bgt.n	8008bb6 <__sccl+0x56>
 8008bbe:	1af2      	subs	r2, r6, r3
 8008bc0:	3a01      	subs	r2, #1
 8008bc2:	1c5d      	adds	r5, r3, #1
 8008bc4:	42b3      	cmp	r3, r6
 8008bc6:	bfa8      	it	ge
 8008bc8:	2200      	movge	r2, #0
 8008bca:	18ab      	adds	r3, r5, r2
 8008bcc:	e7e1      	b.n	8008b92 <__sccl+0x32>
 8008bce:	4610      	mov	r0, r2
 8008bd0:	e7da      	b.n	8008b88 <__sccl+0x28>

08008bd2 <__submore>:
 8008bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd6:	460c      	mov	r4, r1
 8008bd8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008bda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bde:	4299      	cmp	r1, r3
 8008be0:	d11d      	bne.n	8008c1e <__submore+0x4c>
 8008be2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008be6:	f7ff fc11 	bl	800840c <_malloc_r>
 8008bea:	b918      	cbnz	r0, 8008bf4 <__submore+0x22>
 8008bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008bf8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008bfa:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008bfe:	6360      	str	r0, [r4, #52]	@ 0x34
 8008c00:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008c04:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008c08:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008c0c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008c10:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008c14:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008c18:	6020      	str	r0, [r4, #0]
 8008c1a:	2000      	movs	r0, #0
 8008c1c:	e7e8      	b.n	8008bf0 <__submore+0x1e>
 8008c1e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008c20:	0077      	lsls	r7, r6, #1
 8008c22:	463a      	mov	r2, r7
 8008c24:	f000 f820 	bl	8008c68 <_realloc_r>
 8008c28:	4605      	mov	r5, r0
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	d0de      	beq.n	8008bec <__submore+0x1a>
 8008c2e:	eb00 0806 	add.w	r8, r0, r6
 8008c32:	4601      	mov	r1, r0
 8008c34:	4632      	mov	r2, r6
 8008c36:	4640      	mov	r0, r8
 8008c38:	f7ff fb6e 	bl	8008318 <memcpy>
 8008c3c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008c40:	f8c4 8000 	str.w	r8, [r4]
 8008c44:	e7e9      	b.n	8008c1a <__submore+0x48>
	...

08008c48 <_sbrk_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d06      	ldr	r5, [pc, #24]	@ (8008c64 <_sbrk_r+0x1c>)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	602b      	str	r3, [r5, #0]
 8008c54:	f7f8 fd5e 	bl	8001714 <_sbrk>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d102      	bne.n	8008c62 <_sbrk_r+0x1a>
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	b103      	cbz	r3, 8008c62 <_sbrk_r+0x1a>
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	bd38      	pop	{r3, r4, r5, pc}
 8008c64:	20004f00 	.word	0x20004f00

08008c68 <_realloc_r>:
 8008c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c6c:	4607      	mov	r7, r0
 8008c6e:	4614      	mov	r4, r2
 8008c70:	460d      	mov	r5, r1
 8008c72:	b921      	cbnz	r1, 8008c7e <_realloc_r+0x16>
 8008c74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c78:	4611      	mov	r1, r2
 8008c7a:	f7ff bbc7 	b.w	800840c <_malloc_r>
 8008c7e:	b92a      	cbnz	r2, 8008c8c <_realloc_r+0x24>
 8008c80:	f7ff fb58 	bl	8008334 <_free_r>
 8008c84:	4625      	mov	r5, r4
 8008c86:	4628      	mov	r0, r5
 8008c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c8c:	f000 f906 	bl	8008e9c <_malloc_usable_size_r>
 8008c90:	4284      	cmp	r4, r0
 8008c92:	4606      	mov	r6, r0
 8008c94:	d802      	bhi.n	8008c9c <_realloc_r+0x34>
 8008c96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c9a:	d8f4      	bhi.n	8008c86 <_realloc_r+0x1e>
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	f7ff fbb4 	bl	800840c <_malloc_r>
 8008ca4:	4680      	mov	r8, r0
 8008ca6:	b908      	cbnz	r0, 8008cac <_realloc_r+0x44>
 8008ca8:	4645      	mov	r5, r8
 8008caa:	e7ec      	b.n	8008c86 <_realloc_r+0x1e>
 8008cac:	42b4      	cmp	r4, r6
 8008cae:	4622      	mov	r2, r4
 8008cb0:	4629      	mov	r1, r5
 8008cb2:	bf28      	it	cs
 8008cb4:	4632      	movcs	r2, r6
 8008cb6:	f7ff fb2f 	bl	8008318 <memcpy>
 8008cba:	4629      	mov	r1, r5
 8008cbc:	4638      	mov	r0, r7
 8008cbe:	f7ff fb39 	bl	8008334 <_free_r>
 8008cc2:	e7f1      	b.n	8008ca8 <_realloc_r+0x40>

08008cc4 <_strtol_l.isra.0>:
 8008cc4:	2b24      	cmp	r3, #36	@ 0x24
 8008cc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cca:	4686      	mov	lr, r0
 8008ccc:	4690      	mov	r8, r2
 8008cce:	d801      	bhi.n	8008cd4 <_strtol_l.isra.0+0x10>
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d106      	bne.n	8008ce2 <_strtol_l.isra.0+0x1e>
 8008cd4:	f7ff faf4 	bl	80082c0 <__errno>
 8008cd8:	2316      	movs	r3, #22
 8008cda:	6003      	str	r3, [r0, #0]
 8008cdc:	2000      	movs	r0, #0
 8008cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ce2:	4834      	ldr	r0, [pc, #208]	@ (8008db4 <_strtol_l.isra.0+0xf0>)
 8008ce4:	460d      	mov	r5, r1
 8008ce6:	462a      	mov	r2, r5
 8008ce8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008cec:	5d06      	ldrb	r6, [r0, r4]
 8008cee:	f016 0608 	ands.w	r6, r6, #8
 8008cf2:	d1f8      	bne.n	8008ce6 <_strtol_l.isra.0+0x22>
 8008cf4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008cf6:	d110      	bne.n	8008d1a <_strtol_l.isra.0+0x56>
 8008cf8:	782c      	ldrb	r4, [r5, #0]
 8008cfa:	2601      	movs	r6, #1
 8008cfc:	1c95      	adds	r5, r2, #2
 8008cfe:	f033 0210 	bics.w	r2, r3, #16
 8008d02:	d115      	bne.n	8008d30 <_strtol_l.isra.0+0x6c>
 8008d04:	2c30      	cmp	r4, #48	@ 0x30
 8008d06:	d10d      	bne.n	8008d24 <_strtol_l.isra.0+0x60>
 8008d08:	782a      	ldrb	r2, [r5, #0]
 8008d0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008d0e:	2a58      	cmp	r2, #88	@ 0x58
 8008d10:	d108      	bne.n	8008d24 <_strtol_l.isra.0+0x60>
 8008d12:	786c      	ldrb	r4, [r5, #1]
 8008d14:	3502      	adds	r5, #2
 8008d16:	2310      	movs	r3, #16
 8008d18:	e00a      	b.n	8008d30 <_strtol_l.isra.0+0x6c>
 8008d1a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008d1c:	bf04      	itt	eq
 8008d1e:	782c      	ldrbeq	r4, [r5, #0]
 8008d20:	1c95      	addeq	r5, r2, #2
 8008d22:	e7ec      	b.n	8008cfe <_strtol_l.isra.0+0x3a>
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d1f6      	bne.n	8008d16 <_strtol_l.isra.0+0x52>
 8008d28:	2c30      	cmp	r4, #48	@ 0x30
 8008d2a:	bf14      	ite	ne
 8008d2c:	230a      	movne	r3, #10
 8008d2e:	2308      	moveq	r3, #8
 8008d30:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008d34:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008d38:	2200      	movs	r2, #0
 8008d3a:	fbbc f9f3 	udiv	r9, ip, r3
 8008d3e:	4610      	mov	r0, r2
 8008d40:	fb03 ca19 	mls	sl, r3, r9, ip
 8008d44:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008d48:	2f09      	cmp	r7, #9
 8008d4a:	d80f      	bhi.n	8008d6c <_strtol_l.isra.0+0xa8>
 8008d4c:	463c      	mov	r4, r7
 8008d4e:	42a3      	cmp	r3, r4
 8008d50:	dd1b      	ble.n	8008d8a <_strtol_l.isra.0+0xc6>
 8008d52:	1c57      	adds	r7, r2, #1
 8008d54:	d007      	beq.n	8008d66 <_strtol_l.isra.0+0xa2>
 8008d56:	4581      	cmp	r9, r0
 8008d58:	d314      	bcc.n	8008d84 <_strtol_l.isra.0+0xc0>
 8008d5a:	d101      	bne.n	8008d60 <_strtol_l.isra.0+0x9c>
 8008d5c:	45a2      	cmp	sl, r4
 8008d5e:	db11      	blt.n	8008d84 <_strtol_l.isra.0+0xc0>
 8008d60:	fb00 4003 	mla	r0, r0, r3, r4
 8008d64:	2201      	movs	r2, #1
 8008d66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d6a:	e7eb      	b.n	8008d44 <_strtol_l.isra.0+0x80>
 8008d6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008d70:	2f19      	cmp	r7, #25
 8008d72:	d801      	bhi.n	8008d78 <_strtol_l.isra.0+0xb4>
 8008d74:	3c37      	subs	r4, #55	@ 0x37
 8008d76:	e7ea      	b.n	8008d4e <_strtol_l.isra.0+0x8a>
 8008d78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008d7c:	2f19      	cmp	r7, #25
 8008d7e:	d804      	bhi.n	8008d8a <_strtol_l.isra.0+0xc6>
 8008d80:	3c57      	subs	r4, #87	@ 0x57
 8008d82:	e7e4      	b.n	8008d4e <_strtol_l.isra.0+0x8a>
 8008d84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d88:	e7ed      	b.n	8008d66 <_strtol_l.isra.0+0xa2>
 8008d8a:	1c53      	adds	r3, r2, #1
 8008d8c:	d108      	bne.n	8008da0 <_strtol_l.isra.0+0xdc>
 8008d8e:	2322      	movs	r3, #34	@ 0x22
 8008d90:	f8ce 3000 	str.w	r3, [lr]
 8008d94:	4660      	mov	r0, ip
 8008d96:	f1b8 0f00 	cmp.w	r8, #0
 8008d9a:	d0a0      	beq.n	8008cde <_strtol_l.isra.0+0x1a>
 8008d9c:	1e69      	subs	r1, r5, #1
 8008d9e:	e006      	b.n	8008dae <_strtol_l.isra.0+0xea>
 8008da0:	b106      	cbz	r6, 8008da4 <_strtol_l.isra.0+0xe0>
 8008da2:	4240      	negs	r0, r0
 8008da4:	f1b8 0f00 	cmp.w	r8, #0
 8008da8:	d099      	beq.n	8008cde <_strtol_l.isra.0+0x1a>
 8008daa:	2a00      	cmp	r2, #0
 8008dac:	d1f6      	bne.n	8008d9c <_strtol_l.isra.0+0xd8>
 8008dae:	f8c8 1000 	str.w	r1, [r8]
 8008db2:	e794      	b.n	8008cde <_strtol_l.isra.0+0x1a>
 8008db4:	08008fdc 	.word	0x08008fdc

08008db8 <_strtol_r>:
 8008db8:	f7ff bf84 	b.w	8008cc4 <_strtol_l.isra.0>

08008dbc <_strtoul_l.isra.0>:
 8008dbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008dc0:	4e34      	ldr	r6, [pc, #208]	@ (8008e94 <_strtoul_l.isra.0+0xd8>)
 8008dc2:	4686      	mov	lr, r0
 8008dc4:	460d      	mov	r5, r1
 8008dc6:	4628      	mov	r0, r5
 8008dc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dcc:	5d37      	ldrb	r7, [r6, r4]
 8008dce:	f017 0708 	ands.w	r7, r7, #8
 8008dd2:	d1f8      	bne.n	8008dc6 <_strtoul_l.isra.0+0xa>
 8008dd4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008dd6:	d110      	bne.n	8008dfa <_strtoul_l.isra.0+0x3e>
 8008dd8:	782c      	ldrb	r4, [r5, #0]
 8008dda:	2701      	movs	r7, #1
 8008ddc:	1c85      	adds	r5, r0, #2
 8008dde:	f033 0010 	bics.w	r0, r3, #16
 8008de2:	d115      	bne.n	8008e10 <_strtoul_l.isra.0+0x54>
 8008de4:	2c30      	cmp	r4, #48	@ 0x30
 8008de6:	d10d      	bne.n	8008e04 <_strtoul_l.isra.0+0x48>
 8008de8:	7828      	ldrb	r0, [r5, #0]
 8008dea:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008dee:	2858      	cmp	r0, #88	@ 0x58
 8008df0:	d108      	bne.n	8008e04 <_strtoul_l.isra.0+0x48>
 8008df2:	786c      	ldrb	r4, [r5, #1]
 8008df4:	3502      	adds	r5, #2
 8008df6:	2310      	movs	r3, #16
 8008df8:	e00a      	b.n	8008e10 <_strtoul_l.isra.0+0x54>
 8008dfa:	2c2b      	cmp	r4, #43	@ 0x2b
 8008dfc:	bf04      	itt	eq
 8008dfe:	782c      	ldrbeq	r4, [r5, #0]
 8008e00:	1c85      	addeq	r5, r0, #2
 8008e02:	e7ec      	b.n	8008dde <_strtoul_l.isra.0+0x22>
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1f6      	bne.n	8008df6 <_strtoul_l.isra.0+0x3a>
 8008e08:	2c30      	cmp	r4, #48	@ 0x30
 8008e0a:	bf14      	ite	ne
 8008e0c:	230a      	movne	r3, #10
 8008e0e:	2308      	moveq	r3, #8
 8008e10:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8008e14:	2600      	movs	r6, #0
 8008e16:	fbb8 f8f3 	udiv	r8, r8, r3
 8008e1a:	fb03 f908 	mul.w	r9, r3, r8
 8008e1e:	ea6f 0909 	mvn.w	r9, r9
 8008e22:	4630      	mov	r0, r6
 8008e24:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008e28:	f1bc 0f09 	cmp.w	ip, #9
 8008e2c:	d810      	bhi.n	8008e50 <_strtoul_l.isra.0+0x94>
 8008e2e:	4664      	mov	r4, ip
 8008e30:	42a3      	cmp	r3, r4
 8008e32:	dd1e      	ble.n	8008e72 <_strtoul_l.isra.0+0xb6>
 8008e34:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8008e38:	d007      	beq.n	8008e4a <_strtoul_l.isra.0+0x8e>
 8008e3a:	4580      	cmp	r8, r0
 8008e3c:	d316      	bcc.n	8008e6c <_strtoul_l.isra.0+0xb0>
 8008e3e:	d101      	bne.n	8008e44 <_strtoul_l.isra.0+0x88>
 8008e40:	45a1      	cmp	r9, r4
 8008e42:	db13      	blt.n	8008e6c <_strtoul_l.isra.0+0xb0>
 8008e44:	fb00 4003 	mla	r0, r0, r3, r4
 8008e48:	2601      	movs	r6, #1
 8008e4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e4e:	e7e9      	b.n	8008e24 <_strtoul_l.isra.0+0x68>
 8008e50:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008e54:	f1bc 0f19 	cmp.w	ip, #25
 8008e58:	d801      	bhi.n	8008e5e <_strtoul_l.isra.0+0xa2>
 8008e5a:	3c37      	subs	r4, #55	@ 0x37
 8008e5c:	e7e8      	b.n	8008e30 <_strtoul_l.isra.0+0x74>
 8008e5e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8008e62:	f1bc 0f19 	cmp.w	ip, #25
 8008e66:	d804      	bhi.n	8008e72 <_strtoul_l.isra.0+0xb6>
 8008e68:	3c57      	subs	r4, #87	@ 0x57
 8008e6a:	e7e1      	b.n	8008e30 <_strtoul_l.isra.0+0x74>
 8008e6c:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8008e70:	e7eb      	b.n	8008e4a <_strtoul_l.isra.0+0x8e>
 8008e72:	1c73      	adds	r3, r6, #1
 8008e74:	d106      	bne.n	8008e84 <_strtoul_l.isra.0+0xc8>
 8008e76:	2322      	movs	r3, #34	@ 0x22
 8008e78:	f8ce 3000 	str.w	r3, [lr]
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	b932      	cbnz	r2, 8008e8e <_strtoul_l.isra.0+0xd2>
 8008e80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e84:	b107      	cbz	r7, 8008e88 <_strtoul_l.isra.0+0xcc>
 8008e86:	4240      	negs	r0, r0
 8008e88:	2a00      	cmp	r2, #0
 8008e8a:	d0f9      	beq.n	8008e80 <_strtoul_l.isra.0+0xc4>
 8008e8c:	b106      	cbz	r6, 8008e90 <_strtoul_l.isra.0+0xd4>
 8008e8e:	1e69      	subs	r1, r5, #1
 8008e90:	6011      	str	r1, [r2, #0]
 8008e92:	e7f5      	b.n	8008e80 <_strtoul_l.isra.0+0xc4>
 8008e94:	08008fdc 	.word	0x08008fdc

08008e98 <_strtoul_r>:
 8008e98:	f7ff bf90 	b.w	8008dbc <_strtoul_l.isra.0>

08008e9c <_malloc_usable_size_r>:
 8008e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ea0:	1f18      	subs	r0, r3, #4
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	bfbc      	itt	lt
 8008ea6:	580b      	ldrlt	r3, [r1, r0]
 8008ea8:	18c0      	addlt	r0, r0, r3
 8008eaa:	4770      	bx	lr

08008eac <_init>:
 8008eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eae:	bf00      	nop
 8008eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eb2:	bc08      	pop	{r3}
 8008eb4:	469e      	mov	lr, r3
 8008eb6:	4770      	bx	lr

08008eb8 <_fini>:
 8008eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eba:	bf00      	nop
 8008ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ebe:	bc08      	pop	{r3}
 8008ec0:	469e      	mov	lr, r3
 8008ec2:	4770      	bx	lr
