CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK,VAR_0
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT,VAR_1
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK,VAR_2
RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT,VAR_3
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET,VAR_4
RLC_PG_CNTL__GFX_POWER_GATING_SRC_MASK,VAR_5
RLC_SAVE_AND_RESTORE_STARTING_OFFSET,VAR_6
RREG32,FUNC_0
WREG32,FUNC_1
lower_32_bits,FUNC_2
mmCP_RB_WPTR_POLL_CNTL,VAR_7
mmRLC_AUTO_PG_CTRL,VAR_8
mmRLC_GPM_SCRATCH_ADDR,VAR_9
mmRLC_GPM_SCRATCH_DATA,VAR_10
mmRLC_JUMP_TABLE_RESTORE,VAR_11
mmRLC_PG_CNTL,VAR_12
mmRLC_PG_DELAY,VAR_13
mmRLC_PG_DELAY_2,VAR_14
mmRLC_SAVE_AND_RESTORE_BASE,VAR_15
upper_32_bits,FUNC_3
gfx_v7_0_init_gfx_cgpg,FUNC_4
adev,VAR_16
data,VAR_17
orig,VAR_18
i,VAR_19
