Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar  9 22:16:41 2025
| Host         : DESKTOP-2CUDO2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_100_timing_summary_routed.rpt -pb counter_100_timing_summary_routed.pb -rpx counter_100_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_100
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUNSTOP/r_1kHz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.462        0.000                      0                  129        0.236        0.000                      0                  129        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.462        0.000                      0                  129        0.236        0.000                      0                  129        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 U_Counter_Tick_msec/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick_msec/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.281ns (30.707%)  route 2.891ns (69.293%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.624     5.145    U_Counter_Tick_msec/CLK
    SLICE_X60Y29         FDCE                                         r  U_Counter_Tick_msec/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  U_Counter_Tick_msec/counter_reg_reg[12]/Q
                         net (fo=8, routed)           0.784     6.407    U_Counter_Tick_msec/msec[12]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.327     6.734 r  U_Counter_Tick_msec/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.603     7.337    U_Counter_Tick_msec/counter_reg[13]_i_4_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.326     7.663 r  U_Counter_Tick_msec/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.687     8.350    U_Counter_Tick_msec/counter_reg[13]_i_3_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.150     8.500 r  U_Counter_Tick_msec/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.817     9.317    U_Counter_Tick_msec/counter_next[0]
    SLICE_X61Y28         FDCE                                         r  U_Counter_Tick_msec/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    U_Counter_Tick_msec/CLK
    SLICE_X61Y28         FDCE                                         r  U_Counter_Tick_msec/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)       -0.307    14.779    U_Counter_Tick_msec/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.087ns (25.168%)  route 3.232ns (74.832%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.189     9.341    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.465 r  U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.465    U_Tick_100hz/r_counter_0[18]
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.031    15.142    U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.117ns (25.684%)  route 3.232ns (74.316%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.189     9.341    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.154     9.495 r  U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.495    U_Tick_100hz/r_counter_0[19]
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.075    15.186    U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.087ns (26.181%)  route 3.065ns (73.819%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.022     9.174    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.298 r  U_Tick_100hz/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.298    U_Tick_100hz/r_counter_0[10]
    SLICE_X59Y29         FDCE                                         r  U_Tick_100hz/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y29         FDCE                                         r  U_Tick_100hz/r_counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Tick_100hz/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.115ns (26.675%)  route 3.065ns (73.325%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.022     9.174    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.152     9.326 r  U_Tick_100hz/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.326    U_Tick_100hz/r_counter_0[13]
    SLICE_X59Y29         FDCE                                         r  U_Tick_100hz/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y29         FDCE                                         r  U_Tick_100hz/r_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Tick_100hz/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.087ns (26.603%)  route 2.999ns (73.397%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.956     9.108    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.232 r  U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.232    U_Tick_100hz/r_counter_0[14]
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.029    15.140    U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.087ns (26.616%)  route 2.997ns (73.384%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.954     9.106    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  U_Tick_100hz/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.230    U_Tick_100hz/r_counter_0[15]
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[15]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.031    15.142    U_Tick_100hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.113ns (27.067%)  route 2.999ns (72.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.956     9.108    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.258 r  U_Tick_100hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.258    U_Tick_100hz/r_counter_0[17]
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.075    15.186    U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.113ns (27.080%)  route 2.997ns (72.920%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 r  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 r  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.954     9.106    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.150     9.256 r  U_Tick_100hz/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.256    U_Tick_100hz/r_counter_0[16]
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.848    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
                         clock pessimism              0.298    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)        0.075    15.186    U_Tick_100hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_tick_100Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.963ns (24.716%)  route 2.933ns (75.284%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    U_Tick_100hz/CLK
    SLICE_X59Y30         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_Tick_100hz/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.064     6.630    U_Tick_100hz/r_counter[16]
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.296     6.926 f  U_Tick_100hz/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.404     7.330    U_Tick_100hz/r_counter[19]_i_5_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.454 f  U_Tick_100hz/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.575     8.028    U_Tick_100hz/r_counter[19]_i_3_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.152 r  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.890     9.042    U_Tick_100hz/r_tick_100Hz
    SLICE_X58Y28         FDCE                                         r  U_Tick_100hz/r_tick_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    U_Tick_100hz/CLK
    SLICE_X58Y28         FDCE                                         r  U_Tick_100hz/r_tick_100Hz_reg/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)       -0.105    14.981    U_Tick_100hz/r_tick_100Hz_reg
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.441    U_Control_Unit/CLK
    SLICE_X54Y30         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.148     1.753    U_Control_Unit/state[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  U_Control_Unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_Control_Unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X54Y30         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     1.954    U_Control_Unit/CLK
    SLICE_X54Y30         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y30         FDPE (Hold_fdpe_C_D)         0.121     1.562    U_Control_Unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.444%)  route 0.173ns (45.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.441    U_Control_Unit/CLK
    SLICE_X54Y30         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.173     1.778    U_Control_Unit/state[0]
    SLICE_X54Y30         LUT4 (Prop_lut4_I2_O)        0.043     1.821 r  U_Control_Unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_Control_Unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     1.954    U_Control_Unit/CLK
    SLICE_X54Y30         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.131     1.572    U_Control_Unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_Control_Unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_Unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.682%)  route 0.173ns (45.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.441    U_Control_Unit/CLK
    SLICE_X54Y30         FDPE                                         r  U_Control_Unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  U_Control_Unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.173     1.778    U_Control_Unit/state[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.823 r  U_Control_Unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_Control_Unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     1.954    U_Control_Unit/CLK
    SLICE_X54Y30         FDCE                                         r  U_Control_Unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121     1.562    U_Control_Unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_RUNSTOP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_RUNSTOP/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.583%)  route 0.213ns (50.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.556     1.439    U_BTN_Debounce_RUNSTOP/CLK
    SLICE_X54Y28         FDCE                                         r  U_BTN_Debounce_RUNSTOP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  U_BTN_Debounce_RUNSTOP/counter_reg[0]/Q
                         net (fo=3, routed)           0.213     1.816    U_BTN_Debounce_RUNSTOP/counter[0]
    SLICE_X54Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.861 r  U_BTN_Debounce_RUNSTOP/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    U_BTN_Debounce_RUNSTOP/counter_1[0]
    SLICE_X54Y28         FDCE                                         r  U_BTN_Debounce_RUNSTOP/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    U_BTN_Debounce_RUNSTOP/CLK
    SLICE_X54Y28         FDCE                                         r  U_BTN_Debounce_RUNSTOP/counter_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y28         FDCE (Hold_fdce_C_D)         0.120     1.559    U_BTN_Debounce_RUNSTOP/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.467    U_Tick_100hz/CLK
    SLICE_X59Y27         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.242     1.850    U_Tick_100hz/r_counter[0]
    SLICE_X59Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    U_Tick_100hz/r_counter_0[0]
    SLICE_X59Y27         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    U_Tick_100hz/CLK
    SLICE_X59Y27         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.092     1.559    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.465    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.244     1.851    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.896    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X63Y24         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850     1.977    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.092     1.557    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.237ns (50.547%)  route 0.232ns (49.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_BTN_Debounce_CLEAR/CLK
    SLICE_X51Y26         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  U_BTN_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.693    U_BTN_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.738 f  U_BTN_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.117     1.855    U_BTN_Debounce_CLEAR/r_1kHz
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.051     1.906 r  U_BTN_Debounce_CLEAR/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.906    U_BTN_Debounce_CLEAR/counter[8]
    SLICE_X51Y27         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.951    U_BTN_Debounce_CLEAR/CLK
    SLICE_X51Y27         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[8]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X51Y27         FDCE (Hold_fdce_C_D)         0.107     1.559    U_BTN_Debounce_CLEAR/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.231ns (49.906%)  route 0.232ns (50.094%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_BTN_Debounce_CLEAR/CLK
    SLICE_X51Y26         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  U_BTN_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.115     1.693    U_BTN_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X51Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.738 f  U_BTN_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.117     1.855    U_BTN_Debounce_CLEAR/r_1kHz
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  U_BTN_Debounce_CLEAR/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    U_BTN_Debounce_CLEAR/counter[6]
    SLICE_X51Y27         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.951    U_BTN_Debounce_CLEAR/CLK
    SLICE_X51Y27         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[6]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X51Y27         FDCE (Hold_fdce_C_D)         0.092     1.544    U_BTN_Debounce_CLEAR/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.231ns (47.655%)  route 0.254ns (52.345%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.467    U_Tick_100hz/CLK
    SLICE_X59Y27         FDCE                                         r  U_Tick_100hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_Tick_100hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.124     1.732    U_Tick_100hz/r_counter[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.777 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          0.130     1.907    U_Tick_100hz/r_tick_100Hz
    SLICE_X59Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  U_Tick_100hz/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.952    U_Tick_100hz/r_counter_0[1]
    SLICE_X59Y27         FDCE                                         r  U_Tick_100hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    U_Tick_100hz/CLK
    SLICE_X59Y27         FDCE                                         r  U_Tick_100hz/r_counter_reg[1]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.092     1.559    U_Tick_100hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_tick_100Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick_msec/counter_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.230%)  route 0.235ns (55.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.467    U_Tick_100hz/CLK
    SLICE_X58Y28         FDCE                                         r  U_Tick_100hz/r_tick_100Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Tick_100hz/r_tick_100Hz_reg/Q
                         net (fo=1, routed)           0.102     1.710    U_Control_Unit/w_tick_100Hz
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.755 r  U_Control_Unit/counter_reg[13]_i_1/O
                         net (fo=14, routed)          0.133     1.888    U_Counter_Tick_msec/E[0]
    SLICE_X60Y29         FDCE                                         r  U_Counter_Tick_msec/counter_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    U_Counter_Tick_msec/CLK
    SLICE_X60Y29         FDCE                                         r  U_Counter_Tick_msec/counter_reg_reg[10]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_CE)       -0.016     1.466    U_Counter_Tick_msec/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y27   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y29   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y29   U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y27   U_BTN_Debounce_CLEAR/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y30   U_BTN_Debounce_CLEAR/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Counter_Tick_msec/counter_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Counter_Tick_msec/counter_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Counter_Tick_msec/counter_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Counter_Tick_msec/counter_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Counter_Tick_msec/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Tick_100hz/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Tick_100hz/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Tick_100hz/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   U_Tick_100hz/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_Tick_100hz/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y27   U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   U_BTN_Debounce_CLEAR/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y27   U_BTN_Debounce_CLEAR/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y28   U_BTN_Debounce_CLEAR/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y30   U_BTN_Debounce_CLEAR/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   U_BTN_Debounce_CLEAR/r_1kHz_reg/C



