{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a name=\"top\"></a><img src=\"source/SpinalHDL.png\" alt=\"SpinalHDL based on Scala\" style=\"width:320px;\" />"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "  Before running Spinal HDL code, be sure to load SpinalHDL Libraries  \n",
    "**Note** : This may be a little slow when the first time load, please wait a moment to download Lib from remote.)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[36mpath\u001b[39m: \u001b[32mString\u001b[39m = \u001b[32m\"/Users/domenic/Documents/Spinal-bootcamp/source/load-spinal.sc\"\u001b[39m"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-spinal.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Hierarchy\n",
    "========="
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Component \n",
    "\n",
    "Like in VHDL and Verilog, you can define components that can be used to build a design hierarchy. However, in SpinalHDL, you donâ€™t need to bind their ports at instantiation\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mSub\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Sub extends Component{\n",
    "  val a = in UInt(8 bits)\n",
    "  val b = out UInt()    \n",
    "  b :=  a\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:30:54\n",
      "[Progress] at 0.000 : Elaborate components\n",
      "[Progress] at 0.127 : Checks and transforms\n",
      "[Progress] at 0.190 : Generate Verilog\n",
      "[Done] at 0.288\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : Top\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module Top (\n",
      "  input      [7:0]    a,\n",
      "  output     [7:0]    b\n",
      ");\n",
      "  wire       [7:0]    u_sub_b;\n",
      "\n",
      "  Sub u_sub (\n",
      "    .a    (a[7:0]        ), //i\n",
      "    .b    (u_sub_b[7:0]  )  //o\n",
      "  );\n",
      "  assign b = u_sub_b;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Sub (\n",
      "  input      [7:0]    a,\n",
      "  output     [7:0]    b\n",
      ");\n",
      "\n",
      "  assign b = a;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val a = in UInt(8 bits)\n",
    "  val b = out UInt(8 bits) \n",
    "    \n",
    "  val u_sub = new Sub \n",
    "  u_sub.a := a\n",
    "  b := u_sub.b\n",
    "}\n",
    "showRtl(new Top) "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Full adder"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:32:52\n",
      "[Progress] at 118.258 : Elaborate components\n",
      "[Progress] at 118.277 : Checks and transforms\n",
      "[Progress] at 118.308 : Generate Verilog\n",
      "[Warning] 50 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 118.360\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : Adder\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module Adder (\n",
      ");\n",
      "  wire                _zz_1;\n",
      "  wire                _zz_2;\n",
      "  wire                _zz_3;\n",
      "  wire                _zz_4;\n",
      "  wire                _zz_5;\n",
      "  wire                _zz_6;\n",
      "  wire                _zz_7;\n",
      "  wire                _zz_8;\n",
      "  wire                _zz_9;\n",
      "  wire                _zz_10;\n",
      "  wire                _zz_11;\n",
      "  wire                _zz_12;\n",
      "  wire                _zz_13;\n",
      "  wire                _zz_14;\n",
      "  wire                _zz_15;\n",
      "  wire                _zz_16;\n",
      "  wire                _zz_17;\n",
      "  wire                _zz_18;\n",
      "  wire                _zz_19;\n",
      "  wire                _zz_20;\n",
      "  wire                _zz_21;\n",
      "  wire                _zz_22;\n",
      "  wire                _zz_23;\n",
      "  wire                _zz_24;\n",
      "  wire                _zz_25;\n",
      "  wire                _zz_26;\n",
      "  wire                _zz_27;\n",
      "  wire                _zz_28;\n",
      "  wire                cell0_io_sum;\n",
      "  wire                cell0_io_cout;\n",
      "  wire                cell1_io_sum;\n",
      "  wire                cell1_io_cout;\n",
      "  wire                cellArray_0_io_sum;\n",
      "  wire                cellArray_0_io_cout;\n",
      "  wire                cellArray_1_io_sum;\n",
      "  wire                cellArray_1_io_cout;\n",
      "  wire                cellArray_2_io_sum;\n",
      "  wire                cellArray_2_io_cout;\n",
      "  wire                cellArray_3_io_sum;\n",
      "  wire                cellArray_3_io_cout;\n",
      "  wire                cellArray_4_io_sum;\n",
      "  wire                cellArray_4_io_cout;\n",
      "  wire                cellArray_5_io_sum;\n",
      "  wire                cellArray_5_io_cout;\n",
      "  wire                cellArray_6_io_sum;\n",
      "  wire                cellArray_6_io_cout;\n",
      "  wire                cellArray_7_io_sum;\n",
      "  wire                cellArray_7_io_cout;\n",
      "\n",
      "  AdderCell cell0 (\n",
      "    .io_a       (_zz_1          ), //i\n",
      "    .io_b       (_zz_2          ), //i\n",
      "    .io_cin     (_zz_3          ), //i\n",
      "    .io_sum     (cell0_io_sum   ), //o\n",
      "    .io_cout    (cell0_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cell1 (\n",
      "    .io_a       (_zz_4          ), //i\n",
      "    .io_b       (_zz_5          ), //i\n",
      "    .io_cin     (cell0_io_cout  ), //i\n",
      "    .io_sum     (cell1_io_sum   ), //o\n",
      "    .io_cout    (cell1_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_0 (\n",
      "    .io_a       (_zz_6                ), //i\n",
      "    .io_b       (_zz_7                ), //i\n",
      "    .io_cin     (_zz_8                ), //i\n",
      "    .io_sum     (cellArray_0_io_sum   ), //o\n",
      "    .io_cout    (cellArray_0_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_1 (\n",
      "    .io_a       (_zz_9                ), //i\n",
      "    .io_b       (_zz_10               ), //i\n",
      "    .io_cin     (cellArray_0_io_cout  ), //i\n",
      "    .io_sum     (cellArray_1_io_sum   ), //o\n",
      "    .io_cout    (cellArray_1_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_2 (\n",
      "    .io_a       (_zz_11               ), //i\n",
      "    .io_b       (_zz_12               ), //i\n",
      "    .io_cin     (_zz_13               ), //i\n",
      "    .io_sum     (cellArray_2_io_sum   ), //o\n",
      "    .io_cout    (cellArray_2_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_3 (\n",
      "    .io_a       (_zz_14               ), //i\n",
      "    .io_b       (_zz_15               ), //i\n",
      "    .io_cin     (_zz_16               ), //i\n",
      "    .io_sum     (cellArray_3_io_sum   ), //o\n",
      "    .io_cout    (cellArray_3_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_4 (\n",
      "    .io_a       (_zz_17               ), //i\n",
      "    .io_b       (_zz_18               ), //i\n",
      "    .io_cin     (_zz_19               ), //i\n",
      "    .io_sum     (cellArray_4_io_sum   ), //o\n",
      "    .io_cout    (cellArray_4_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_5 (\n",
      "    .io_a       (_zz_20               ), //i\n",
      "    .io_b       (_zz_21               ), //i\n",
      "    .io_cin     (_zz_22               ), //i\n",
      "    .io_sum     (cellArray_5_io_sum   ), //o\n",
      "    .io_cout    (cellArray_5_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_6 (\n",
      "    .io_a       (_zz_23               ), //i\n",
      "    .io_b       (_zz_24               ), //i\n",
      "    .io_cin     (_zz_25               ), //i\n",
      "    .io_sum     (cellArray_6_io_sum   ), //o\n",
      "    .io_cout    (cellArray_6_io_cout  )  //o\n",
      "  );\n",
      "  AdderCell cellArray_7 (\n",
      "    .io_a       (_zz_26               ), //i\n",
      "    .io_b       (_zz_27               ), //i\n",
      "    .io_cin     (_zz_28               ), //i\n",
      "    .io_sum     (cellArray_7_io_sum   ), //o\n",
      "    .io_cout    (cellArray_7_io_cout  )  //o\n",
      "  );\n",
      "\n",
      "endmodule\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "//AdderCell replaced by AdderCell\n",
      "\n",
      "module AdderCell (\n",
      "  input               io_a,\n",
      "  input               io_b,\n",
      "  input               io_cin,\n",
      "  output              io_sum,\n",
      "  output              io_cout\n",
      ");\n",
      "\n",
      "  assign io_sum = ((io_a ^ io_b) ^ io_cin);\n",
      "  assign io_cout = (((io_a && io_b) || (io_a && io_cin)) || (io_b && io_cin));\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mAdderCell\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mAdder\u001b[39m"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class AdderCell extends Component {\n",
    "  //Declaring all in/out in an io Bundle is probably a good practice\n",
    "  val io = new Bundle {\n",
    "    val a, b, cin = in Bool\n",
    "    val sum, cout = out Bool\n",
    "  }\n",
    "  //Do some logic\n",
    "  io.sum := io.a ^ io.b ^ io.cin\n",
    "  io.cout := (io.a & io.b) | (io.a & io.cin) | (io.b & io.cin)\n",
    "}\n",
    "\n",
    "class Adder(width: Int) extends Component {\n",
    " \n",
    "  //Create 2 AdderCell\n",
    "  val cell0 = new AdderCell\n",
    "  val cell1 = new AdderCell\n",
    "  cell1.io.cin := cell0.io.cout   //Connect cout of cell0 to cin of cell1\n",
    "\n",
    "  // Another example which create an array of ArrayCell\n",
    "  val cellArray = Array.fill(width)(new AdderCell)\n",
    "  cellArray(1).io.cin := cellArray(0).io.cout   //Connect cout of cell(0) to cin of cell(1)\n",
    " \n",
    "}\n",
    "showRtl(new Adder(8)) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0-->1\n",
      "1-->2\n",
      "2-->3\n",
      "3-->4\n",
      "4-->5\n",
      "5-->6\n",
      "6-->7\n",
      "7-->8\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[36mres4\u001b[39m: \u001b[32mInt\u001b[39m = \u001b[32m8\u001b[39m"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Range(1,9).foldLeft(0)((a,b)=>{println(s\"$a-->$b\");b})"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Input / output definition\n",
    "The syntax to define inputs and outputs is the following:\n",
    "\n",
    "Syntax | Description | Return\n",
    "-|-|-\n",
    "in/out Bool | Create an input/output Bool | Bool\n",
    "in/out Bits/UInt/SInt[(x bit)] | Create an input/output of the corresponding type | T\n",
    "in/out(T) | For all other data types, you should add the brackets around it.<br> Sorry this is a Scala limitation. | T\n",
    "master/slave(T) | This syntax is provided by the spinal.lib. T should extend IMasterSlave : <br>Some documentation is available here |T"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:35:04\n",
      "[Progress] at 249.852 : Elaborate components\n",
      "[Progress] at 249.871 : Checks and transforms\n",
      "[Progress] at 249.874 : Generate Verilog\n",
      "[Done] at 249.906\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : Top\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module Top (\n",
      "  input               a_valid,\n",
      "  input      [7:0]    a_payload,\n",
      "  output              b_valid,\n",
      "  output     [7:0]    b_payload\n",
      ");\n",
      "\n",
      "  assign b_valid = a_valid;\n",
      "  assign b_payload = a_payload;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    " class Top extends Component{\n",
    "  val a = slave Flow(UInt(8 bits))\n",
    "  val b = master Flow(UInt(8 bits)) \n",
    "  b << a //  b <> a also ok\n",
    "}\n",
    "showRtl(new Top) "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "There are some rules to follow with component interconnection:\n",
    "\n",
    "- Components can only read output and input signals of child components\n",
    "- Components can read their own output port values (unlike VHDL)\n",
    "\n",
    "### Jump wireï¼ˆé£žçº¿ï¼‰\n",
    "If for some reason, you need to read signals from far away in the hierarchy (debug, temporal patch) \n",
    "you can do it by using the value returned by **`some.where.else.theSignal.pull()`**."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:37:21\n",
      "[Progress] at 387.448 : Elaborate components\n",
      "[Progress] at 387.463 : Checks and transforms\n",
      "[Progress] at 387.483 : Generate Verilog\n",
      "[Warning] 1 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 387.518\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : xxTop\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module xxTop (\n",
      "  input               start,\n",
      "  output     [7:0]    xx,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire                ctrl_end_1;\n",
      "  wire       [7:0]    ctrl__zz_1;\n",
      "\n",
      "  xxCtrl ctrl (\n",
      "    .start    (start            ), //i\n",
      "    .end_1    (ctrl_end_1       ), //o\n",
      "    ._zz_1    (ctrl__zz_1[7:0]  ), //o\n",
      "    .clk      (clk              ), //i\n",
      "    .reset    (reset            )  //i\n",
      "  );\n",
      "  assign xx = ctrl__zz_1;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module xxCtrl (\n",
      "  input               start,\n",
      "  output              end_1,\n",
      "  output     [7:0]    _zz_1,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  reg        [7:0]    counter;\n",
      "\n",
      "  assign end_1 = (counter == 8'hff);\n",
      "  assign _zz_1 = counter;\n",
      "  always @ (posedge clk or posedge reset) begin\n",
      "    if (reset) begin\n",
      "      counter <= 8'h0;\n",
      "    end else begin\n",
      "      if(start)begin\n",
      "        counter <= 8'h0;\n",
      "      end else begin\n",
      "        counter <= (counter + 8'h01);\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mxxCtrl\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mxxTop\u001b[39m"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class xxCtrl extends Component{\n",
    "  val start   = in Bool()\n",
    "  val end     = out Bool()\n",
    "  val counter = Reg(UInt(8 bits)) init 0\n",
    "  when(start){counter.clearAll}\n",
    "  .otherwise{counter := counter + 1}\n",
    "  end := counter === 255\n",
    "}\n",
    "\n",
    "class xxTop extends Component{\n",
    "    val start = in Bool()    \n",
    "    val xx = out UInt()\n",
    "    \n",
    "    val ctrl = new xxCtrl    \n",
    "    ctrl.start := start\n",
    "    \n",
    "    xx :=  ctrl.counter.pull() //Jump wire auto through IO\n",
    "}\n",
    "showRtl(new xxTop) "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Pruned signals\n",
    "SpinalHDL will never Pruned signals with names, for those resones:\n",
    "\n",
    "- Sometime they are used for debug purposes in the wave\n",
    "- Sometime, they should be part of the usefull RTL, but the user forgot to connect something to realy make them usefull. If they are removed from the netlist that's realy confusing to the user, and kind of hard to trace back where the missing connection is\n",
    "- It allow to design things without having the whole thing done and look at the wave already"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:41:07\n",
      "[Progress] at 612.716 : Elaborate components\n",
      "[Progress] at 612.717 : Checks and transforms\n",
      "[Progress] at 612.719 : Generate Verilog\n",
      "[Warning] 2 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 612.742\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : TopLevel\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module TopLevel (\n",
      ");\n",
      "  wire       [7:0]    notRemoved1;\n",
      "  wire       [7:0]    notRemoved2;\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTopLevel\u001b[39m"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class TopLevel extends Component { \n",
    "  val notRemoved1 = UInt(8 bits)\n",
    "  val notRemoved2 = UInt(8 bits) \n",
    "  Reg(UInt(8 bits)) init 0  //pruned signal without name without loads\n",
    "}\n",
    "showRtl(new TopLevel)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generic(VHDL) / Parameter(Verilog)\n",
    "If you want to parameterize your component, you can give parameters to the constructor of the component as follows:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:43:17\n",
      "[Progress] at 743.009 : Elaborate components\n",
      "[Progress] at 743.011 : Checks and transforms\n",
      "[Progress] at 743.013 : Generate Verilog\n",
      "[Done] at 743.030\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : MyAdder\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module MyAdder (\n",
      "  input      [7:0]    io_a,\n",
      "  input      [7:0]    io_b,\n",
      "  output     [7:0]    io_result\n",
      ");\n",
      "\n",
      "  assign io_result = (io_a + io_b);\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mMyAdder\u001b[39m"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class MyAdder(width: BitCount) extends Component {\n",
    "  val io = new Bundle{\n",
    "    val a,b    = in UInt(width)\n",
    "    val result = out UInt(width)\n",
    "  }\n",
    "  io.result := io.a + io.b\n",
    "}\n",
    "\n",
    "showRtl(new MyAdder(8 bits))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "I you have several parameters, it is a good practice to give a specific configuration class as follows:\n",
    "```scala\n",
    "case class MySocConfig(axiFrequency  : HertzNumber,\n",
    "                       onChipRamSize : BigInt,\n",
    "                       cpu           : RiscCoreConfig,\n",
    "                       iCache        : InstructionCacheConfig)\n",
    "\n",
    "class MySoc(config: MySocConfig) extends Component {\n",
    "    ...\n",
    "}\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Function\n",
    "The ways you can use Scala functions to generate hardware are radically different than VHDL/Verilog for many reasons:\n",
    "\n",
    "- You can instantiate registers, combinatorial logic and components inside them.\n",
    "\n",
    "- You donâ€™t have to play with process/@always that limit the scope of assignment of signals\n",
    "\n",
    "- Everything is passed by reference, which allows easy manipulation.\n",
    "For example you can give a bus to a function as an argument, then the function can internaly read/write to it.\n",
    "You can also return a Component, a Bus, or anything else from scala and the scala world."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Component whith function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:46:32\n",
      "[Progress] at 938.265 : Elaborate components\n",
      "[Progress] at 938.266 : Checks and transforms\n",
      "[Progress] at 938.271 : Generate Verilog\n",
      "[Done] at 938.295\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : Top\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module Top (\n",
      "  input      [7:0]    a,\n",
      "  output     [7:0]    b,\n",
      "  output     [7:0]    c\n",
      ");\n",
      "  wire       [7:0]    fix_1_b;\n",
      "\n",
      "  Fix fix_1 (\n",
      "    .a    (a[7:0]        ), //i\n",
      "    .b    (fix_1_b[7:0]  )  //o\n",
      "  );\n",
      "  assign b = a;\n",
      "  assign c = fix_1_b;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module Fix (\n",
      "  input      [7:0]    a,\n",
      "  output     [7:0]    b\n",
      ");\n",
      "\n",
      "  assign b = a;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "  val a = in UInt(8 bits)\n",
    "  val b = out UInt(8 bits) \n",
    "  val c = out UInt(8 bits) \n",
    "    \n",
    "  def pass(x: UInt, n : Int) = {\n",
    "      val ret = UInt(n bits)\n",
    "          ret := x \n",
    "      ret \n",
    "  }\n",
    "    \n",
    "  def pass2(x: UInt) = {\n",
    "      class Fix(n: Int) extends Component {\n",
    "          val a = in UInt()\n",
    "          val b = out  UInt() \n",
    "          b := pass(in(a), n)\n",
    "      }\n",
    "      val res = new Fix(x.getWidth)\n",
    "      res.a := x\n",
    "      res.b\n",
    "  }\n",
    "    b := pass(a,8)\n",
    "    c := pass2(a)\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### RGB to gray\n",
    "For example if you want to convert a Red/Green/Blue color into greyscale by using coefficients, you can use functions to apply them:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:48:28\n",
      "[Progress] at 1054.348 : Elaborate components\n",
      "[Progress] at 1054.349 : Checks and transforms\n",
      "[Progress] at 1054.354 : Generate Verilog\n",
      "[Warning] 4 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 1054.377\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : Top\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module Top (\n",
      ");\n",
      "  wire       [7:0]    _zz_1;\n",
      "  wire       [7:0]    _zz_2;\n",
      "  wire       [15:0]   _zz_3;\n",
      "  wire       [7:0]    _zz_4;\n",
      "  wire       [15:0]   _zz_5;\n",
      "  wire       [7:0]    _zz_6;\n",
      "  wire       [15:0]   _zz_7;\n",
      "  wire       [7:0]    r;\n",
      "  wire       [7:0]    g;\n",
      "  wire       [7:0]    b;\n",
      "  wire       [7:0]    gray;\n",
      "\n",
      "  assign _zz_1 = (_zz_2 + _zz_4);\n",
      "  assign _zz_2 = (_zz_3 >>> 8);\n",
      "  assign _zz_3 = (r * 8'h4c);\n",
      "  assign _zz_4 = (_zz_5 >>> 8);\n",
      "  assign _zz_5 = (g * 8'h66);\n",
      "  assign _zz_6 = (_zz_7 >>> 8);\n",
      "  assign _zz_7 = (b * 8'h4c);\n",
      "  assign gray = (_zz_1 + _zz_6);\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "    // Input RGB color\n",
    "val r, g, b = UInt(8 bits)\n",
    "\n",
    "// Define a function to multiply a UInt by a scala Float value.\n",
    "def coef(value: UInt, by: Float): UInt = (value * U((255*by).toInt, 8 bits) >> 8)\n",
    "\n",
    "// Calculate the gray level\n",
    "val gray = coef(r, 0.3f) + coef(g, 0.4f) + coef(b, 0.3f)\n",
    "}\n",
    "showRtl(new Top) "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Valid Ready Payload bus\n",
    "For instance if you define a simple Valid Ready Payload bus, you can then define some useful functions inside of it."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:50:52\n",
      "[Progress] at 1198.338 : Elaborate components\n",
      "[Progress] at 1198.351 : Checks and transforms\n",
      "[Progress] at 1198.355 : Generate Verilog\n",
      "[Done] at 1198.373\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : Top\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module Top (\n",
      "  input               io_idata_valid,\n",
      "  output              io_idata_ready,\n",
      "  input      [7:0]    io_idata_payload,\n",
      "  output              io_odata_valid,\n",
      "  input               io_odata_ready,\n",
      "  output     [7:0]    io_odata_payload\n",
      ");\n",
      "  wire                myBusFifo_1_io_push_ready;\n",
      "  wire                myBusFifo_1_io_pop_valid;\n",
      "  wire       [7:0]    myBusFifo_1_io_pop_payload;\n",
      "\n",
      "  MyBusFifo myBusFifo_1 (\n",
      "    .io_push_valid      (io_idata_valid                   ), //i\n",
      "    .io_push_ready      (myBusFifo_1_io_push_ready        ), //o\n",
      "    .io_push_payload    (io_idata_payload[7:0]            ), //i\n",
      "    .io_pop_valid       (myBusFifo_1_io_pop_valid         ), //o\n",
      "    .io_pop_ready       (io_odata_ready                   ), //i\n",
      "    .io_pop_payload     (myBusFifo_1_io_pop_payload[7:0]  )  //o\n",
      "  );\n",
      "  assign io_idata_ready = myBusFifo_1_io_push_ready;\n",
      "  assign io_odata_valid = myBusFifo_1_io_pop_valid;\n",
      "  assign io_odata_payload = myBusFifo_1_io_pop_payload;\n",
      "\n",
      "endmodule\n",
      "\n",
      "module MyBusFifo (\n",
      "  input               io_push_valid,\n",
      "  output              io_push_ready,\n",
      "  input      [7:0]    io_push_payload,\n",
      "  output              io_pop_valid,\n",
      "  input               io_pop_ready,\n",
      "  output     [7:0]    io_pop_payload\n",
      ");\n",
      "\n",
      "  assign io_pop_valid = io_push_valid;\n",
      "  assign io_push_ready = io_pop_ready;\n",
      "  assign io_pop_payload = io_push_payload;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mMyBus\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mMyBusFifo\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "case class MyBus(payloadWidth: Int) extends Bundle with IMasterSlave {\n",
    "  val valid   = Bool\n",
    "  val ready   = Bool\n",
    "  val payload = Bits(payloadWidth bits)\n",
    "\n",
    "  // define the direction of the data in a master mode\n",
    "  override def asMaster(): Unit = {\n",
    "    out(valid, payload)\n",
    "    in(ready)\n",
    "  }\n",
    "\n",
    "  // Connect that to this\n",
    "  def <<(that: MyBus): Unit = {\n",
    "    this.valid   := that.valid\n",
    "    that.ready   := this.ready\n",
    "    this.payload := that.payload\n",
    "  }\n",
    "\n",
    "  // Connect this to the FIFO input, return the fifo output\n",
    "  def queue(size: Int): MyBus = {\n",
    "    val fifo = new MyBusFifo(payloadWidth, size)\n",
    "    fifo.io.push << this\n",
    "    return fifo.io.pop\n",
    "  }\n",
    "}\n",
    "\n",
    "class MyBusFifo(payloadWidth: Int, depth: Int) extends Component {\n",
    "  val io = new Bundle {\n",
    "    val push = slave(MyBus(payloadWidth))\n",
    "    val pop  = master(MyBus(payloadWidth))\n",
    "  }\n",
    " io.pop <> io.push\n",
    "}\n",
    "\n",
    "class Top extends Component {\n",
    "  val io = new Bundle {\n",
    "    val idata = slave(MyBus(8))\n",
    "    val odata  = master(MyBus(8))\n",
    "  }\n",
    "  io.odata << io.idata.queue(32)\n",
    "}\n",
    "showRtl(new Top)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Area\n",
    "Sometimes, creating a Component to define some logic is overkill because you:   \n",
    "\n",
    "- Need to define all construction parameters and IO (verbosity, duplication)\n",
    "- Split your code (more than needed)\n",
    "\n",
    "For this kind of case you can use an Area to define a group of signals/logic."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:52:55\n",
      "[Progress] at 1320.864 : Elaborate components\n",
      "[Progress] at 1320.873 : Checks and transforms\n",
      "[Progress] at 1320.879 : Generate Verilog\n",
      "[Warning] 6 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 1320.898\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : UartCtrl\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module UartCtrl (\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  reg        [7:0]    timer_counter;\n",
      "  wire                timer_tick;\n",
      "  reg        [2:0]    tickCounter_value;\n",
      "  wire                tickCounter_reset;\n",
      "\n",
      "  assign timer_tick = (timer_counter == 8'h0);\n",
      "  assign tickCounter_reset = 1'b0;\n",
      "  always @ (posedge clk) begin\n",
      "    timer_counter <= (timer_counter - 8'h01);\n",
      "    if(timer_tick)begin\n",
      "      timer_counter <= 8'h64;\n",
      "    end\n",
      "    if(timer_tick)begin\n",
      "      tickCounter_value <= (tickCounter_value + 3'b001);\n",
      "    end\n",
      "    if(tickCounter_reset)begin\n",
      "      tickCounter_value <= 3'b000;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mUartCtrl\u001b[39m"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class UartCtrl extends Component {\n",
    "  \n",
    "  val timer = new Area {\n",
    "    val counter = Reg(UInt(8 bit))\n",
    "    val tick = counter === 0\n",
    "    counter := counter - 1\n",
    "    when(tick) {\n",
    "      counter := 100\n",
    "    }\n",
    "  }\n",
    "\n",
    "  val tickCounter = new Area {\n",
    "    val value = Reg(UInt(3 bit))\n",
    "    val reset = False\n",
    "    when(timer.tick) {          // Refer to the tick from timer area\n",
    "      value := value + 1\n",
    "    }\n",
    "    when(reset) {\n",
    "      value := 0\n",
    "    }\n",
    "  }\n",
    "\n",
    "  val stateMachine = new Area {\n",
    "   \n",
    "  }\n",
    "}\n",
    "showRtl(new UartCtrl)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In VHDL and Verilog, sometimes prefixes are used to separate variables into logical sections.  \n",
    "It is suggested that you use `Area` instead of this in SpinalHDL.  \n",
    "\n",
    "[ClockingArea](https://spinalhdl.github.io/SpinalDoc-RTD/SpinalHDL/Structuring/clock_domain.html#clock-domain) is a special kind of `Area` that allows you to define chunks of hardware which use a given `ClockDomain`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Example: Parameter Pipline AdderTree \n",
    "**requirement**:\n",
    "\n",
    "- VectorSize Configurable\n",
    "- GroupSize Configurable, auto Group\n",
    "- DataWidth Configurable\n",
    "\n",
    "![adderTree1](./source/addertree1.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 1st: creat Sum-Component which adder all Vec input together in one cycle with Register out"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:56:47\n",
      "[Progress] at 1553.007 : Elaborate components\n",
      "[Progress] at 1553.023 : Checks and transforms\n",
      "[Progress] at 1553.026 : Generate Verilog\n",
      "[Done] at 1553.052\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : sum_stage0_n2_w8\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module sum_stage0_n2_w8 (\n",
      "  input               io_nets_valid,\n",
      "  input      [7:0]    io_nets_payload_0,\n",
      "  input      [7:0]    io_nets_payload_1,\n",
      "  output reg [8:0]    io_sum,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [8:0]    _zz_1;\n",
      "  wire       [8:0]    _zz_2;\n",
      "\n",
      "  assign _zz_1 = {{1{io_nets_payload_0[7]}}, io_nets_payload_0};\n",
      "  assign _zz_2 = {{1{io_nets_payload_1[7]}}, io_nets_payload_1};\n",
      "  always @ (posedge clk) begin\n",
      "    if(io_nets_valid)begin\n",
      "      io_sum <= ($signed(_zz_1) + $signed(_zz_2));\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:56:47\n",
      "[Progress] at 1553.058 : Elaborate components\n",
      "[Progress] at 1553.060 : Checks and transforms\n",
      "[Progress] at 1553.064 : Generate Verilog\n",
      "[Done] at 1553.091\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : sum_stage0_n3_w8\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module sum_stage0_n3_w8 (\n",
      "  input               io_nets_valid,\n",
      "  input      [7:0]    io_nets_payload_0,\n",
      "  input      [7:0]    io_nets_payload_1,\n",
      "  input      [7:0]    io_nets_payload_2,\n",
      "  output reg [9:0]    io_sum,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [9:0]    _zz_1;\n",
      "  wire       [9:0]    _zz_2;\n",
      "  wire       [9:0]    _zz_3;\n",
      "  wire       [9:0]    _zz_4;\n",
      "\n",
      "  assign _zz_1 = ($signed(_zz_2) + $signed(_zz_3));\n",
      "  assign _zz_2 = {{2{io_nets_payload_0[7]}}, io_nets_payload_0};\n",
      "  assign _zz_3 = {{2{io_nets_payload_1[7]}}, io_nets_payload_1};\n",
      "  assign _zz_4 = {{2{io_nets_payload_2[7]}}, io_nets_payload_2};\n",
      "  always @ (posedge clk) begin\n",
      "    if(io_nets_valid)begin\n",
      "      io_sum <= ($signed(_zz_1) + $signed(_zz_4));\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mSum\u001b[39m"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Sum(diw: Int, size: Int, stage: Int) extends Component{\n",
    "    this.setDefinitionName(s\"sum_stage${stage}_n${size}_w${diw}\")\n",
    "    val dow = diw + log2Up(size)\n",
    "\n",
    "    val io = new Bundle{\n",
    "      val nets = slave Flow(Vec(SInt(diw bits), size))\n",
    "      val sum  = out(SInt(dow bits)).setAsReg()\n",
    "    }\n",
    "\n",
    "    when(io.nets.valid){\n",
    "      io.sum := io.nets.payload\n",
    "        .map(_.resize(dow bits))\n",
    "        .reduce(_ + _)\n",
    "    }\n",
    "}\n",
    "showRtl(new Sum(8, 2, 0))\n",
    "showRtl(new Sum(8, 3, 0))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 2st: Creating recursive functions\n",
    "Auto Sum together with pipeline divide by Group-size"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mfunction\u001b[39m \u001b[36mpipeTree\u001b[39m"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "private def sumAdd(nets: Flow[Vec[SInt]], stage: Int): Sum = {\n",
    "    val uSum = new Sum(nets.payload.head.getWidth, nets.payload.size, stage)\n",
    "    uSum.io.nets.valid   := nets.valid\n",
    "    uSum.io.nets.payload := nets.payload.resized\n",
    "    uSum\n",
    "  }\n",
    "\n",
    "def pipeTree(nets: Flow[Vec[SInt]], groupSize: Int , stage: Int = 0): (List[Sum], Int) = {\n",
    "\n",
    "    val nextstage = stage + 1\n",
    "\n",
    "    if (nets.payload.size <= groupSize) {\n",
    "      (List(sumAdd(nets, nextstage)), nextstage)\n",
    "    } else {\n",
    "      val grpNum = scala.math.ceil(nets.payload.size.toDouble / groupSize).toInt\n",
    "      val nextStage = (0 until grpNum).toList\n",
    "        .map(i => nets.payload.drop(i * groupSize).take(groupSize))\n",
    "        .map{ grouped =>\n",
    "          val groupednets = Flow(Vec(SInt(grouped.head.getWidth bits), grouped.size))\n",
    "          groupednets.valid   := nets.valid\n",
    "          groupednets.payload := Vec(grouped)\n",
    "          sumAdd(groupednets, nextstage)\n",
    "        }\n",
    "      val ret = Flow(Vec(SInt(nextStage.head.io.sum.getWidth bits), nextStage.size))\n",
    "      ret.valid   := RegNext(nets.valid, init = False)\n",
    "      ret.payload := Vec(nextStage.map(_.io.sum)).resized\n",
    "      pipeTree(ret, groupSize, nextstage)\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3st[option]: given adder tree with a component Top"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mAdderTree\u001b[39m"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class AdderTree(diw: Int, size: Int, groupSize: Int) extends Component{\n",
    "\n",
    "    val io_nets = slave Flow(Vec(SInt(diw bits), size))\n",
    "\n",
    "    val (sum, stage) = pipeTree(io_nets, groupSize, 0)\n",
    "\n",
    "    this.setDefinitionName(s\"adderTree_n${size}_g${groupSize}_dly${stage}\")\n",
    "\n",
    "    def Latency: Int = stage\n",
    "\n",
    "    def dow: Int = diw + log2Up(groupSize) * stage\n",
    "\n",
    "    val io_sum  = master Flow(SInt(sum.head.io.sum.getWidth bits))\n",
    "\n",
    "    io_sum.payload := sum.head.io.sum\n",
    "    io_sum.valid   := RegNext(sum.head.io.nets.valid, init = False)\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4st[option]: Provides a simple common function"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mobject\u001b[39m \u001b[36mAdderTree\u001b[39m"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "object AdderTree {\n",
    "  def apply(nets: Flow[Vec[SInt]], addCellSize: Int): AdderTree = {\n",
    "    val uAdderTree = new AdderTree(nets.payload.head.getWidth, nets.payload.size, addCellSize)\n",
    "    uAdderTree.io_nets := nets\n",
    "    uAdderTree\n",
    "  }\n",
    "\n",
    "  def apply(nets: Vec[SInt], addCellSize: Int): AdderTree = {\n",
    "    val uAdderTree = new AdderTree(nets.head.getWidth, nets.size, addCellSize)\n",
    "    uAdderTree.io_nets.payload := nets\n",
    "    uAdderTree.io_nets.valid   := True\n",
    "    uAdderTree\n",
    "  }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Usage:\n",
    "```scala\n",
    "class Top extends Component{\n",
    "  val nets = Flow(Vec(SInt(8 bits), 23))\n",
    "  AdderTree(nets, 2)//group size = 2\n",
    "}\n",
    "showRtl(new Top)\n",
    "```\n",
    "this will generator diagram [below](http://localhost:8888/notebooks/2.6-Spinal-core-Component-Function-Area.ipynb#Example:-Parameter-Pipline-AdderTree) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.24 08:58:30\n",
      "[Progress] at 1656.475 : Elaborate components\n",
      "[Progress] at 1656.513 : Checks and transforms\n",
      "[Progress] at 1656.553 : Generate Verilog\n",
      "[Warning] 123 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 1656.589\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : Top\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module Top (\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire                adderTree_io_sum_valid;\n",
      "  wire       [12:0]   adderTree_io_sum_payload;\n",
      "  wire                nets_valid;\n",
      "  wire       [7:0]    nets_payload_0;\n",
      "  wire       [7:0]    nets_payload_1;\n",
      "  wire       [7:0]    nets_payload_2;\n",
      "  wire       [7:0]    nets_payload_3;\n",
      "  wire       [7:0]    nets_payload_4;\n",
      "  wire       [7:0]    nets_payload_5;\n",
      "  wire       [7:0]    nets_payload_6;\n",
      "  wire       [7:0]    nets_payload_7;\n",
      "  wire       [7:0]    nets_payload_8;\n",
      "  wire       [7:0]    nets_payload_9;\n",
      "  wire       [7:0]    nets_payload_10;\n",
      "  wire       [7:0]    nets_payload_11;\n",
      "  wire       [7:0]    nets_payload_12;\n",
      "  wire       [7:0]    nets_payload_13;\n",
      "  wire       [7:0]    nets_payload_14;\n",
      "  wire       [7:0]    nets_payload_15;\n",
      "  wire       [7:0]    nets_payload_16;\n",
      "  wire       [7:0]    nets_payload_17;\n",
      "  wire       [7:0]    nets_payload_18;\n",
      "  wire       [7:0]    nets_payload_19;\n",
      "  wire       [7:0]    nets_payload_20;\n",
      "  wire       [7:0]    nets_payload_21;\n",
      "  wire       [7:0]    nets_payload_22;\n",
      "\n",
      "  adderTree_n23_g4_dly3 adderTree (\n",
      "    .io_nets_valid         (nets_valid                      ), //i\n",
      "    .io_nets_payload_0     (nets_payload_0[7:0]             ), //i\n",
      "    .io_nets_payload_1     (nets_payload_1[7:0]             ), //i\n",
      "    .io_nets_payload_2     (nets_payload_2[7:0]             ), //i\n",
      "    .io_nets_payload_3     (nets_payload_3[7:0]             ), //i\n",
      "    .io_nets_payload_4     (nets_payload_4[7:0]             ), //i\n",
      "    .io_nets_payload_5     (nets_payload_5[7:0]             ), //i\n",
      "    .io_nets_payload_6     (nets_payload_6[7:0]             ), //i\n",
      "    .io_nets_payload_7     (nets_payload_7[7:0]             ), //i\n",
      "    .io_nets_payload_8     (nets_payload_8[7:0]             ), //i\n",
      "    .io_nets_payload_9     (nets_payload_9[7:0]             ), //i\n",
      "    .io_nets_payload_10    (nets_payload_10[7:0]            ), //i\n",
      "    .io_nets_payload_11    (nets_payload_11[7:0]            ), //i\n",
      "    .io_nets_payload_12    (nets_payload_12[7:0]            ), //i\n",
      "    .io_nets_payload_13    (nets_payload_13[7:0]            ), //i\n",
      "    .io_nets_payload_14    (nets_payload_14[7:0]            ), //i\n",
      "    .io_nets_payload_15    (nets_payload_15[7:0]            ), //i\n",
      "    .io_nets_payload_16    (nets_payload_16[7:0]            ), //i\n",
      "    .io_nets_payload_17    (nets_payload_17[7:0]            ), //i\n",
      "    .io_nets_payload_18    (nets_payload_18[7:0]            ), //i\n",
      "    .io_nets_payload_19    (nets_payload_19[7:0]            ), //i\n",
      "    .io_nets_payload_20    (nets_payload_20[7:0]            ), //i\n",
      "    .io_nets_payload_21    (nets_payload_21[7:0]            ), //i\n",
      "    .io_nets_payload_22    (nets_payload_22[7:0]            ), //i\n",
      "    .io_sum_valid          (adderTree_io_sum_valid          ), //o\n",
      "    .io_sum_payload        (adderTree_io_sum_payload[12:0]  ), //o\n",
      "    .clk                   (clk                             ), //i\n",
      "    .reset                 (reset                           )  //i\n",
      "  );\n",
      "\n",
      "endmodule\n",
      "\n",
      "module adderTree_n23_g4_dly3 (\n",
      "  input               io_nets_valid,\n",
      "  input      [7:0]    io_nets_payload_0,\n",
      "  input      [7:0]    io_nets_payload_1,\n",
      "  input      [7:0]    io_nets_payload_2,\n",
      "  input      [7:0]    io_nets_payload_3,\n",
      "  input      [7:0]    io_nets_payload_4,\n",
      "  input      [7:0]    io_nets_payload_5,\n",
      "  input      [7:0]    io_nets_payload_6,\n",
      "  input      [7:0]    io_nets_payload_7,\n",
      "  input      [7:0]    io_nets_payload_8,\n",
      "  input      [7:0]    io_nets_payload_9,\n",
      "  input      [7:0]    io_nets_payload_10,\n",
      "  input      [7:0]    io_nets_payload_11,\n",
      "  input      [7:0]    io_nets_payload_12,\n",
      "  input      [7:0]    io_nets_payload_13,\n",
      "  input      [7:0]    io_nets_payload_14,\n",
      "  input      [7:0]    io_nets_payload_15,\n",
      "  input      [7:0]    io_nets_payload_16,\n",
      "  input      [7:0]    io_nets_payload_17,\n",
      "  input      [7:0]    io_nets_payload_18,\n",
      "  input      [7:0]    io_nets_payload_19,\n",
      "  input      [7:0]    io_nets_payload_20,\n",
      "  input      [7:0]    io_nets_payload_21,\n",
      "  input      [7:0]    io_nets_payload_22,\n",
      "  output              io_sum_valid,\n",
      "  output     [12:0]   io_sum_payload,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [11:0]   _zz_2;\n",
      "  wire       [9:0]    sum_io_sum;\n",
      "  wire       [9:0]    sum_1_io_sum;\n",
      "  wire       [9:0]    sum_2_io_sum;\n",
      "  wire       [9:0]    sum_3_io_sum;\n",
      "  wire       [9:0]    sum_4_io_sum;\n",
      "  wire       [9:0]    sum_5_io_sum;\n",
      "  wire       [11:0]   sum_6_io_sum;\n",
      "  wire       [10:0]   sum_7_io_sum;\n",
      "  wire       [12:0]   sum_0_io_sum;\n",
      "  wire                _zz_1;\n",
      "  reg                 io_nets_valid_regNext;\n",
      "  reg                 _zz_1_regNext;\n",
      "  reg                 sum_0_io_nets_valid_regNext;\n",
      "\n",
      "  sum_stage1_n4_w8 sum (\n",
      "    .io_nets_valid        (io_nets_valid           ), //i\n",
      "    .io_nets_payload_0    (io_nets_payload_0[7:0]  ), //i\n",
      "    .io_nets_payload_1    (io_nets_payload_1[7:0]  ), //i\n",
      "    .io_nets_payload_2    (io_nets_payload_2[7:0]  ), //i\n",
      "    .io_nets_payload_3    (io_nets_payload_3[7:0]  ), //i\n",
      "    .io_sum               (sum_io_sum[9:0]         ), //o\n",
      "    .clk                  (clk                     ), //i\n",
      "    .reset                (reset                   )  //i\n",
      "  );\n",
      "  sum_stage1_n4_w8 sum_1 (\n",
      "    .io_nets_valid        (io_nets_valid           ), //i\n",
      "    .io_nets_payload_0    (io_nets_payload_4[7:0]  ), //i\n",
      "    .io_nets_payload_1    (io_nets_payload_5[7:0]  ), //i\n",
      "    .io_nets_payload_2    (io_nets_payload_6[7:0]  ), //i\n",
      "    .io_nets_payload_3    (io_nets_payload_7[7:0]  ), //i\n",
      "    .io_sum               (sum_1_io_sum[9:0]       ), //o\n",
      "    .clk                  (clk                     ), //i\n",
      "    .reset                (reset                   )  //i\n",
      "  );\n",
      "  sum_stage1_n4_w8 sum_2 (\n",
      "    .io_nets_valid        (io_nets_valid            ), //i\n",
      "    .io_nets_payload_0    (io_nets_payload_8[7:0]   ), //i\n",
      "    .io_nets_payload_1    (io_nets_payload_9[7:0]   ), //i\n",
      "    .io_nets_payload_2    (io_nets_payload_10[7:0]  ), //i\n",
      "    .io_nets_payload_3    (io_nets_payload_11[7:0]  ), //i\n",
      "    .io_sum               (sum_2_io_sum[9:0]        ), //o\n",
      "    .clk                  (clk                      ), //i\n",
      "    .reset                (reset                    )  //i\n",
      "  );\n",
      "  sum_stage1_n4_w8 sum_3 (\n",
      "    .io_nets_valid        (io_nets_valid            ), //i\n",
      "    .io_nets_payload_0    (io_nets_payload_12[7:0]  ), //i\n",
      "    .io_nets_payload_1    (io_nets_payload_13[7:0]  ), //i\n",
      "    .io_nets_payload_2    (io_nets_payload_14[7:0]  ), //i\n",
      "    .io_nets_payload_3    (io_nets_payload_15[7:0]  ), //i\n",
      "    .io_sum               (sum_3_io_sum[9:0]        ), //o\n",
      "    .clk                  (clk                      ), //i\n",
      "    .reset                (reset                    )  //i\n",
      "  );\n",
      "  sum_stage1_n4_w8 sum_4 (\n",
      "    .io_nets_valid        (io_nets_valid            ), //i\n",
      "    .io_nets_payload_0    (io_nets_payload_16[7:0]  ), //i\n",
      "    .io_nets_payload_1    (io_nets_payload_17[7:0]  ), //i\n",
      "    .io_nets_payload_2    (io_nets_payload_18[7:0]  ), //i\n",
      "    .io_nets_payload_3    (io_nets_payload_19[7:0]  ), //i\n",
      "    .io_sum               (sum_4_io_sum[9:0]        ), //o\n",
      "    .clk                  (clk                      ), //i\n",
      "    .reset                (reset                    )  //i\n",
      "  );\n",
      "  sum_stage1_n3_w8 sum_5 (\n",
      "    .io_nets_valid        (io_nets_valid            ), //i\n",
      "    .io_nets_payload_0    (io_nets_payload_20[7:0]  ), //i\n",
      "    .io_nets_payload_1    (io_nets_payload_21[7:0]  ), //i\n",
      "    .io_nets_payload_2    (io_nets_payload_22[7:0]  ), //i\n",
      "    .io_sum               (sum_5_io_sum[9:0]        ), //o\n",
      "    .clk                  (clk                      ), //i\n",
      "    .reset                (reset                    )  //i\n",
      "  );\n",
      "  sum_stage2_n4_w10 sum_6 (\n",
      "    .io_nets_valid        (_zz_1               ), //i\n",
      "    .io_nets_payload_0    (sum_io_sum[9:0]     ), //i\n",
      "    .io_nets_payload_1    (sum_1_io_sum[9:0]   ), //i\n",
      "    .io_nets_payload_2    (sum_2_io_sum[9:0]   ), //i\n",
      "    .io_nets_payload_3    (sum_3_io_sum[9:0]   ), //i\n",
      "    .io_sum               (sum_6_io_sum[11:0]  ), //o\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    .clk                  (clk                 ), //i\n",
      "    .reset                (reset               )  //i\n",
      "  );\n",
      "  sum_stage2_n2_w10 sum_7 (\n",
      "    .io_nets_valid        (_zz_1               ), //i\n",
      "    .io_nets_payload_0    (sum_4_io_sum[9:0]   ), //i\n",
      "    .io_nets_payload_1    (sum_5_io_sum[9:0]   ), //i\n",
      "    .io_sum               (sum_7_io_sum[10:0]  ), //o\n",
      "    .clk                  (clk                 ), //i\n",
      "    .reset                (reset               )  //i\n",
      "  );\n",
      "  sum_stage3_n2_w12 sum_0 (\n",
      "    .io_nets_valid        (_zz_1_regNext       ), //i\n",
      "    .io_nets_payload_0    (sum_6_io_sum[11:0]  ), //i\n",
      "    .io_nets_payload_1    (_zz_2[11:0]         ), //i\n",
      "    .io_sum               (sum_0_io_sum[12:0]  ), //o\n",
      "    .clk                  (clk                 ), //i\n",
      "    .reset                (reset               )  //i\n",
      "  );\n",
      "  assign _zz_1 = io_nets_valid_regNext;\n",
      "  assign _zz_2 = {{1{sum_7_io_sum[10]}}, sum_7_io_sum};\n",
      "  assign io_sum_payload = sum_0_io_sum;\n",
      "  assign io_sum_valid = sum_0_io_nets_valid_regNext;\n",
      "  always @ (posedge clk or posedge reset) begin\n",
      "    if (reset) begin\n",
      "      io_nets_valid_regNext <= 1'b0;\n",
      "      _zz_1_regNext <= 1'b0;\n",
      "      sum_0_io_nets_valid_regNext <= 1'b0;\n",
      "    end else begin\n",
      "      io_nets_valid_regNext <= io_nets_valid;\n",
      "      _zz_1_regNext <= _zz_1;\n",
      "      sum_0_io_nets_valid_regNext <= _zz_1_regNext;\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module sum_stage3_n2_w12 (\n",
      "  input               io_nets_valid,\n",
      "  input      [11:0]   io_nets_payload_0,\n",
      "  input      [11:0]   io_nets_payload_1,\n",
      "  output reg [12:0]   io_sum,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [12:0]   _zz_1;\n",
      "  wire       [12:0]   _zz_2;\n",
      "\n",
      "  assign _zz_1 = {{1{io_nets_payload_0[11]}}, io_nets_payload_0};\n",
      "  assign _zz_2 = {{1{io_nets_payload_1[11]}}, io_nets_payload_1};\n",
      "  always @ (posedge clk) begin\n",
      "    if(io_nets_valid)begin\n",
      "      io_sum <= ($signed(_zz_1) + $signed(_zz_2));\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module sum_stage2_n2_w10 (\n",
      "  input               io_nets_valid,\n",
      "  input      [9:0]    io_nets_payload_0,\n",
      "  input      [9:0]    io_nets_payload_1,\n",
      "  output reg [10:0]   io_sum,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [10:0]   _zz_1;\n",
      "  wire       [10:0]   _zz_2;\n",
      "\n",
      "  assign _zz_1 = {{1{io_nets_payload_0[9]}}, io_nets_payload_0};\n",
      "  assign _zz_2 = {{1{io_nets_payload_1[9]}}, io_nets_payload_1};\n",
      "  always @ (posedge clk) begin\n",
      "    if(io_nets_valid)begin\n",
      "      io_sum <= ($signed(_zz_1) + $signed(_zz_2));\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module sum_stage2_n4_w10 (\n",
      "  input               io_nets_valid,\n",
      "  input      [9:0]    io_nets_payload_0,\n",
      "  input      [9:0]    io_nets_payload_1,\n",
      "  input      [9:0]    io_nets_payload_2,\n",
      "  input      [9:0]    io_nets_payload_3,\n",
      "  output reg [11:0]   io_sum,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [11:0]   _zz_1;\n",
      "  wire       [11:0]   _zz_2;\n",
      "  wire       [11:0]   _zz_3;\n",
      "  wire       [11:0]   _zz_4;\n",
      "  wire       [11:0]   _zz_5;\n",
      "  wire       [11:0]   _zz_6;\n",
      "\n",
      "  assign _zz_1 = ($signed(_zz_2) + $signed(_zz_5));\n",
      "  assign _zz_2 = ($signed(_zz_3) + $signed(_zz_4));\n",
      "  assign _zz_3 = {{2{io_nets_payload_0[9]}}, io_nets_payload_0};\n",
      "  assign _zz_4 = {{2{io_nets_payload_1[9]}}, io_nets_payload_1};\n",
      "  assign _zz_5 = {{2{io_nets_payload_2[9]}}, io_nets_payload_2};\n",
      "  assign _zz_6 = {{2{io_nets_payload_3[9]}}, io_nets_payload_3};\n",
      "  always @ (posedge clk) begin\n",
      "    if(io_nets_valid)begin\n",
      "      io_sum <= ($signed(_zz_1) + $signed(_zz_6));\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "module sum_stage1_n3_w8 (\n",
      "  input               io_nets_valid,\n",
      "  input      [7:0]    io_nets_payload_0,\n",
      "  input      [7:0]    io_nets_payload_1,\n",
      "  input      [7:0]    io_nets_payload_2,\n",
      "  output reg [9:0]    io_sum,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [9:0]    _zz_1;\n",
      "  wire       [9:0]    _zz_2;\n",
      "  wire       [9:0]    _zz_3;\n",
      "  wire       [9:0]    _zz_4;\n",
      "\n",
      "  assign _zz_1 = ($signed(_zz_2) + $signed(_zz_3));\n",
      "  assign _zz_2 = {{2{io_nets_payload_0[7]}}, io_nets_payload_0};\n",
      "  assign _zz_3 = {{2{io_nets_payload_1[7]}}, io_nets_payload_1};\n",
      "  assign _zz_4 = {{2{io_nets_payload_2[7]}}, io_nets_payload_2};\n",
      "  always @ (posedge clk) begin\n",
      "    if(io_nets_valid)begin\n",
      "      io_sum <= ($signed(_zz_1) + $signed(_zz_4));\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n",
      "//sum_stage1_n4_w8 replaced by sum_stage1_n4_w8\n",
      "\n",
      "//sum_stage1_n4_w8 replaced by sum_stage1_n4_w8\n",
      "\n",
      "//sum_stage1_n4_w8 replaced by sum_stage1_n4_w8\n",
      "\n",
      "//sum_stage1_n4_w8 replaced by sum_stage1_n4_w8\n",
      "\n",
      "module sum_stage1_n4_w8 (\n",
      "  input               io_nets_valid,\n",
      "  input      [7:0]    io_nets_payload_0,\n",
      "  input      [7:0]    io_nets_payload_1,\n",
      "  input      [7:0]    io_nets_payload_2,\n",
      "  input      [7:0]    io_nets_payload_3,\n",
      "  output reg [9:0]    io_sum,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  wire       [9:0]    _zz_1;\n",
      "  wire       [9:0]    _zz_2;\n",
      "  wire       [9:0]    _zz_3;\n",
      "  wire       [9:0]    _zz_4;\n",
      "  wire       [9:0]    _zz_5;\n",
      "  wire       [9:0]    _zz_6;\n",
      "\n",
      "  assign _zz_1 = ($signed(_zz_2) + $signed(_zz_5));\n",
      "  assign _zz_2 = ($signed(_zz_3) + $signed(_zz_4));\n",
      "  assign _zz_3 = {{2{io_nets_payload_0[7]}}, io_nets_payload_0};\n",
      "  assign _zz_4 = {{2{io_nets_payload_1[7]}}, io_nets_payload_1};\n",
      "  assign _zz_5 = {{2{io_nets_payload_2[7]}}, io_nets_payload_2};\n",
      "  assign _zz_6 = {{2{io_nets_payload_3[7]}}, io_nets_payload_3};\n",
      "  always @ (posedge clk) begin\n",
      "    if(io_nets_valid)begin\n",
      "      io_sum <= ($signed(_zz_1) + $signed(_zz_6));\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mTop\u001b[39m"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Top extends Component{\n",
    "    val nets = Flow(Vec(SInt(8 bits), 23))\n",
    "    AdderTree(nets, addCellSize = 4)//group size = 4\n",
    "}\n",
    "\n",
    "showRtl(new Top)\n",
    "// we change the addCellSize/groupSize = 4 , then got following diagram  "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![adderTree2](./source/addertree2.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.12.6"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
