$date
	Tue Sep 09 11:35:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decode_tb $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var reg 2 % a1 [1:0] $end
$scope module uut $end
$var wire 2 & a1 [1:0] $end
$var reg 1 $ d0 $end
$var reg 1 # d1 $end
$var reg 1 " d2 $end
$var reg 1 ! d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
x"
x!
$end
#10
0!
0"
0#
1$
b0 %
b0 &
#20
1#
0$
b1 %
b1 &
#30
1"
0#
b10 %
b10 &
#40
1!
0"
b11 %
b11 &
#50
