# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../risc.srcs/sources_1/new/Memory_Bank.vhd" \
"../../../../risc.srcs/sim_1/new/Memory_Bank_test.vhd" \

# Do not sort compile order
nosort
