$date
	Thu Nov  2 15:41:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module NextPClogicTest_v $end
$var wire 64 ! NextPC [63:0] $end
$var reg 1 " ALUZero $end
$var reg 1 # Branch $end
$var reg 64 $ CurrentPC [63:0] $end
$var reg 64 % SignExtImm64 [63:0] $end
$var reg 1 & Uncondbranch $end
$var reg 8 ' passed [7:0] $end
$scope module uut $end
$var wire 1 " ALUZero $end
$var wire 1 # Branch $end
$var wire 64 ( CurrentPC [63:0] $end
$var wire 64 ) SignExtImm64 [63:0] $end
$var wire 1 & Uncondbranch $end
$var reg 64 * NextPC [63:0] $end
$upscope $end
$scope task allPassed $end
$var reg 8 + numTests [7:0] $end
$var reg 8 , passed [7:0] $end
$upscope $end
$scope task passTest $end
$var reg 4 - actualOut [3:0] $end
$var reg 4 . expectedOut [3:0] $end
$var reg 8 / passed [7:0] $end
$var reg 121 0 testType [120:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
bx .
bx -
bx ,
bx +
b100 *
b10 )
b0 (
b0 '
0&
b10 %
b0 $
0#
0"
b100 !
$end
#100000
b1 '
b1 /
b1001001011011100111000001110101011101000010000000110000 0
b100 .
b100 -
#190000
1"
#200000
b10 '
b10 /
b1001001011011100111000001110101011101000010000000110001 0
#290000
0"
1&
#300000
b11 '
b11 /
b1001001011011100111000001110101011101000010000000110010 0
#390000
b1000 !
b1000 *
1"
#400000
b100 '
b100 /
b1001001011011100111000001110101011101000010000000110011 0
b1000 .
b1000 -
#490000
b100 !
b100 *
0"
0&
1#
#500000
b101 '
b101 /
b1001001011011100111000001110101011101000010000000110100 0
b100 .
b100 -
#590000
b1000 !
b1000 *
1"
#600000
b110 '
b110 /
b1001001011011100111000001110101011101000010000000110101 0
b1000 .
b1000 -
#690000
b100 !
b100 *
0"
1&
#700000
b111 '
b111 /
b1001001011011100111000001110101011101000010000000110110 0
b100 .
b100 -
#790000
b1000 !
b1000 *
1"
#800000
b1000 '
b1000 /
b1001001011011100111000001110101011101000010000000110111 0
b1000 .
b1000 -
#890000
b1000 +
b1000 ,
