Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Y:/Desktop/github/DigitalProject2/VGA/Controller/testwithoutwizard_isim_beh.exe" -prj "Y:/Desktop/github/DigitalProject2/VGA/Controller/testwithoutwizard_beh.prj" "work.testwithoutwizard" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/Tiles.v" into library work
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/ipcore_dir/ScreenS.v" into library work
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/VController.v" into library work
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/InterruptManager.v" into library work
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/count2bit.v" into library work
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/ColorSelector.v" into library work
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/testwithoutwiz.v" into library work
Analyzing Verilog file "Y:/Desktop/github/DigitalProject2/VGA/Controller/testwithoutwizard.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module count2bit
Compiling module VController
Compiling module BLK_MEM_GEN_V7_2_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_2_softecc_output_...
Compiling module BLK_MEM_GEN_V7_2_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_2(C_FAMILY="artix...
Compiling module ScreenS
Compiling module InterruptManager
Compiling module ColorSelector
Compiling module testwithoutwiz
Compiling module testwithoutwizard
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable Y:/Desktop/github/DigitalProject2/VGA/Controller/testwithoutwizard_isim_beh.exe
Fuse Memory Usage: 31780 KB
Fuse CPU Usage: 623 ms
