// Seed: 1676291542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_10,
      id_9
  );
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1  -  -1 'b0 : 1  ==  id_4] id_12;
  logic id_13;
  ;
endmodule
