
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+95 (git sha1 991e70489, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `timer_wrapper'. Setting top module to timer_wrapper.

2.1. Analyzing design hierarchy..
Top module:  \timer_wrapper
Used module:     \timer_Brtl_100000000_50000000

2.2. Analyzing design hierarchy..
Top module:  \timer_wrapper
Used module:     \timer_Brtl_100000000_50000000
Removed 0 unused modules.
Module timer_Brtl_100000000_50000000 directly or indirectly contains formal properties -> setting "keep" attribute.
Module timer_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== timer_Brtl_100000000_50000000 ===

        +----------Local Count, excluding submodules.
        | 
       56 wires
      269 wire bits
       13 public wires
       75 public wire bits
        4 ports
        4 port bits
       58 cells
        1   $add
       15   $and
        5   $anyinit
        3   $anyseq
        3   $assert
        3   $assume
        3   $eq
        5   $ff
        1   $logic_not
        9   $mux
        7   $not
        3   $pmux

=== timer_wrapper ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        5 wire bits
        4 public wires
        4 public wire bits
        4 ports
        4 port bits
        2 cells
        1   $assume
        1   $not
        1 submodules
        1   timer_Brtl_100000000_50000000

=== design hierarchy ===

        +----------Count including submodules.
        | 
       60 timer_wrapper
       58 timer_Brtl_100000000_50000000

        +----------Count including submodules.
        | 
       61 wires
      274 wire bits
       17 public wires
       79 public wire bits
        8 ports
        8 port bits
        - memories
        - memory bits
        - processes
       60 cells
        1   $add
       15   $and
        5   $anyinit
        3   $anyseq
        3   $assert
        4   $assume
        3   $eq
        5   $ff
        1   $logic_not
        9   $mux
        8   $not
        3   $pmux
        1 submodules
        1   timer_Brtl_100000000_50000000

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module timer_Brtl_100000000_50000000.
Creating SMT-LIBv2 representation of module timer_wrapper.

End of script. Logfile hash: 5aa75106df, CPU: user 0.01s system 0.01s, MEM: 14.74 MB peak
Yosys 0.60+95 (git sha1 991e70489, clang++ 18.1.8 -fPIC -O3)
Time spent: 61% 2x write_smt2 (0 sec), 21% 2x read_rtlil (0 sec), ...
