\hypertarget{riscv_2include_2rtems_2score_2cpu_8h}{}\section{cpukit/score/cpu/riscv/include/rtems/score/cpu.h File Reference}
\label{riscv_2include_2rtems_2score_2cpu_8h}\index{cpukit/score/cpu/riscv/include/rtems/score/cpu.h@{cpukit/score/cpu/riscv/include/rtems/score/cpu.h}}
{\ttfamily \#include $<$rtems/score/basedefs.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/riscv.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}}
\begin{DoxyCompactList}\small\item\em Thread register context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structRTEMS__ALIGNED}{R\+T\+E\+M\+S\+\_\+\+A\+L\+I\+G\+N\+ED}}
\item 
struct \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em The set of registers that specifies the complete processor state. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a57fb4718f8721f7dc0959452f621141d}\label{riscv_2include_2rtems_2score_2cpu_8h_a57fb4718f8721f7dc0959452f621141d}} 
\#define {\bfseries R\+I\+S\+C\+V\+\_\+\+M\+S\+T\+A\+T\+U\+S\+\_\+\+M\+IE}~0x8
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a30c4d320f85b1383c5059da5b19b164a}\label{riscv_2include_2rtems_2score_2cpu_8h_a30c4d320f85b1383c5059da5b19b164a}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+P\+A\+S\+S\+E\+S\+\_\+\+F\+R\+A\+M\+E\+\_\+\+P\+O\+I\+N\+T\+ER}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a112f88f13afe8bb8f1b13f1ca7e09b8d}\label{riscv_2include_2rtems_2score_2cpu_8h_a112f88f13afe8bb8f1b13f1ca7e09b8d}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a304f78c61edce38bb88e909f90a326dc}\label{riscv_2include_2rtems_2score_2cpu_8h_a304f78c61edce38bb88e909f90a326dc}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a225de03a8647bf307a73cf907969778d}\label{riscv_2include_2rtems_2score_2cpu_8h_a225de03a8647bf307a73cf907969778d}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+L\+\_\+\+T\+A\+S\+K\+S\+\_\+\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_af1c906c8ee4c3d012dc456285e42d3ee}\label{riscv_2include_2rtems_2score_2cpu_8h_af1c906c8ee4c3d012dc456285e42d3ee}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+I\+S\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a155bcf88149016c6c58f30eeab9f1598}\label{riscv_2include_2rtems_2score_2cpu_8h_a155bcf88149016c6c58f30eeab9f1598}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+D\+E\+F\+E\+R\+R\+E\+D\+\_\+\+F\+P\+\_\+\+S\+W\+I\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a0c634f4a6bc9236bcacafc9b6119e011}\label{riscv_2include_2rtems_2score_2cpu_8h_a0c634f4a6bc9236bcacafc9b6119e011}} 
\#define {\bfseries C\+P\+U\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+O\+B\+U\+S\+T\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+S\+P\+A\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ac40d98a563f63934a5775f1366ba1b67}\label{riscv_2include_2rtems_2score_2cpu_8h_ac40d98a563f63934a5775f1366ba1b67}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+S\+\_\+\+UP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_acd43704c7821a2c042d212801156584e}\label{riscv_2include_2rtems_2score_2cpu_8h_acd43704c7821a2c042d212801156584e}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+R\+U\+C\+T\+U\+R\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{struct____attribute____}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}} ((aligned (64)))
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a2a5302250780cfe2e66e5877f39c54dd}\label{riscv_2include_2rtems_2score_2cpu_8h_a2a5302250780cfe2e66e5877f39c54dd}} 
\#define {\bfseries C\+P\+U\+\_\+\+B\+I\+G\+\_\+\+E\+N\+D\+I\+AN}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ab62ca27d0a6a531f35842a6e3a94b454}\label{riscv_2include_2rtems_2score_2cpu_8h_ab62ca27d0a6a531f35842a6e3a94b454}} 
\#define {\bfseries C\+P\+U\+\_\+\+L\+I\+T\+T\+L\+E\+\_\+\+E\+N\+D\+I\+AN}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_af8823e651e33b9683e0d89e5a8054ee6}\label{riscv_2include_2rtems_2score_2cpu_8h_af8823e651e33b9683e0d89e5a8054ee6}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+O\+D\+E\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+SK}~0x0000000000000001
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}\label{riscv_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}} 
\#define {\bfseries C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}~64
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}\label{riscv_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}} 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~16
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ac71c1e0159c32144a04f18646ede252b}\label{riscv_2include_2rtems_2score_2cpu_8h_ac71c1e0159c32144a04f18646ede252b}} 
\#define {\bfseries C\+P\+U\+\_\+\+H\+E\+A\+P\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{v850_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}{C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}\label{riscv_2include_2rtems_2score_2cpu_8h_a8aed43eb1b3c346772c127482b4b5372}} 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~16
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a6a578627686e1020a28f5a295703ca74}\label{riscv_2include_2rtems_2score_2cpu_8h_a6a578627686e1020a28f5a295703ca74}} 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}{C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a896055157b72692a6141f7c0039eabdf}\label{riscv_2include_2rtems_2score_2cpu_8h_a896055157b72692a6141f7c0039eabdf}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Get\+\_\+\+SP}(\+\_\+context)~(\+\_\+context)-\/$>$\mbox{\hyperlink{group__mips__regs_ga8d40798874dab99986478ef00ff3e297}{sp}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ab94869be93a41da88a10fa59771ce2c9}\label{riscv_2include_2rtems_2score_2cpu_8h_ab94869be93a41da88a10fa59771ce2c9}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+P\+C\+I\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+S\+E\+R\+V\+E\+R\+\_\+\+E\+X\+T\+R\+A\+\_\+\+S\+T\+A\+CK}~0
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a47f6e4d60c72b5f65fc775b0b5dd14ec}\label{riscv_2include_2rtems_2score_2cpu_8h_a47f6e4d60c72b5f65fc775b0b5dd14ec}} 
\#define {\bfseries C\+P\+U\+\_\+\+P\+R\+O\+V\+I\+D\+E\+S\+\_\+\+I\+S\+R\+\_\+\+I\+S\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ad1ef5062849284d81496e1e6d33fb7ff}\label{riscv_2include_2rtems_2score_2cpu_8h_ad1ef5062849284d81496e1e6d33fb7ff}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Initialize\+\_\+vectors}()
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_abc05c31eff429870b8564553d9eae054}\label{riscv_2include_2rtems_2score_2cpu_8h_abc05c31eff429870b8564553d9eae054}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable}(\+\_\+level)~\+\_\+level = riscv\+\_\+interrupt\+\_\+disable()
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a01f5da058924ecbc4c84ceb8613145a0}\label{riscv_2include_2rtems_2score_2cpu_8h_a01f5da058924ecbc4c84ceb8613145a0}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable}(\+\_\+level)~riscv\+\_\+interrupt\+\_\+enable( \+\_\+level )
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash}(\+\_\+level)
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a3fb67e174d7b61251322cd32126acd1a}\label{riscv_2include_2rtems_2score_2cpu_8h_a3fb67e174d7b61251322cd32126acd1a}} 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Restart\+\_\+self}(\+\_\+the\+\_\+context)~\mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}}( (\+\_\+the\+\_\+context) )
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ab0aff7a561b9c030a4d88eff201f4688}\label{riscv_2include_2rtems_2score_2cpu_8h_ab0aff7a561b9c030a4d88eff201f4688}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+B\+I\+T\+F\+I\+E\+L\+D\+\_\+\+C\+O\+DE}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a8a0440100c3084953bc899c3f701de06}\label{riscv_2include_2rtems_2score_2cpu_8h_a8a0440100c3084953bc899c3f701de06}} 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+B\+I\+T\+F\+I\+E\+L\+D\+\_\+\+D\+A\+TA}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_adea68a7fa02909edcebee08748f94223}\label{riscv_2include_2rtems_2score_2cpu_8h_adea68a7fa02909edcebee08748f94223}} 
\#define {\bfseries C\+P\+U\+\_\+\+M\+A\+X\+I\+M\+U\+M\+\_\+\+P\+R\+O\+C\+E\+S\+S\+O\+RS}~32
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a1936ecb0107e5875a7b538374c1f621d}\label{riscv_2include_2rtems_2score_2cpu_8h_a1936ecb0107e5875a7b538374c1f621d}} 
\#define {\bfseries C\+P\+U\+\_\+swap\+\_\+u16}(value)~(((value\&0xff) $<$$<$ 8) $\vert$ ((value $>$$>$ 8)\&0xff))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a37396fc0890381b9f94cf8794ae73a72}\label{riscv_2include_2rtems_2score_2cpu_8h_a37396fc0890381b9f94cf8794ae73a72}} 
typedef uint16\+\_\+t {\bfseries Priority\+\_\+bit\+\_\+map\+\_\+\+Word}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}\label{riscv_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}} 
typedef uint32\+\_\+t {\bfseries C\+P\+U\+\_\+\+Counter\+\_\+ticks}
\item 
typedef uintptr\+\_\+t \mbox{\hyperlink{riscv_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a982c1cc8e7e58317f0d71e4c7b013e67}\label{riscv_2include_2rtems_2score_2cpu_8h_a982c1cc8e7e58317f0d71e4c7b013e67}} 
enum {\bfseries R\+I\+S\+C\+V\+\_\+\+Interrupt\+\_\+code} \{ \newline
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+U\+S\+ER} = 0, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+U\+P\+E\+R\+V\+I\+S\+OR} = 1, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+M\+A\+C\+H\+I\+NE} = 3, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+U\+S\+ER} = 4, 
\newline
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+S\+U\+P\+E\+R\+V\+I\+S\+OR} = 5, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+M\+A\+C\+H\+I\+NE} = 7, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+U\+S\+ER} = 8, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+S\+U\+P\+E\+R\+V\+I\+S\+OR} = 9, 
\newline
{\bfseries R\+I\+S\+C\+V\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+M\+A\+C\+H\+I\+NE} = 11
 \}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_adb8ec83f5bd6451d6a90ba2dbc367a68}\label{riscv_2include_2rtems_2score_2cpu_8h_adb8ec83f5bd6451d6a90ba2dbc367a68}} 
enum {\bfseries R\+I\+S\+C\+V\+\_\+\+Exception\+\_\+code} \{ \newline
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+I\+S\+A\+L\+I\+G\+N\+ED} = 0, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+F\+A\+U\+LT} = 1, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+L\+L\+E\+G\+A\+L\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON} = 2, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+R\+E\+A\+K\+P\+O\+I\+NT} = 3, 
\newline
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+L\+O\+A\+D\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+I\+S\+A\+L\+I\+G\+N\+ED} = 4, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+L\+O\+A\+D\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+F\+A\+U\+LT} = 5, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+T\+O\+R\+E\+\_\+\+O\+R\+\_\+\+A\+M\+O\+\_\+\+A\+D\+D\+R\+E\+S\+S\+\_\+\+M\+I\+S\+A\+L\+I\+G\+N\+ED} = 6, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+T\+O\+R\+E\+\_\+\+O\+R\+\_\+\+A\+M\+O\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+F\+A\+U\+LT} = 7, 
\newline
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+E\+N\+V\+I\+R\+O\+N\+M\+E\+N\+T\+\_\+\+C\+A\+L\+L\+\_\+\+F\+R\+O\+M\+\_\+\+U\+\_\+\+M\+O\+DE} = 8, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+E\+N\+V\+I\+R\+O\+N\+M\+E\+N\+T\+\_\+\+C\+A\+L\+L\+\_\+\+F\+R\+O\+M\+\_\+\+S\+\_\+\+M\+O\+DE} = 9, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+E\+N\+V\+I\+R\+O\+N\+M\+E\+N\+T\+\_\+\+C\+A\+L\+L\+\_\+\+F\+R\+O\+M\+\_\+\+M\+\_\+\+M\+O\+DE} = 11, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+O\+N\+\_\+\+P\+A\+G\+E\+\_\+\+F\+A\+U\+LT} = 12, 
\newline
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+L\+O\+A\+D\+\_\+\+P\+A\+G\+E\+\_\+\+F\+A\+U\+LT} = 13, 
{\bfseries R\+I\+S\+C\+V\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+T\+O\+R\+E\+\_\+\+O\+R\+\_\+\+A\+M\+O\+\_\+\+P\+A\+G\+E\+\_\+\+F\+A\+U\+LT} = 15
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a971063138cda911498225caabfed2c07}\label{riscv_2include_2rtems_2score_2cpu_8h_a971063138cda911498225caabfed2c07}} 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} bool {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Is\+\_\+enabled} (unsigned long level)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga43820ba3d51d7a699c22fce8cac93ef1}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level}} (uint32\+\_\+t level)
\begin{DoxyCompactList}\small\item\em Sets the hardware interrupt level by the level value. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga1d9dcab9170d532b6634a5620385adbd}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Get\+\_\+level}} (void)
\begin{DoxyCompactList}\small\item\em Returns the interrupt level of the executing thread. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa92701994ad8e3b646667a3e92935ddf}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}}, void $\ast$stack\+\_\+area\+\_\+begin, size\+\_\+t stack\+\_\+area\+\_\+size, uint32\+\_\+t new\+\_\+level, void($\ast$entry\+\_\+point)(void), bool is\+\_\+fp, void $\ast$tls\+\_\+area)
\begin{DoxyCompactList}\small\item\em Initializes the C\+PU context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga254ab76f1c02812babdb3d5028f59178}{\+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt}} (uint32\+\_\+t source, uint32\+\_\+t error) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa34a35de496258577c1454ba1ee07ce0}{\+\_\+\+C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+print}} (const \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$frame)
\begin{DoxyCompactList}\small\item\em Prints the exception frame via \mbox{\hyperlink{bspIo_8h_a380cfecc8035cec8a13b68c0cb90f32f}{printk()}}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga869484e3d851b032fd826c69ff21fc72}{\+\_\+\+C\+P\+U\+\_\+\+Initialize}} (void)
\begin{DoxyCompactList}\small\item\em C\+PU initialization. \end{DoxyCompactList}\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga903a802003c95d6ef5206cb330424a1b}{\+\_\+\+C\+P\+U\+\_\+\+Thread\+\_\+\+Idle\+\_\+body}} (uintptr\+\_\+t ignored)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa9f8cc989454b28232e5375e30c90970}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$run, \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$heir)
\begin{DoxyCompactList}\small\item\em C\+PU switch context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$new\+\_\+context) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_gaa675150e5d00169c99410a82011b6117}{\+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+frequency}} (void)
\begin{DoxyCompactList}\small\item\em Returns the current C\+PU counter frequency in Hz. \end{DoxyCompactList}\item 
\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}{C\+P\+U\+\_\+\+Counter\+\_\+ticks}} \mbox{\hyperlink{group__RTEMSScoreCPUARM_gac016ae4ed92ed2607bd65408a36d908b}{\+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+read}} (void)
\begin{DoxyCompactList}\small\item\em Returns the current C\+PU counter value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ad593ad90b73481612e48f3d016789dd7}\label{riscv_2include_2rtems_2score_2cpu_8h_ad593ad90b73481612e48f3d016789dd7}} 
volatile uint32\+\_\+t $\ast$const {\bfseries \+\_\+\+R\+I\+S\+C\+V\+\_\+\+Counter}
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_ab06bc7d1751ca97bbe1f4c50d14c4453}\label{riscv_2include_2rtems_2score_2cpu_8h_ab06bc7d1751ca97bbe1f4c50d14c4453}} 
\index{cpu.h@{cpu.h}!\_CPU\_ISR\_Flash@{\_CPU\_ISR\_Flash}}
\index{\_CPU\_ISR\_Flash@{\_CPU\_ISR\_Flash}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{\_CPU\_ISR\_Flash}{\_CPU\_ISR\_Flash}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash(\begin{DoxyParamCaption}\item[{}]{\+\_\+level }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do}\{ \(\backslash\)}
\DoxyCodeLine{      \_CPU\_ISR\_Enable( \_level ); \(\backslash\)}
\DoxyCodeLine{      riscv\_interrupt\_disable(); \(\backslash\)}
\DoxyCodeLine{    \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


\subsection{Typedef Documentation}
\mbox{\Hypertarget{riscv_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}\label{riscv_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}} 
\index{cpu.h@{cpu.h}!CPU\_Uint32ptr@{CPU\_Uint32ptr}}
\index{CPU\_Uint32ptr@{CPU\_Uint32ptr}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{CPU\_Uint32ptr}{CPU\_Uint32ptr}}
{\footnotesize\ttfamily typedef uintptr\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}}

Type that can store a 32-\/bit integer or a pointer. 