
BionicEvo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008138  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  080082d8  080082d8  000182d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008774  08008774  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008774  08008774  00018774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800877c  0800877c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800877c  0800877c  0001877c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008780  08008780  00018780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008784  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  200001d4  08008958  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  08008958  0002057c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f3db  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002336  00000000  00000000  0002f622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e98  00000000  00000000  00031958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b6c  00000000  00000000  000327f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001864a  00000000  00000000  0003335c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010747  00000000  00000000  0004b9a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009adc7  00000000  00000000  0005c0ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004f3c  00000000  00000000  000f6eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000fbdf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080082c0 	.word	0x080082c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080082c0 	.word	0x080082c0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	0000      	movs	r0, r0
	...

08000ef8 <pot_serv_map>:
/*
 * @brief Maps potentiometer value (0-4095) to servo angle (0-180)
 * @param val potentiometer value
 * @retval int Servo angle
 */
uint8_t pot_serv_map(uint16_t val) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	80fb      	strh	r3, [r7, #6]
	return val/4095.0*180;
 8000f02:	88fb      	ldrh	r3, [r7, #6]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fb15 	bl	8000534 <__aeabi_i2d>
 8000f0a:	a30e      	add	r3, pc, #56	; (adr r3, 8000f44 <pot_serv_map+0x4c>)
 8000f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f10:	f7ff fca4 	bl	800085c <__aeabi_ddiv>
 8000f14:	4602      	mov	r2, r0
 8000f16:	460b      	mov	r3, r1
 8000f18:	4610      	mov	r0, r2
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f04f 0200 	mov.w	r2, #0
 8000f20:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <pot_serv_map+0x48>)
 8000f22:	f7ff fb71 	bl	8000608 <__aeabi_dmul>
 8000f26:	4602      	mov	r2, r0
 8000f28:	460b      	mov	r3, r1
 8000f2a:	4610      	mov	r0, r2
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	f7ff fe43 	bl	8000bb8 <__aeabi_d2uiz>
 8000f32:	4603      	mov	r3, r0
 8000f34:	b2db      	uxtb	r3, r3
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40668000 	.word	0x40668000
 8000f44:	00000000 	.word	0x00000000
 8000f48:	40affe00 	.word	0x40affe00

08000f4c <serv_angle>:
/*
 * @brief Takes in an angle and returns a PWM vaue
 * @param angle Desired servo angle
 * @retval int PWM value
 */
uint16_t serv_angle(uint8_t angle) {
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	71fb      	strb	r3, [r7, #7]
	if (angle > 180) {
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2bb4      	cmp	r3, #180	; 0xb4
 8000f5a:	d901      	bls.n	8000f60 <serv_angle+0x14>
		angle = 180;
 8000f5c:	23b4      	movs	r3, #180	; 0xb4
 8000f5e:	71fb      	strb	r3, [r7, #7]
	} else if (angle < 0) {
		angle = 0;
	}

	return BASE + INC*angle;
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	220a      	movs	r2, #10
 8000f66:	fb13 f302 	smulbb	r3, r3, r2
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f70:	4413      	add	r3, r2
 8000f72:	b29b      	uxth	r3, r3
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <average>:
 * @brief Averages an array
 * @param arr The array to average
 * @param size The array size
 * @retval int Average value of the array
 */
uint16_t average(uint16_t arr[NUM_PAST_VAL], size_t size) {
 8000f80:	b5b0      	push	{r4, r5, r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
	uint32_t sum = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
	for (size_t i = 0; i < size; ++i) {
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	e00b      	b.n	8000fac <average+0x2c>
		sum += arr[i];
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	881b      	ldrh	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
	for (size_t i = 0; i < size; ++i) {
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d3ef      	bcc.n	8000f94 <average+0x14>
	}
	return ((double) sum) / size;
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f7ff faad 	bl	8000514 <__aeabi_ui2d>
 8000fba:	4604      	mov	r4, r0
 8000fbc:	460d      	mov	r5, r1
 8000fbe:	6838      	ldr	r0, [r7, #0]
 8000fc0:	f7ff faa8 	bl	8000514 <__aeabi_ui2d>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4620      	mov	r0, r4
 8000fca:	4629      	mov	r1, r5
 8000fcc:	f7ff fc46 	bl	800085c <__aeabi_ddiv>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	4610      	mov	r0, r2
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f7ff fdee 	bl	8000bb8 <__aeabi_d2uiz>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	b29b      	uxth	r3, r3
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bdb0      	pop	{r4, r5, r7, pc}

08000fe8 <push_front>:
 * @param arr The array to push to
 * @param val The array vals to push
 * @param size1 The first array size
 * @param size2 The second array size
 */
void push_front(uint16_t arr[ADC_SIZE][NUM_PAST_VAL], uint16_t val[ADC_SIZE], size_t size1, size_t size2) {
 8000fe8:	b480      	push	{r7}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	603b      	str	r3, [r7, #0]
	for (size_t i = 0; i < ADC_SIZE; ++i) {
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	617b      	str	r3, [r7, #20]
 8000ffa:	e030      	b.n	800105e <push_front+0x76>
		for (size_t j = NUM_PAST_VAL-1; j > 0; --j) {
 8000ffc:	2309      	movs	r3, #9
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	e019      	b.n	8001036 <push_front+0x4e>
			arr[i][j] = arr[i][j-1];
 8001002:	697a      	ldr	r2, [r7, #20]
 8001004:	4613      	mov	r3, r2
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	461a      	mov	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	1899      	adds	r1, r3, r2
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1e58      	subs	r0, r3, #1
 8001016:	697a      	ldr	r2, [r7, #20]
 8001018:	4613      	mov	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4413      	add	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	461a      	mov	r2, r3
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4413      	add	r3, r2
 8001026:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (size_t j = NUM_PAST_VAL-1; j > 0; --j) {
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	3b01      	subs	r3, #1
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e2      	bne.n	8001002 <push_front+0x1a>
		}
		arr[i][0] = val[i];
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	18d1      	adds	r1, r2, r3
 8001044:	697a      	ldr	r2, [r7, #20]
 8001046:	4613      	mov	r3, r2
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	4413      	add	r3, r2
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	461a      	mov	r2, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	4413      	add	r3, r2
 8001054:	880a      	ldrh	r2, [r1, #0]
 8001056:	801a      	strh	r2, [r3, #0]
	for (size_t i = 0; i < ADC_SIZE; ++i) {
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	3301      	adds	r3, #1
 800105c:	617b      	str	r3, [r7, #20]
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	2b04      	cmp	r3, #4
 8001062:	d9cb      	bls.n	8000ffc <push_front+0x14>
	}
}
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	371c      	adds	r7, #28
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
	...

08001074 <HAL_ADC_ConvCpltCallback>:

bool convCompleted = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	convCompleted = 1;
 800107c:	4b04      	ldr	r3, [pc, #16]	; (8001090 <HAL_ADC_ConvCpltCallback+0x1c>)
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000424 	.word	0x20000424

08001094 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b098      	sub	sp, #96	; 0x60
 8001098:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109a:	f001 f81d 	bl	80020d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109e:	f000 f9b5 	bl	800140c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a2:	f000 fc93 	bl	80019cc <MX_GPIO_Init>
  MX_DMA_Init();
 80010a6:	f000 fc71 	bl	800198c <MX_DMA_Init>
  MX_TIM2_Init();
 80010aa:	f000 fb43 	bl	8001734 <MX_TIM2_Init>
  MX_TIM1_Init();
 80010ae:	f000 faa1 	bl	80015f4 <MX_TIM1_Init>
  MX_TIM3_Init();
 80010b2:	f000 fbbf 	bl	8001834 <MX_TIM3_Init>
  MX_ADC1_Init();
 80010b6:	f000 fa13 	bl	80014e0 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80010ba:	f000 fc3d 	bl	8001938 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  sprintf(msg,"ADC1 INIT: Success\r\n");
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	49c2      	ldr	r1, [pc, #776]	; (80013cc <main+0x338>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f004 ff9f 	bl	8006008 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff f8d6 	bl	8000280 <strlen>
 80010d4:	4603      	mov	r3, r0
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	f107 010c 	add.w	r1, r7, #12
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010e0:	48bb      	ldr	r0, [pc, #748]	; (80013d0 <main+0x33c>)
 80010e2:	f003 fef4 	bl	8004ece <HAL_UART_Transmit>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80010e6:	2108      	movs	r1, #8
 80010e8:	48ba      	ldr	r0, [pc, #744]	; (80013d4 <main+0x340>)
 80010ea:	f003 f8dd 	bl	80042a8 <HAL_TIM_PWM_Start>
  sprintf(msg,"TIMER1, CHANNEL 3 PWM INIT: Success\r\n");
 80010ee:	f107 030c 	add.w	r3, r7, #12
 80010f2:	49b9      	ldr	r1, [pc, #740]	; (80013d8 <main+0x344>)
 80010f4:	4618      	mov	r0, r3
 80010f6:	f004 ff87 	bl	8006008 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f8be 	bl	8000280 <strlen>
 8001104:	4603      	mov	r3, r0
 8001106:	b29a      	uxth	r2, r3
 8001108:	f107 010c 	add.w	r1, r7, #12
 800110c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001110:	48af      	ldr	r0, [pc, #700]	; (80013d0 <main+0x33c>)
 8001112:	f003 fedc 	bl	8004ece <HAL_UART_Transmit>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001116:	2104      	movs	r1, #4
 8001118:	48b0      	ldr	r0, [pc, #704]	; (80013dc <main+0x348>)
 800111a:	f003 f8c5 	bl	80042a8 <HAL_TIM_PWM_Start>
  sprintf(msg,"TIMER2, CHANNEL 2 PWM INIT: Success\r\n");
 800111e:	f107 030c 	add.w	r3, r7, #12
 8001122:	49af      	ldr	r1, [pc, #700]	; (80013e0 <main+0x34c>)
 8001124:	4618      	mov	r0, r3
 8001126:	f004 ff6f 	bl	8006008 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f8a6 	bl	8000280 <strlen>
 8001134:	4603      	mov	r3, r0
 8001136:	b29a      	uxth	r2, r3
 8001138:	f107 010c 	add.w	r1, r7, #12
 800113c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001140:	48a3      	ldr	r0, [pc, #652]	; (80013d0 <main+0x33c>)
 8001142:	f003 fec4 	bl	8004ece <HAL_UART_Transmit>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001146:	2104      	movs	r1, #4
 8001148:	48a6      	ldr	r0, [pc, #664]	; (80013e4 <main+0x350>)
 800114a:	f003 f8ad 	bl	80042a8 <HAL_TIM_PWM_Start>
  sprintf(msg,"TIMER3, CHANNEL 2 PWM INIT: Success\r\n");
 800114e:	f107 030c 	add.w	r3, r7, #12
 8001152:	49a5      	ldr	r1, [pc, #660]	; (80013e8 <main+0x354>)
 8001154:	4618      	mov	r0, r3
 8001156:	f004 ff57 	bl	8006008 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800115a:	f107 030c 	add.w	r3, r7, #12
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff f88e 	bl	8000280 <strlen>
 8001164:	4603      	mov	r3, r0
 8001166:	b29a      	uxth	r2, r3
 8001168:	f107 010c 	add.w	r1, r7, #12
 800116c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001170:	4897      	ldr	r0, [pc, #604]	; (80013d0 <main+0x33c>)
 8001172:	f003 feac 	bl	8004ece <HAL_UART_Transmit>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001176:	2100      	movs	r1, #0
 8001178:	489a      	ldr	r0, [pc, #616]	; (80013e4 <main+0x350>)
 800117a:	f003 f895 	bl	80042a8 <HAL_TIM_PWM_Start>
  sprintf(msg,"TIMER3, CHANNEL 1 PWM INIT: Success\r\n");
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	499a      	ldr	r1, [pc, #616]	; (80013ec <main+0x358>)
 8001184:	4618      	mov	r0, r3
 8001186:	f004 ff3f 	bl	8006008 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f876 	bl	8000280 <strlen>
 8001194:	4603      	mov	r3, r0
 8001196:	b29a      	uxth	r2, r3
 8001198:	f107 010c 	add.w	r1, r7, #12
 800119c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011a0:	488b      	ldr	r0, [pc, #556]	; (80013d0 <main+0x33c>)
 80011a2:	f003 fe94 	bl	8004ece <HAL_UART_Transmit>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80011a6:	2108      	movs	r1, #8
 80011a8:	488c      	ldr	r0, [pc, #560]	; (80013dc <main+0x348>)
 80011aa:	f003 f87d 	bl	80042a8 <HAL_TIM_PWM_Start>
  sprintf(msg,"TIMER2, CHANNEL 3 PWM INIT: Success\r\n");
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	498f      	ldr	r1, [pc, #572]	; (80013f0 <main+0x35c>)
 80011b4:	4618      	mov	r0, r3
 80011b6:	f004 ff27 	bl	8006008 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80011ba:	f107 030c 	add.w	r3, r7, #12
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f85e 	bl	8000280 <strlen>
 80011c4:	4603      	mov	r3, r0
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	f107 010c 	add.w	r1, r7, #12
 80011cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011d0:	487f      	ldr	r0, [pc, #508]	; (80013d0 <main+0x33c>)
 80011d2:	f003 fe7c 	bl	8004ece <HAL_UART_Transmit>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t *) rawValues, ADC_SIZE);
 80011d6:	2205      	movs	r2, #5
 80011d8:	4986      	ldr	r1, [pc, #536]	; (80013f4 <main+0x360>)
 80011da:	4887      	ldr	r0, [pc, #540]	; (80013f8 <main+0x364>)
 80011dc:	f001 f966 	bl	80024ac <HAL_ADC_Start_DMA>
  for (uint8_t i = 0; i < NUM_PAST_VAL; ++i) {
 80011e0:	2300      	movs	r3, #0
 80011e2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80011e6:	e00a      	b.n	80011fe <main+0x16a>
	  push_front(pastValues,rawValues,NUM_PAST_VAL,ADC_SIZE);
 80011e8:	2305      	movs	r3, #5
 80011ea:	220a      	movs	r2, #10
 80011ec:	4981      	ldr	r1, [pc, #516]	; (80013f4 <main+0x360>)
 80011ee:	4883      	ldr	r0, [pc, #524]	; (80013fc <main+0x368>)
 80011f0:	f7ff fefa 	bl	8000fe8 <push_front>
  for (uint8_t i = 0; i < NUM_PAST_VAL; ++i) {
 80011f4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80011f8:	3301      	adds	r3, #1
 80011fa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80011fe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001202:	2b09      	cmp	r3, #9
 8001204:	d9f0      	bls.n	80011e8 <main+0x154>
  }
  sprintf(msg,"ADC INIT: Success\r\n");
 8001206:	f107 030c 	add.w	r3, r7, #12
 800120a:	497d      	ldr	r1, [pc, #500]	; (8001400 <main+0x36c>)
 800120c:	4618      	mov	r0, r3
 800120e:	f004 fefb 	bl	8006008 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001212:	f107 030c 	add.w	r3, r7, #12
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff f832 	bl	8000280 <strlen>
 800121c:	4603      	mov	r3, r0
 800121e:	b29a      	uxth	r2, r3
 8001220:	f107 010c 	add.w	r1, r7, #12
 8001224:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001228:	4869      	ldr	r0, [pc, #420]	; (80013d0 <main+0x33c>)
 800122a:	f003 fe50 	bl	8004ece <HAL_UART_Transmit>


  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, serv_angle(0));
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff fe8c 	bl	8000f4c <serv_angle>
 8001234:	4603      	mov	r3, r0
 8001236:	461a      	mov	r2, r3
 8001238:	4b66      	ldr	r3, [pc, #408]	; (80013d4 <main+0x340>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, serv_angle(0));
 800123e:	2000      	movs	r0, #0
 8001240:	f7ff fe84 	bl	8000f4c <serv_angle>
 8001244:	4603      	mov	r3, r0
 8001246:	461a      	mov	r2, r3
 8001248:	4b64      	ldr	r3, [pc, #400]	; (80013dc <main+0x348>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, serv_angle(0));
 800124e:	2000      	movs	r0, #0
 8001250:	f7ff fe7c 	bl	8000f4c <serv_angle>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	4b62      	ldr	r3, [pc, #392]	; (80013e4 <main+0x350>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1, serv_angle(0));
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff fe74 	bl	8000f4c <serv_angle>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b5e      	ldr	r3, [pc, #376]	; (80013e4 <main+0x350>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3, serv_angle(0));
 800126e:	2000      	movs	r0, #0
 8001270:	f7ff fe6c 	bl	8000f4c <serv_angle>
 8001274:	4603      	mov	r3, r0
 8001276:	461a      	mov	r2, r3
 8001278:	4b58      	ldr	r3, [pc, #352]	; (80013dc <main+0x348>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start_DMA(&hadc1,(uint32_t *) rawValues, ADC_SIZE);
 800127e:	2205      	movs	r2, #5
 8001280:	495c      	ldr	r1, [pc, #368]	; (80013f4 <main+0x360>)
 8001282:	485d      	ldr	r0, [pc, #372]	; (80013f8 <main+0x364>)
 8001284:	f001 f912 	bl	80024ac <HAL_ADC_Start_DMA>
	  while (!convCompleted);
 8001288:	bf00      	nop
 800128a:	4b5e      	ldr	r3, [pc, #376]	; (8001404 <main+0x370>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	f083 0301 	eor.w	r3, r3, #1
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d1f8      	bne.n	800128a <main+0x1f6>

	  push_front(pastValues,rawValues,NUM_PAST_VAL,ADC_SIZE);
 8001298:	2305      	movs	r3, #5
 800129a:	220a      	movs	r2, #10
 800129c:	4955      	ldr	r1, [pc, #340]	; (80013f4 <main+0x360>)
 800129e:	4857      	ldr	r0, [pc, #348]	; (80013fc <main+0x368>)
 80012a0:	f7ff fea2 	bl	8000fe8 <push_front>

	  for (uint8_t i = 0; i < ADC_SIZE; ++i) {
 80012a4:	2300      	movs	r3, #0
 80012a6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80012aa:	e019      	b.n	80012e0 <main+0x24c>
		  values[i] = average(pastValues[i],NUM_PAST_VAL);
 80012ac:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80012b0:	4613      	mov	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	4a50      	ldr	r2, [pc, #320]	; (80013fc <main+0x368>)
 80012ba:	4413      	add	r3, r2
 80012bc:	f897 404e 	ldrb.w	r4, [r7, #78]	; 0x4e
 80012c0:	210a      	movs	r1, #10
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fe5c 	bl	8000f80 <average>
 80012c8:	4603      	mov	r3, r0
 80012ca:	461a      	mov	r2, r3
 80012cc:	0063      	lsls	r3, r4, #1
 80012ce:	3350      	adds	r3, #80	; 0x50
 80012d0:	443b      	add	r3, r7
 80012d2:	f823 2c50 	strh.w	r2, [r3, #-80]
	  for (uint8_t i = 0; i < ADC_SIZE; ++i) {
 80012d6:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80012da:	3301      	adds	r3, #1
 80012dc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80012e0:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80012e4:	2b04      	cmp	r3, #4
 80012e6:	d9e1      	bls.n	80012ac <main+0x218>
  	  }

  	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,serv_angle(pot_serv_map(rawValues[0])));
 80012e8:	4b42      	ldr	r3, [pc, #264]	; (80013f4 <main+0x360>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fe03 	bl	8000ef8 <pot_serv_map>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fe29 	bl	8000f4c <serv_angle>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	4b35      	ldr	r3, [pc, #212]	; (80013d4 <main+0x340>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	63da      	str	r2, [r3, #60]	; 0x3c
  	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,serv_angle(pot_serv_map(rawValues[1])));
 8001304:	4b3b      	ldr	r3, [pc, #236]	; (80013f4 <main+0x360>)
 8001306:	885b      	ldrh	r3, [r3, #2]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fdf5 	bl	8000ef8 <pot_serv_map>
 800130e:	4603      	mov	r3, r0
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fe1b 	bl	8000f4c <serv_angle>
 8001316:	4603      	mov	r3, r0
 8001318:	461a      	mov	r2, r3
 800131a:	4b30      	ldr	r3, [pc, #192]	; (80013dc <main+0x348>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	639a      	str	r2, [r3, #56]	; 0x38
  	  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,serv_angle(pot_serv_map(rawValues[2])));
 8001320:	4b34      	ldr	r3, [pc, #208]	; (80013f4 <main+0x360>)
 8001322:	889b      	ldrh	r3, [r3, #4]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fde7 	bl	8000ef8 <pot_serv_map>
 800132a:	4603      	mov	r3, r0
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fe0d 	bl	8000f4c <serv_angle>
 8001332:	4603      	mov	r3, r0
 8001334:	461a      	mov	r2, r3
 8001336:	4b2b      	ldr	r3, [pc, #172]	; (80013e4 <main+0x350>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	639a      	str	r2, [r3, #56]	; 0x38
  	  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,serv_angle(pot_serv_map(rawValues[3])));
 800133c:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <main+0x360>)
 800133e:	88db      	ldrh	r3, [r3, #6]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fdd9 	bl	8000ef8 <pot_serv_map>
 8001346:	4603      	mov	r3, r0
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fdff 	bl	8000f4c <serv_angle>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <main+0x350>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	635a      	str	r2, [r3, #52]	; 0x34
  	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,serv_angle(pot_serv_map(rawValues[4])));
 8001358:	4b26      	ldr	r3, [pc, #152]	; (80013f4 <main+0x360>)
 800135a:	891b      	ldrh	r3, [r3, #8]
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fdcb 	bl	8000ef8 <pot_serv_map>
 8001362:	4603      	mov	r3, r0
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fdf1 	bl	8000f4c <serv_angle>
 800136a:	4603      	mov	r3, r0
 800136c:	461a      	mov	r2, r3
 800136e:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <main+0x348>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	63da      	str	r2, [r3, #60]	; 0x3c
  //		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, serv_angle(180));
  //		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1, serv_angle(180));
  //		  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3, serv_angle(180));
  //	  }

  	  sprintf(msg,"%d %d %d %d %d\r\n", pastValues[0][0], pastValues[1][0], pastValues[2][0], pastValues[3][0], pastValues[4][0]);
 8001374:	4b21      	ldr	r3, [pc, #132]	; (80013fc <main+0x368>)
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	461c      	mov	r4, r3
 800137a:	4b20      	ldr	r3, [pc, #128]	; (80013fc <main+0x368>)
 800137c:	8a9b      	ldrh	r3, [r3, #20]
 800137e:	461d      	mov	r5, r3
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <main+0x368>)
 8001382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001384:	461a      	mov	r2, r3
 8001386:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <main+0x368>)
 8001388:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800138a:	4619      	mov	r1, r3
 800138c:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <main+0x368>)
 800138e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001392:	f107 000c 	add.w	r0, r7, #12
 8001396:	9302      	str	r3, [sp, #8]
 8001398:	9101      	str	r1, [sp, #4]
 800139a:	9200      	str	r2, [sp, #0]
 800139c:	462b      	mov	r3, r5
 800139e:	4622      	mov	r2, r4
 80013a0:	4919      	ldr	r1, [pc, #100]	; (8001408 <main+0x374>)
 80013a2:	f004 fe31 	bl	8006008 <siprintf>
  	  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7fe ff68 	bl	8000280 <strlen>
 80013b0:	4603      	mov	r3, r0
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	f107 010c 	add.w	r1, r7, #12
 80013b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013bc:	4804      	ldr	r0, [pc, #16]	; (80013d0 <main+0x33c>)
 80013be:	f003 fd86 	bl	8004ece <HAL_UART_Transmit>
  	  HAL_Delay(100);
 80013c2:	2064      	movs	r0, #100	; 0x64
 80013c4:	f000 fefa 	bl	80021bc <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1,(uint32_t *) rawValues, ADC_SIZE);
 80013c8:	e759      	b.n	800127e <main+0x1ea>
 80013ca:	bf00      	nop
 80013cc:	080082d8 	.word	0x080082d8
 80013d0:	20000370 	.word	0x20000370
 80013d4:	20000298 	.word	0x20000298
 80013d8:	080082f0 	.word	0x080082f0
 80013dc:	200002e0 	.word	0x200002e0
 80013e0:	08008318 	.word	0x08008318
 80013e4:	20000328 	.word	0x20000328
 80013e8:	08008340 	.word	0x08008340
 80013ec:	08008368 	.word	0x08008368
 80013f0:	08008390 	.word	0x08008390
 80013f4:	200003b4 	.word	0x200003b4
 80013f8:	200001f0 	.word	0x200001f0
 80013fc:	200003c0 	.word	0x200003c0
 8001400:	080083b8 	.word	0x080083b8
 8001404:	20000424 	.word	0x20000424
 8001408:	080083cc 	.word	0x080083cc

0800140c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b094      	sub	sp, #80	; 0x50
 8001410:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001412:	f107 0320 	add.w	r3, r7, #32
 8001416:	2230      	movs	r2, #48	; 0x30
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f004 fe57 	bl	80060ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001420:	f107 030c 	add.w	r3, r7, #12
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60bb      	str	r3, [r7, #8]
 8001434:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <SystemClock_Config+0xcc>)
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	4a27      	ldr	r2, [pc, #156]	; (80014d8 <SystemClock_Config+0xcc>)
 800143a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143e:	6413      	str	r3, [r2, #64]	; 0x40
 8001440:	4b25      	ldr	r3, [pc, #148]	; (80014d8 <SystemClock_Config+0xcc>)
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800144c:	2300      	movs	r3, #0
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	4b22      	ldr	r3, [pc, #136]	; (80014dc <SystemClock_Config+0xd0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001458:	4a20      	ldr	r2, [pc, #128]	; (80014dc <SystemClock_Config+0xd0>)
 800145a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	4b1e      	ldr	r3, [pc, #120]	; (80014dc <SystemClock_Config+0xd0>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800146c:	2301      	movs	r3, #1
 800146e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001470:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001476:	2302      	movs	r3, #2
 8001478:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800147a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800147e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001480:	2304      	movs	r3, #4
 8001482:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001484:	2390      	movs	r3, #144	; 0x90
 8001486:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001488:	2304      	movs	r3, #4
 800148a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800148c:	2304      	movs	r3, #4
 800148e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001490:	f107 0320 	add.w	r3, r7, #32
 8001494:	4618      	mov	r0, r3
 8001496:	f002 f9c7 	bl	8003828 <HAL_RCC_OscConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80014a0:	f000 fad8 	bl	8001a54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a4:	230f      	movs	r3, #15
 80014a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a8:	2302      	movs	r3, #2
 80014aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014b6:	2300      	movs	r3, #0
 80014b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014ba:	f107 030c 	add.w	r3, r7, #12
 80014be:	2102      	movs	r1, #2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f002 fc29 	bl	8003d18 <HAL_RCC_ClockConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80014cc:	f000 fac2 	bl	8001a54 <Error_Handler>
  }
}
 80014d0:	bf00      	nop
 80014d2:	3750      	adds	r7, #80	; 0x50
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40007000 	.word	0x40007000

080014e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014e6:	463b      	mov	r3, r7
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014f2:	4b3d      	ldr	r3, [pc, #244]	; (80015e8 <MX_ADC1_Init+0x108>)
 80014f4:	4a3d      	ldr	r2, [pc, #244]	; (80015ec <MX_ADC1_Init+0x10c>)
 80014f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014f8:	4b3b      	ldr	r3, [pc, #236]	; (80015e8 <MX_ADC1_Init+0x108>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014fe:	4b3a      	ldr	r3, [pc, #232]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001504:	4b38      	ldr	r3, [pc, #224]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001506:	2201      	movs	r2, #1
 8001508:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800150a:	4b37      	ldr	r3, [pc, #220]	; (80015e8 <MX_ADC1_Init+0x108>)
 800150c:	2200      	movs	r2, #0
 800150e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001510:	4b35      	ldr	r3, [pc, #212]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001512:	2200      	movs	r2, #0
 8001514:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001518:	4b33      	ldr	r3, [pc, #204]	; (80015e8 <MX_ADC1_Init+0x108>)
 800151a:	2200      	movs	r2, #0
 800151c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800151e:	4b32      	ldr	r3, [pc, #200]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001520:	4a33      	ldr	r2, [pc, #204]	; (80015f0 <MX_ADC1_Init+0x110>)
 8001522:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001524:	4b30      	ldr	r3, [pc, #192]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001526:	2200      	movs	r2, #0
 8001528:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800152a:	4b2f      	ldr	r3, [pc, #188]	; (80015e8 <MX_ADC1_Init+0x108>)
 800152c:	2205      	movs	r2, #5
 800152e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001530:	4b2d      	ldr	r3, [pc, #180]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001532:	2200      	movs	r2, #0
 8001534:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001538:	4b2b      	ldr	r3, [pc, #172]	; (80015e8 <MX_ADC1_Init+0x108>)
 800153a:	2201      	movs	r2, #1
 800153c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800153e:	482a      	ldr	r0, [pc, #168]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001540:	f000 fe60 	bl	8002204 <HAL_ADC_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800154a:	f000 fa83 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001552:	2301      	movs	r3, #1
 8001554:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001556:	2307      	movs	r3, #7
 8001558:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155a:	463b      	mov	r3, r7
 800155c:	4619      	mov	r1, r3
 800155e:	4822      	ldr	r0, [pc, #136]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001560:	f001 f8b2 	bl	80026c8 <HAL_ADC_ConfigChannel>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800156a:	f000 fa73 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800156e:	2301      	movs	r3, #1
 8001570:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001572:	2302      	movs	r3, #2
 8001574:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001576:	463b      	mov	r3, r7
 8001578:	4619      	mov	r1, r3
 800157a:	481b      	ldr	r0, [pc, #108]	; (80015e8 <MX_ADC1_Init+0x108>)
 800157c:	f001 f8a4 	bl	80026c8 <HAL_ADC_ConfigChannel>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001586:	f000 fa65 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800158a:	2308      	movs	r3, #8
 800158c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800158e:	2303      	movs	r3, #3
 8001590:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001592:	463b      	mov	r3, r7
 8001594:	4619      	mov	r1, r3
 8001596:	4814      	ldr	r0, [pc, #80]	; (80015e8 <MX_ADC1_Init+0x108>)
 8001598:	f001 f896 	bl	80026c8 <HAL_ADC_ConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80015a2:	f000 fa57 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80015a6:	230a      	movs	r3, #10
 80015a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80015aa:	2304      	movs	r3, #4
 80015ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ae:	463b      	mov	r3, r7
 80015b0:	4619      	mov	r1, r3
 80015b2:	480d      	ldr	r0, [pc, #52]	; (80015e8 <MX_ADC1_Init+0x108>)
 80015b4:	f001 f888 	bl	80026c8 <HAL_ADC_ConfigChannel>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80015be:	f000 fa49 	bl	8001a54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80015c2:	230b      	movs	r3, #11
 80015c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80015c6:	2305      	movs	r3, #5
 80015c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ca:	463b      	mov	r3, r7
 80015cc:	4619      	mov	r1, r3
 80015ce:	4806      	ldr	r0, [pc, #24]	; (80015e8 <MX_ADC1_Init+0x108>)
 80015d0:	f001 f87a 	bl	80026c8 <HAL_ADC_ConfigChannel>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80015da:	f000 fa3b 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015de:	bf00      	nop
 80015e0:	3710      	adds	r7, #16
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200001f0 	.word	0x200001f0
 80015ec:	40012000 	.word	0x40012000
 80015f0:	0f000001 	.word	0x0f000001

080015f4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b096      	sub	sp, #88	; 0x58
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015fa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]
 8001606:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001608:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001612:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]
 800161e:	60da      	str	r2, [r3, #12]
 8001620:	611a      	str	r2, [r3, #16]
 8001622:	615a      	str	r2, [r3, #20]
 8001624:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2220      	movs	r2, #32
 800162a:	2100      	movs	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f004 fd4e 	bl	80060ce <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001632:	4b3e      	ldr	r3, [pc, #248]	; (800172c <MX_TIM1_Init+0x138>)
 8001634:	4a3e      	ldr	r2, [pc, #248]	; (8001730 <MX_TIM1_Init+0x13c>)
 8001636:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8001638:	4b3c      	ldr	r3, [pc, #240]	; (800172c <MX_TIM1_Init+0x138>)
 800163a:	2248      	movs	r2, #72	; 0x48
 800163c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163e:	4b3b      	ldr	r3, [pc, #236]	; (800172c <MX_TIM1_Init+0x138>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001644:	4b39      	ldr	r3, [pc, #228]	; (800172c <MX_TIM1_Init+0x138>)
 8001646:	f644 6220 	movw	r2, #20000	; 0x4e20
 800164a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164c:	4b37      	ldr	r3, [pc, #220]	; (800172c <MX_TIM1_Init+0x138>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001652:	4b36      	ldr	r3, [pc, #216]	; (800172c <MX_TIM1_Init+0x138>)
 8001654:	2200      	movs	r2, #0
 8001656:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001658:	4b34      	ldr	r3, [pc, #208]	; (800172c <MX_TIM1_Init+0x138>)
 800165a:	2280      	movs	r2, #128	; 0x80
 800165c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800165e:	4833      	ldr	r0, [pc, #204]	; (800172c <MX_TIM1_Init+0x138>)
 8001660:	f002 fd7a 	bl	8004158 <HAL_TIM_Base_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800166a:	f000 f9f3 	bl	8001a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800166e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001672:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001674:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001678:	4619      	mov	r1, r3
 800167a:	482c      	ldr	r0, [pc, #176]	; (800172c <MX_TIM1_Init+0x138>)
 800167c:	f002 ff86 	bl	800458c <HAL_TIM_ConfigClockSource>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001686:	f000 f9e5 	bl	8001a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800168a:	4828      	ldr	r0, [pc, #160]	; (800172c <MX_TIM1_Init+0x138>)
 800168c:	f002 fdb3 	bl	80041f6 <HAL_TIM_PWM_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001696:	f000 f9dd 	bl	8001a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800169a:	2300      	movs	r3, #0
 800169c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800169e:	2300      	movs	r3, #0
 80016a0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016a6:	4619      	mov	r1, r3
 80016a8:	4820      	ldr	r0, [pc, #128]	; (800172c <MX_TIM1_Init+0x138>)
 80016aa:	f003 fb03 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80016b4:	f000 f9ce 	bl	8001a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016b8:	2360      	movs	r3, #96	; 0x60
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016c0:	2300      	movs	r3, #0
 80016c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016c4:	2300      	movs	r3, #0
 80016c6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016cc:	2300      	movs	r3, #0
 80016ce:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016d0:	2300      	movs	r3, #0
 80016d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016d8:	2208      	movs	r2, #8
 80016da:	4619      	mov	r1, r3
 80016dc:	4813      	ldr	r0, [pc, #76]	; (800172c <MX_TIM1_Init+0x138>)
 80016de:	f002 fe93 	bl	8004408 <HAL_TIM_PWM_ConfigChannel>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80016e8:	f000 f9b4 	bl	8001a54 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001704:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	4619      	mov	r1, r3
 800170e:	4807      	ldr	r0, [pc, #28]	; (800172c <MX_TIM1_Init+0x138>)
 8001710:	f003 fb3e 	bl	8004d90 <HAL_TIMEx_ConfigBreakDeadTime>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800171a:	f000 f99b 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800171e:	4803      	ldr	r0, [pc, #12]	; (800172c <MX_TIM1_Init+0x138>)
 8001720:	f000 faca 	bl	8001cb8 <HAL_TIM_MspPostInit>

}
 8001724:	bf00      	nop
 8001726:	3758      	adds	r7, #88	; 0x58
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000298 	.word	0x20000298
 8001730:	40010000 	.word	0x40010000

08001734 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08e      	sub	sp, #56	; 0x38
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001748:	f107 0320 	add.w	r3, r7, #32
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
 8001760:	615a      	str	r2, [r3, #20]
 8001762:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001764:	4b32      	ldr	r3, [pc, #200]	; (8001830 <MX_TIM2_Init+0xfc>)
 8001766:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800176a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800176c:	4b30      	ldr	r3, [pc, #192]	; (8001830 <MX_TIM2_Init+0xfc>)
 800176e:	2248      	movs	r2, #72	; 0x48
 8001770:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001772:	4b2f      	ldr	r3, [pc, #188]	; (8001830 <MX_TIM2_Init+0xfc>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8001778:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <MX_TIM2_Init+0xfc>)
 800177a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800177e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001780:	4b2b      	ldr	r3, [pc, #172]	; (8001830 <MX_TIM2_Init+0xfc>)
 8001782:	2200      	movs	r2, #0
 8001784:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001786:	4b2a      	ldr	r3, [pc, #168]	; (8001830 <MX_TIM2_Init+0xfc>)
 8001788:	2280      	movs	r2, #128	; 0x80
 800178a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800178c:	4828      	ldr	r0, [pc, #160]	; (8001830 <MX_TIM2_Init+0xfc>)
 800178e:	f002 fce3 	bl	8004158 <HAL_TIM_Base_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001798:	f000 f95c 	bl	8001a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800179c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017a6:	4619      	mov	r1, r3
 80017a8:	4821      	ldr	r0, [pc, #132]	; (8001830 <MX_TIM2_Init+0xfc>)
 80017aa:	f002 feef 	bl	800458c <HAL_TIM_ConfigClockSource>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80017b4:	f000 f94e 	bl	8001a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017b8:	481d      	ldr	r0, [pc, #116]	; (8001830 <MX_TIM2_Init+0xfc>)
 80017ba:	f002 fd1c 	bl	80041f6 <HAL_TIM_PWM_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80017c4:	f000 f946 	bl	8001a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017cc:	2300      	movs	r3, #0
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017d0:	f107 0320 	add.w	r3, r7, #32
 80017d4:	4619      	mov	r1, r3
 80017d6:	4816      	ldr	r0, [pc, #88]	; (8001830 <MX_TIM2_Init+0xfc>)
 80017d8:	f003 fa6c 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80017e2:	f000 f937 	bl	8001a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017e6:	2360      	movs	r3, #96	; 0x60
 80017e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017ee:	2300      	movs	r3, #0
 80017f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2204      	movs	r2, #4
 80017fa:	4619      	mov	r1, r3
 80017fc:	480c      	ldr	r0, [pc, #48]	; (8001830 <MX_TIM2_Init+0xfc>)
 80017fe:	f002 fe03 	bl	8004408 <HAL_TIM_PWM_ConfigChannel>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001808:	f000 f924 	bl	8001a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	2208      	movs	r2, #8
 8001810:	4619      	mov	r1, r3
 8001812:	4807      	ldr	r0, [pc, #28]	; (8001830 <MX_TIM2_Init+0xfc>)
 8001814:	f002 fdf8 	bl	8004408 <HAL_TIM_PWM_ConfigChannel>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800181e:	f000 f919 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001822:	4803      	ldr	r0, [pc, #12]	; (8001830 <MX_TIM2_Init+0xfc>)
 8001824:	f000 fa48 	bl	8001cb8 <HAL_TIM_MspPostInit>

}
 8001828:	bf00      	nop
 800182a:	3738      	adds	r7, #56	; 0x38
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	200002e0 	.word	0x200002e0

08001834 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08e      	sub	sp, #56	; 0x38
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001848:	f107 0320 	add.w	r3, r7, #32
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
 8001860:	615a      	str	r2, [r3, #20]
 8001862:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001864:	4b32      	ldr	r3, [pc, #200]	; (8001930 <MX_TIM3_Init+0xfc>)
 8001866:	4a33      	ldr	r2, [pc, #204]	; (8001934 <MX_TIM3_Init+0x100>)
 8001868:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 800186a:	4b31      	ldr	r3, [pc, #196]	; (8001930 <MX_TIM3_Init+0xfc>)
 800186c:	2248      	movs	r2, #72	; 0x48
 800186e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001870:	4b2f      	ldr	r3, [pc, #188]	; (8001930 <MX_TIM3_Init+0xfc>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 8001876:	4b2e      	ldr	r3, [pc, #184]	; (8001930 <MX_TIM3_Init+0xfc>)
 8001878:	f644 6220 	movw	r2, #20000	; 0x4e20
 800187c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187e:	4b2c      	ldr	r3, [pc, #176]	; (8001930 <MX_TIM3_Init+0xfc>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001884:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <MX_TIM3_Init+0xfc>)
 8001886:	2280      	movs	r2, #128	; 0x80
 8001888:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800188a:	4829      	ldr	r0, [pc, #164]	; (8001930 <MX_TIM3_Init+0xfc>)
 800188c:	f002 fc64 	bl	8004158 <HAL_TIM_Base_Init>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001896:	f000 f8dd 	bl	8001a54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018a4:	4619      	mov	r1, r3
 80018a6:	4822      	ldr	r0, [pc, #136]	; (8001930 <MX_TIM3_Init+0xfc>)
 80018a8:	f002 fe70 	bl	800458c <HAL_TIM_ConfigClockSource>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80018b2:	f000 f8cf 	bl	8001a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018b6:	481e      	ldr	r0, [pc, #120]	; (8001930 <MX_TIM3_Init+0xfc>)
 80018b8:	f002 fc9d 	bl	80041f6 <HAL_TIM_PWM_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80018c2:	f000 f8c7 	bl	8001a54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c6:	2300      	movs	r3, #0
 80018c8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ca:	2300      	movs	r3, #0
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018ce:	f107 0320 	add.w	r3, r7, #32
 80018d2:	4619      	mov	r1, r3
 80018d4:	4816      	ldr	r0, [pc, #88]	; (8001930 <MX_TIM3_Init+0xfc>)
 80018d6:	f003 f9ed 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80018e0:	f000 f8b8 	bl	8001a54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018e4:	2360      	movs	r3, #96	; 0x60
 80018e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ec:	2300      	movs	r3, #0
 80018ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	2200      	movs	r2, #0
 80018f8:	4619      	mov	r1, r3
 80018fa:	480d      	ldr	r0, [pc, #52]	; (8001930 <MX_TIM3_Init+0xfc>)
 80018fc:	f002 fd84 	bl	8004408 <HAL_TIM_PWM_ConfigChannel>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001906:	f000 f8a5 	bl	8001a54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2204      	movs	r2, #4
 800190e:	4619      	mov	r1, r3
 8001910:	4807      	ldr	r0, [pc, #28]	; (8001930 <MX_TIM3_Init+0xfc>)
 8001912:	f002 fd79 	bl	8004408 <HAL_TIM_PWM_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800191c:	f000 f89a 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001920:	4803      	ldr	r0, [pc, #12]	; (8001930 <MX_TIM3_Init+0xfc>)
 8001922:	f000 f9c9 	bl	8001cb8 <HAL_TIM_MspPostInit>

}
 8001926:	bf00      	nop
 8001928:	3738      	adds	r7, #56	; 0x38
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000328 	.word	0x20000328
 8001934:	40000400 	.word	0x40000400

08001938 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800193c:	4b11      	ldr	r3, [pc, #68]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 800193e:	4a12      	ldr	r2, [pc, #72]	; (8001988 <MX_USART2_UART_Init+0x50>)
 8001940:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001942:	4b10      	ldr	r3, [pc, #64]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 8001944:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001948:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800194a:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 8001952:	2200      	movs	r2, #0
 8001954:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001956:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 8001958:	2200      	movs	r2, #0
 800195a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800195c:	4b09      	ldr	r3, [pc, #36]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 800195e:	220c      	movs	r2, #12
 8001960:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001962:	4b08      	ldr	r3, [pc, #32]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 8001964:	2200      	movs	r2, #0
 8001966:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 800196a:	2200      	movs	r2, #0
 800196c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800196e:	4805      	ldr	r0, [pc, #20]	; (8001984 <MX_USART2_UART_Init+0x4c>)
 8001970:	f003 fa60 	bl	8004e34 <HAL_UART_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800197a:	f000 f86b 	bl	8001a54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000370 	.word	0x20000370
 8001988:	40004400 	.word	0x40004400

0800198c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
 8001996:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <MX_DMA_Init+0x3c>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	4a0b      	ldr	r2, [pc, #44]	; (80019c8 <MX_DMA_Init+0x3c>)
 800199c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019a0:	6313      	str	r3, [r2, #48]	; 0x30
 80019a2:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <MX_DMA_Init+0x3c>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019aa:	607b      	str	r3, [r7, #4]
 80019ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	2038      	movs	r0, #56	; 0x38
 80019b4:	f001 fa0d 	bl	8002dd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80019b8:	2038      	movs	r0, #56	; 0x38
 80019ba:	f001 fa26 	bl	8002e0a <HAL_NVIC_EnableIRQ>

}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800

080019cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b1e      	ldr	r3, [pc, #120]	; (8001a50 <MX_GPIO_Init+0x84>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a1d      	ldr	r2, [pc, #116]	; (8001a50 <MX_GPIO_Init+0x84>)
 80019dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019e0:	6313      	str	r3, [r2, #48]	; 0x30
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <MX_GPIO_Init+0x84>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <MX_GPIO_Init+0x84>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	4a16      	ldr	r2, [pc, #88]	; (8001a50 <MX_GPIO_Init+0x84>)
 80019f8:	f043 0304 	orr.w	r3, r3, #4
 80019fc:	6313      	str	r3, [r2, #48]	; 0x30
 80019fe:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <MX_GPIO_Init+0x84>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	f003 0304 	and.w	r3, r3, #4
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <MX_GPIO_Init+0x84>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a0f      	ldr	r2, [pc, #60]	; (8001a50 <MX_GPIO_Init+0x84>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <MX_GPIO_Init+0x84>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	603b      	str	r3, [r7, #0]
 8001a2a:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <MX_GPIO_Init+0x84>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	4a08      	ldr	r2, [pc, #32]	; (8001a50 <MX_GPIO_Init+0x84>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	6313      	str	r3, [r2, #48]	; 0x30
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <MX_GPIO_Init+0x84>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a42:	bf00      	nop
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	40023800 	.word	0x40023800

08001a54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a58:	b672      	cpsid	i
}
 8001a5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a5c:	e7fe      	b.n	8001a5c <Error_Handler+0x8>
	...

08001a60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	607b      	str	r3, [r7, #4]
 8001a6a:	4b10      	ldr	r3, [pc, #64]	; (8001aac <HAL_MspInit+0x4c>)
 8001a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6e:	4a0f      	ldr	r2, [pc, #60]	; (8001aac <HAL_MspInit+0x4c>)
 8001a70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a74:	6453      	str	r3, [r2, #68]	; 0x44
 8001a76:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <HAL_MspInit+0x4c>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	603b      	str	r3, [r7, #0]
 8001a86:	4b09      	ldr	r3, [pc, #36]	; (8001aac <HAL_MspInit+0x4c>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	4a08      	ldr	r2, [pc, #32]	; (8001aac <HAL_MspInit+0x4c>)
 8001a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a90:	6413      	str	r3, [r2, #64]	; 0x40
 8001a92:	4b06      	ldr	r3, [pc, #24]	; (8001aac <HAL_MspInit+0x4c>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9a:	603b      	str	r3, [r7, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40023800 	.word	0x40023800

08001ab0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08c      	sub	sp, #48	; 0x30
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 031c 	add.w	r3, r7, #28
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a4d      	ldr	r2, [pc, #308]	; (8001c04 <HAL_ADC_MspInit+0x154>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	f040 8094 	bne.w	8001bfc <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
 8001ad8:	4b4b      	ldr	r3, [pc, #300]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001adc:	4a4a      	ldr	r2, [pc, #296]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ae2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae4:	4b48      	ldr	r3, [pc, #288]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aec:	61bb      	str	r3, [r7, #24]
 8001aee:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	4b44      	ldr	r3, [pc, #272]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af8:	4a43      	ldr	r2, [pc, #268]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001afa:	f043 0304 	orr.w	r3, r3, #4
 8001afe:	6313      	str	r3, [r2, #48]	; 0x30
 8001b00:	4b41      	ldr	r3, [pc, #260]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b04:	f003 0304 	and.w	r3, r3, #4
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	4b3d      	ldr	r3, [pc, #244]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b14:	4a3c      	ldr	r2, [pc, #240]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1c:	4b3a      	ldr	r3, [pc, #232]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	613b      	str	r3, [r7, #16]
 8001b26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	4b36      	ldr	r3, [pc, #216]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b30:	4a35      	ldr	r2, [pc, #212]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001b32:	f043 0302 	orr.w	r3, r3, #2
 8001b36:	6313      	str	r3, [r2, #48]	; 0x30
 8001b38:	4b33      	ldr	r3, [pc, #204]	; (8001c08 <HAL_ADC_MspInit+0x158>)
 8001b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	68fb      	ldr	r3, [r7, #12]
    PC1     ------> ADC1_IN11
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b44:	2303      	movs	r3, #3
 8001b46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	4619      	mov	r1, r3
 8001b56:	482d      	ldr	r0, [pc, #180]	; (8001c0c <HAL_ADC_MspInit+0x15c>)
 8001b58:	f001 fce2 	bl	8003520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b60:	2303      	movs	r3, #3
 8001b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b68:	f107 031c 	add.w	r3, r7, #28
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4828      	ldr	r0, [pc, #160]	; (8001c10 <HAL_ADC_MspInit+0x160>)
 8001b70:	f001 fcd6 	bl	8003520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b74:	2301      	movs	r3, #1
 8001b76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b80:	f107 031c 	add.w	r3, r7, #28
 8001b84:	4619      	mov	r1, r3
 8001b86:	4823      	ldr	r0, [pc, #140]	; (8001c14 <HAL_ADC_MspInit+0x164>)
 8001b88:	f001 fcca 	bl	8003520 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b8c:	4b22      	ldr	r3, [pc, #136]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001b8e:	4a23      	ldr	r2, [pc, #140]	; (8001c1c <HAL_ADC_MspInit+0x16c>)
 8001b90:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b92:	4b21      	ldr	r3, [pc, #132]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b98:	4b1f      	ldr	r3, [pc, #124]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b9e:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ba4:	4b1c      	ldr	r3, [pc, #112]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001ba6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001baa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bac:	4b1a      	ldr	r3, [pc, #104]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001bae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bb2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bb4:	4b18      	ldr	r3, [pc, #96]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001bb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bba:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bbc:	4b16      	ldr	r3, [pc, #88]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001bbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bc2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001bc4:	4b14      	ldr	r3, [pc, #80]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bca:	4b13      	ldr	r3, [pc, #76]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bd0:	4811      	ldr	r0, [pc, #68]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001bd2:	f001 f935 	bl	8002e40 <HAL_DMA_Init>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001bdc:	f7ff ff3a 	bl	8001a54 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a0d      	ldr	r2, [pc, #52]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001be4:	639a      	str	r2, [r3, #56]	; 0x38
 8001be6:	4a0c      	ldr	r2, [pc, #48]	; (8001c18 <HAL_ADC_MspInit+0x168>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2101      	movs	r1, #1
 8001bf0:	2012      	movs	r0, #18
 8001bf2:	f001 f8ee 	bl	8002dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001bf6:	2012      	movs	r0, #18
 8001bf8:	f001 f907 	bl	8002e0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bfc:	bf00      	nop
 8001bfe:	3730      	adds	r7, #48	; 0x30
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40012000 	.word	0x40012000
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020800 	.word	0x40020800
 8001c10:	40020000 	.word	0x40020000
 8001c14:	40020400 	.word	0x40020400
 8001c18:	20000238 	.word	0x20000238
 8001c1c:	40026410 	.word	0x40026410

08001c20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b087      	sub	sp, #28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a1f      	ldr	r2, [pc, #124]	; (8001cac <HAL_TIM_Base_MspInit+0x8c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d10e      	bne.n	8001c50 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	4b1e      	ldr	r3, [pc, #120]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3a:	4a1d      	ldr	r2, [pc, #116]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6453      	str	r3, [r2, #68]	; 0x44
 8001c42:	4b1b      	ldr	r3, [pc, #108]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c4e:	e026      	b.n	8001c9e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c58:	d10e      	bne.n	8001c78 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	4a13      	ldr	r2, [pc, #76]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6413      	str	r3, [r2, #64]	; 0x40
 8001c6a:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	693b      	ldr	r3, [r7, #16]
}
 8001c76:	e012      	b.n	8001c9e <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM3)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a0d      	ldr	r2, [pc, #52]	; (8001cb4 <HAL_TIM_Base_MspInit+0x94>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d10d      	bne.n	8001c9e <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	4a09      	ldr	r2, [pc, #36]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c8c:	f043 0302 	orr.w	r3, r3, #2
 8001c90:	6413      	str	r3, [r2, #64]	; 0x40
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <HAL_TIM_Base_MspInit+0x90>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
}
 8001c9e:	bf00      	nop
 8001ca0:	371c      	adds	r7, #28
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40010000 	.word	0x40010000
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40000400 	.word	0x40000400

08001cb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	; 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
 8001cca:	609a      	str	r2, [r3, #8]
 8001ccc:	60da      	str	r2, [r3, #12]
 8001cce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a37      	ldr	r2, [pc, #220]	; (8001db4 <HAL_TIM_MspPostInit+0xfc>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d11f      	bne.n	8001d1a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b36      	ldr	r3, [pc, #216]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a35      	ldr	r2, [pc, #212]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b33      	ldr	r3, [pc, #204]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d04:	2300      	movs	r3, #0
 8001d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	482a      	ldr	r0, [pc, #168]	; (8001dbc <HAL_TIM_MspPostInit+0x104>)
 8001d14:	f001 fc04 	bl	8003520 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d18:	e047      	b.n	8001daa <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d22:	d11f      	bne.n	8001d64 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d24:	2300      	movs	r3, #0
 8001d26:	60fb      	str	r3, [r7, #12]
 8001d28:	4b23      	ldr	r3, [pc, #140]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2c:	4a22      	ldr	r2, [pc, #136]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001d2e:	f043 0302 	orr.w	r3, r3, #2
 8001d32:	6313      	str	r3, [r2, #48]	; 0x30
 8001d34:	4b20      	ldr	r3, [pc, #128]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8001d40:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d52:	2301      	movs	r3, #1
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d56:	f107 0314 	add.w	r3, r7, #20
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4818      	ldr	r0, [pc, #96]	; (8001dc0 <HAL_TIM_MspPostInit+0x108>)
 8001d5e:	f001 fbdf 	bl	8003520 <HAL_GPIO_Init>
}
 8001d62:	e022      	b.n	8001daa <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a16      	ldr	r2, [pc, #88]	; (8001dc4 <HAL_TIM_MspPostInit+0x10c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d11d      	bne.n	8001daa <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	4b11      	ldr	r3, [pc, #68]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a10      	ldr	r2, [pc, #64]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001d78:	f043 0302 	orr.w	r3, r3, #2
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b0e      	ldr	r3, [pc, #56]	; (8001db8 <HAL_TIM_MspPostInit+0x100>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001d8a:	2330      	movs	r3, #48	; 0x30
 8001d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d96:	2300      	movs	r3, #0
 8001d98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9e:	f107 0314 	add.w	r3, r7, #20
 8001da2:	4619      	mov	r1, r3
 8001da4:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <HAL_TIM_MspPostInit+0x108>)
 8001da6:	f001 fbbb 	bl	8003520 <HAL_GPIO_Init>
}
 8001daa:	bf00      	nop
 8001dac:	3728      	adds	r7, #40	; 0x28
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40010000 	.word	0x40010000
 8001db8:	40023800 	.word	0x40023800
 8001dbc:	40020000 	.word	0x40020000
 8001dc0:	40020400 	.word	0x40020400
 8001dc4:	40000400 	.word	0x40000400

08001dc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	; (8001e4c <HAL_UART_MspInit+0x84>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d12b      	bne.n	8001e42 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	4b18      	ldr	r3, [pc, #96]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a17      	ldr	r2, [pc, #92]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	4a10      	ldr	r2, [pc, #64]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6313      	str	r3, [r2, #48]	; 0x30
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <HAL_UART_MspInit+0x88>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e22:	230c      	movs	r3, #12
 8001e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e26:	2302      	movs	r3, #2
 8001e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e32:	2307      	movs	r3, #7
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e36:	f107 0314 	add.w	r3, r7, #20
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4805      	ldr	r0, [pc, #20]	; (8001e54 <HAL_UART_MspInit+0x8c>)
 8001e3e:	f001 fb6f 	bl	8003520 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e42:	bf00      	nop
 8001e44:	3728      	adds	r7, #40	; 0x28
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40004400 	.word	0x40004400
 8001e50:	40023800 	.word	0x40023800
 8001e54:	40020000 	.word	0x40020000

08001e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e5c:	e7fe      	b.n	8001e5c <NMI_Handler+0x4>

08001e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e62:	e7fe      	b.n	8001e62 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	e7fe      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e6e:	e7fe      	b.n	8001e6e <BusFault_Handler+0x4>

08001e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e74:	e7fe      	b.n	8001e74 <UsageFault_Handler+0x4>

08001e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea4:	f000 f96a 	bl	800217c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001eb0:	4802      	ldr	r0, [pc, #8]	; (8001ebc <ADC_IRQHandler+0x10>)
 8001eb2:	f000 f9ea 	bl	800228a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200001f0 	.word	0x200001f0

08001ec0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <DMA2_Stream0_IRQHandler+0x10>)
 8001ec6:	f001 f8c1 	bl	800304c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000238 	.word	0x20000238

08001ed4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return 1;
 8001ed8:	2301      	movs	r3, #1
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <_kill>:

int _kill(int pid, int sig)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001eee:	f004 f941 	bl	8006174 <__errno>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2216      	movs	r2, #22
 8001ef6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ef8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <_exit>:

void _exit (int status)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ffe7 	bl	8001ee4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f16:	e7fe      	b.n	8001f16 <_exit+0x12>

08001f18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	e00a      	b.n	8001f40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f2a:	f3af 8000 	nop.w
 8001f2e:	4601      	mov	r1, r0
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	1c5a      	adds	r2, r3, #1
 8001f34:	60ba      	str	r2, [r7, #8]
 8001f36:	b2ca      	uxtb	r2, r1
 8001f38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	dbf0      	blt.n	8001f2a <_read+0x12>
  }

  return len;
 8001f48:	687b      	ldr	r3, [r7, #4]
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
 8001f62:	e009      	b.n	8001f78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	1c5a      	adds	r2, r3, #1
 8001f68:	60ba      	str	r2, [r7, #8]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	3301      	adds	r3, #1
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	dbf1      	blt.n	8001f64 <_write+0x12>
  }
  return len;
 8001f80:	687b      	ldr	r3, [r7, #4]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <_close>:

int _close(int file)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fb2:	605a      	str	r2, [r3, #4]
  return 0;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <_isatty>:

int _isatty(int file)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fca:	2301      	movs	r3, #1
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
	...

08001ff4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ffc:	4a14      	ldr	r2, [pc, #80]	; (8002050 <_sbrk+0x5c>)
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <_sbrk+0x60>)
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002008:	4b13      	ldr	r3, [pc, #76]	; (8002058 <_sbrk+0x64>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d102      	bne.n	8002016 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002010:	4b11      	ldr	r3, [pc, #68]	; (8002058 <_sbrk+0x64>)
 8002012:	4a12      	ldr	r2, [pc, #72]	; (800205c <_sbrk+0x68>)
 8002014:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002016:	4b10      	ldr	r3, [pc, #64]	; (8002058 <_sbrk+0x64>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4413      	add	r3, r2
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	429a      	cmp	r2, r3
 8002022:	d207      	bcs.n	8002034 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002024:	f004 f8a6 	bl	8006174 <__errno>
 8002028:	4603      	mov	r3, r0
 800202a:	220c      	movs	r2, #12
 800202c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800202e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002032:	e009      	b.n	8002048 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002034:	4b08      	ldr	r3, [pc, #32]	; (8002058 <_sbrk+0x64>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800203a:	4b07      	ldr	r3, [pc, #28]	; (8002058 <_sbrk+0x64>)
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	4a05      	ldr	r2, [pc, #20]	; (8002058 <_sbrk+0x64>)
 8002044:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002046:	68fb      	ldr	r3, [r7, #12]
}
 8002048:	4618      	mov	r0, r3
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20018000 	.word	0x20018000
 8002054:	00000400 	.word	0x00000400
 8002058:	20000428 	.word	0x20000428
 800205c:	20000580 	.word	0x20000580

08002060 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <SystemInit+0x20>)
 8002066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800206a:	4a05      	ldr	r2, [pc, #20]	; (8002080 <SystemInit+0x20>)
 800206c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	e000ed00 	.word	0xe000ed00

08002084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002088:	480d      	ldr	r0, [pc, #52]	; (80020c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800208a:	490e      	ldr	r1, [pc, #56]	; (80020c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800208c:	4a0e      	ldr	r2, [pc, #56]	; (80020c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800208e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002090:	e002      	b.n	8002098 <LoopCopyDataInit>

08002092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002096:	3304      	adds	r3, #4

08002098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800209a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800209c:	d3f9      	bcc.n	8002092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800209e:	4a0b      	ldr	r2, [pc, #44]	; (80020cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020a0:	4c0b      	ldr	r4, [pc, #44]	; (80020d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020a4:	e001      	b.n	80020aa <LoopFillZerobss>

080020a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020a8:	3204      	adds	r2, #4

080020aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020ac:	d3fb      	bcc.n	80020a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020ae:	f7ff ffd7 	bl	8002060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020b2:	f004 f865 	bl	8006180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020b6:	f7fe ffed 	bl	8001094 <main>
  bx  lr    
 80020ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80020bc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80020c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020c4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80020c8:	08008784 	.word	0x08008784
  ldr r2, =_sbss
 80020cc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80020d0:	2000057c 	.word	0x2000057c

080020d4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020d4:	e7fe      	b.n	80020d4 <DMA1_Stream0_IRQHandler>
	...

080020d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020dc:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <HAL_Init+0x40>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <HAL_Init+0x40>)
 80020e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020e8:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <HAL_Init+0x40>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <HAL_Init+0x40>)
 80020ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020f4:	4b08      	ldr	r3, [pc, #32]	; (8002118 <HAL_Init+0x40>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a07      	ldr	r2, [pc, #28]	; (8002118 <HAL_Init+0x40>)
 80020fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002100:	2003      	movs	r0, #3
 8002102:	f000 fe5b 	bl	8002dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002106:	200f      	movs	r0, #15
 8002108:	f000 f808 	bl	800211c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800210c:	f7ff fca8 	bl	8001a60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40023c00 	.word	0x40023c00

0800211c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002124:	4b12      	ldr	r3, [pc, #72]	; (8002170 <HAL_InitTick+0x54>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b12      	ldr	r3, [pc, #72]	; (8002174 <HAL_InitTick+0x58>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	4619      	mov	r1, r3
 800212e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002132:	fbb3 f3f1 	udiv	r3, r3, r1
 8002136:	fbb2 f3f3 	udiv	r3, r2, r3
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fe73 	bl	8002e26 <HAL_SYSTICK_Config>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e00e      	b.n	8002168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b0f      	cmp	r3, #15
 800214e:	d80a      	bhi.n	8002166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002150:	2200      	movs	r2, #0
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002158:	f000 fe3b 	bl	8002dd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800215c:	4a06      	ldr	r2, [pc, #24]	; (8002178 <HAL_InitTick+0x5c>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002162:	2300      	movs	r3, #0
 8002164:	e000      	b.n	8002168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
}
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20000000 	.word	0x20000000
 8002174:	20000008 	.word	0x20000008
 8002178:	20000004 	.word	0x20000004

0800217c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_IncTick+0x20>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	461a      	mov	r2, r3
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <HAL_IncTick+0x24>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4413      	add	r3, r2
 800218c:	4a04      	ldr	r2, [pc, #16]	; (80021a0 <HAL_IncTick+0x24>)
 800218e:	6013      	str	r3, [r2, #0]
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	20000008 	.word	0x20000008
 80021a0:	2000042c 	.word	0x2000042c

080021a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return uwTick;
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <HAL_GetTick+0x14>)
 80021aa:	681b      	ldr	r3, [r3, #0]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	2000042c 	.word	0x2000042c

080021bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021c4:	f7ff ffee 	bl	80021a4 <HAL_GetTick>
 80021c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021d4:	d005      	beq.n	80021e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021d6:	4b0a      	ldr	r3, [pc, #40]	; (8002200 <HAL_Delay+0x44>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4413      	add	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021e2:	bf00      	nop
 80021e4:	f7ff ffde 	bl	80021a4 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d8f7      	bhi.n	80021e4 <HAL_Delay+0x28>
  {
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000008 	.word	0x20000008

08002204 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e033      	b.n	8002282 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	2b00      	cmp	r3, #0
 8002220:	d109      	bne.n	8002236 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7ff fc44 	bl	8001ab0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f003 0310 	and.w	r3, r3, #16
 800223e:	2b00      	cmp	r3, #0
 8002240:	d118      	bne.n	8002274 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800224a:	f023 0302 	bic.w	r3, r3, #2
 800224e:	f043 0202 	orr.w	r2, r3, #2
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 fb58 	bl	800290c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	f023 0303 	bic.w	r3, r3, #3
 800226a:	f043 0201 	orr.w	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
 8002272:	e001      	b.n	8002278 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002280:	7bfb      	ldrb	r3, [r7, #15]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b086      	sub	sp, #24
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	f003 0320 	and.w	r3, r3, #32
 80022b8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d049      	beq.n	8002354 <HAL_ADC_IRQHandler+0xca>
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d046      	beq.n	8002354 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	f003 0310 	and.w	r3, r3, #16
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d105      	bne.n	80022de <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d12b      	bne.n	8002344 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d127      	bne.n	8002344 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d006      	beq.n	8002310 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800230c:	2b00      	cmp	r3, #0
 800230e:	d119      	bne.n	8002344 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 0220 	bic.w	r2, r2, #32
 800231e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d105      	bne.n	8002344 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	f043 0201 	orr.w	r2, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7fe fe95 	bl	8001074 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f06f 0212 	mvn.w	r2, #18
 8002352:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 0304 	and.w	r3, r3, #4
 800235a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002362:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d057      	beq.n	800241a <HAL_ADC_IRQHandler+0x190>
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d054      	beq.n	800241a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002374:	f003 0310 	and.w	r3, r3, #16
 8002378:	2b00      	cmp	r3, #0
 800237a:	d105      	bne.n	8002388 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d139      	bne.n	800240a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800239c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d006      	beq.n	80023b2 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d12b      	bne.n	800240a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d124      	bne.n	800240a <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d11d      	bne.n	800240a <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d119      	bne.n	800240a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023e4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	f043 0201 	orr.w	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 fbfc 	bl	8002c08 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 020c 	mvn.w	r2, #12
 8002418:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002428:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d017      	beq.n	8002460 <HAL_ADC_IRQHandler+0x1d6>
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d014      	beq.n	8002460 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	2b01      	cmp	r3, #1
 8002442:	d10d      	bne.n	8002460 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f000 f925 	bl	80026a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f06f 0201 	mvn.w	r2, #1
 800245e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f003 0320 	and.w	r3, r3, #32
 8002466:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800246e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d015      	beq.n	80024a2 <HAL_ADC_IRQHandler+0x218>
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d012      	beq.n	80024a2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	f043 0202 	orr.w	r2, r3, #2
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f06f 0220 	mvn.w	r2, #32
 8002490:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f90e 	bl	80026b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0220 	mvn.w	r2, #32
 80024a0:	601a      	str	r2, [r3, #0]
  }
}
 80024a2:	bf00      	nop
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d101      	bne.n	80024ca <HAL_ADC_Start_DMA+0x1e>
 80024c6:	2302      	movs	r3, #2
 80024c8:	e0ce      	b.n	8002668 <HAL_ADC_Start_DMA+0x1bc>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f003 0301 	and.w	r3, r3, #1
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d018      	beq.n	8002512 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024f0:	4b5f      	ldr	r3, [pc, #380]	; (8002670 <HAL_ADC_Start_DMA+0x1c4>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a5f      	ldr	r2, [pc, #380]	; (8002674 <HAL_ADC_Start_DMA+0x1c8>)
 80024f6:	fba2 2303 	umull	r2, r3, r2, r3
 80024fa:	0c9a      	lsrs	r2, r3, #18
 80024fc:	4613      	mov	r3, r2
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	4413      	add	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002504:	e002      	b.n	800250c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	3b01      	subs	r3, #1
 800250a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1f9      	bne.n	8002506 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800251c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002520:	d107      	bne.n	8002532 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002530:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b01      	cmp	r3, #1
 800253e:	f040 8086 	bne.w	800264e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800254a:	f023 0301 	bic.w	r3, r3, #1
 800254e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800256c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800257c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002580:	d106      	bne.n	8002590 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	f023 0206 	bic.w	r2, r3, #6
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	645a      	str	r2, [r3, #68]	; 0x44
 800258e:	e002      	b.n	8002596 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800259e:	4b36      	ldr	r3, [pc, #216]	; (8002678 <HAL_ADC_Start_DMA+0x1cc>)
 80025a0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a6:	4a35      	ldr	r2, [pc, #212]	; (800267c <HAL_ADC_Start_DMA+0x1d0>)
 80025a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ae:	4a34      	ldr	r2, [pc, #208]	; (8002680 <HAL_ADC_Start_DMA+0x1d4>)
 80025b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b6:	4a33      	ldr	r2, [pc, #204]	; (8002684 <HAL_ADC_Start_DMA+0x1d8>)
 80025b8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80025c2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80025d2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025e2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	334c      	adds	r3, #76	; 0x4c
 80025ee:	4619      	mov	r1, r3
 80025f0:	68ba      	ldr	r2, [r7, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f000 fcd2 	bl	8002f9c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2b00      	cmp	r3, #0
 8002602:	d10f      	bne.n	8002624 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d129      	bne.n	8002666 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002620:	609a      	str	r2, [r3, #8]
 8002622:	e020      	b.n	8002666 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a17      	ldr	r2, [pc, #92]	; (8002688 <HAL_ADC_Start_DMA+0x1dc>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d11b      	bne.n	8002666 <HAL_ADC_Start_DMA+0x1ba>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d114      	bne.n	8002666 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	e00b      	b.n	8002666 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f043 0210 	orr.w	r2, r3, #16
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265e:	f043 0201 	orr.w	r2, r3, #1
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20000000 	.word	0x20000000
 8002674:	431bde83 	.word	0x431bde83
 8002678:	40012300 	.word	0x40012300
 800267c:	08002b05 	.word	0x08002b05
 8002680:	08002bbf 	.word	0x08002bbf
 8002684:	08002bdb 	.word	0x08002bdb
 8002688:	40012000 	.word	0x40012000

0800268c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d101      	bne.n	80026e4 <HAL_ADC_ConfigChannel+0x1c>
 80026e0:	2302      	movs	r3, #2
 80026e2:	e105      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x228>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2b09      	cmp	r3, #9
 80026f2:	d925      	bls.n	8002740 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68d9      	ldr	r1, [r3, #12]
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	b29b      	uxth	r3, r3
 8002700:	461a      	mov	r2, r3
 8002702:	4613      	mov	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	3b1e      	subs	r3, #30
 800270a:	2207      	movs	r2, #7
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43da      	mvns	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	400a      	ands	r2, r1
 8002718:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68d9      	ldr	r1, [r3, #12]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	b29b      	uxth	r3, r3
 800272a:	4618      	mov	r0, r3
 800272c:	4603      	mov	r3, r0
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4403      	add	r3, r0
 8002732:	3b1e      	subs	r3, #30
 8002734:	409a      	lsls	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	60da      	str	r2, [r3, #12]
 800273e:	e022      	b.n	8002786 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6919      	ldr	r1, [r3, #16]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	b29b      	uxth	r3, r3
 800274c:	461a      	mov	r2, r3
 800274e:	4613      	mov	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	4413      	add	r3, r2
 8002754:	2207      	movs	r2, #7
 8002756:	fa02 f303 	lsl.w	r3, r2, r3
 800275a:	43da      	mvns	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	400a      	ands	r2, r1
 8002762:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6919      	ldr	r1, [r3, #16]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	689a      	ldr	r2, [r3, #8]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	b29b      	uxth	r3, r3
 8002774:	4618      	mov	r0, r3
 8002776:	4603      	mov	r3, r0
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	4403      	add	r3, r0
 800277c:	409a      	lsls	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b06      	cmp	r3, #6
 800278c:	d824      	bhi.n	80027d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	3b05      	subs	r3, #5
 80027a0:	221f      	movs	r2, #31
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43da      	mvns	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	400a      	ands	r2, r1
 80027ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	4618      	mov	r0, r3
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	4613      	mov	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4413      	add	r3, r2
 80027c8:	3b05      	subs	r3, #5
 80027ca:	fa00 f203 	lsl.w	r2, r0, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	635a      	str	r2, [r3, #52]	; 0x34
 80027d6:	e04c      	b.n	8002872 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b0c      	cmp	r3, #12
 80027de:	d824      	bhi.n	800282a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685a      	ldr	r2, [r3, #4]
 80027ea:	4613      	mov	r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4413      	add	r3, r2
 80027f0:	3b23      	subs	r3, #35	; 0x23
 80027f2:	221f      	movs	r2, #31
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43da      	mvns	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	400a      	ands	r2, r1
 8002800:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	b29b      	uxth	r3, r3
 800280e:	4618      	mov	r0, r3
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	4613      	mov	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	3b23      	subs	r3, #35	; 0x23
 800281c:	fa00 f203 	lsl.w	r2, r0, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	631a      	str	r2, [r3, #48]	; 0x30
 8002828:	e023      	b.n	8002872 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	3b41      	subs	r3, #65	; 0x41
 800283c:	221f      	movs	r2, #31
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43da      	mvns	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	400a      	ands	r2, r1
 800284a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	b29b      	uxth	r3, r3
 8002858:	4618      	mov	r0, r3
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	3b41      	subs	r3, #65	; 0x41
 8002866:	fa00 f203 	lsl.w	r2, r0, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002872:	4b22      	ldr	r3, [pc, #136]	; (80028fc <HAL_ADC_ConfigChannel+0x234>)
 8002874:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a21      	ldr	r2, [pc, #132]	; (8002900 <HAL_ADC_ConfigChannel+0x238>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d109      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x1cc>
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b12      	cmp	r3, #18
 8002886:	d105      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a19      	ldr	r2, [pc, #100]	; (8002900 <HAL_ADC_ConfigChannel+0x238>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d123      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x21e>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2b10      	cmp	r3, #16
 80028a4:	d003      	beq.n	80028ae <HAL_ADC_ConfigChannel+0x1e6>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2b11      	cmp	r3, #17
 80028ac:	d11b      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2b10      	cmp	r3, #16
 80028c0:	d111      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028c2:	4b10      	ldr	r3, [pc, #64]	; (8002904 <HAL_ADC_ConfigChannel+0x23c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a10      	ldr	r2, [pc, #64]	; (8002908 <HAL_ADC_ConfigChannel+0x240>)
 80028c8:	fba2 2303 	umull	r2, r3, r2, r3
 80028cc:	0c9a      	lsrs	r2, r3, #18
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028d8:	e002      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	3b01      	subs	r3, #1
 80028de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f9      	bne.n	80028da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	40012300 	.word	0x40012300
 8002900:	40012000 	.word	0x40012000
 8002904:	20000000 	.word	0x20000000
 8002908:	431bde83 	.word	0x431bde83

0800290c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002914:	4b79      	ldr	r3, [pc, #484]	; (8002afc <ADC_Init+0x1f0>)
 8002916:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	431a      	orrs	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002940:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	6859      	ldr	r1, [r3, #4]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	021a      	lsls	r2, r3, #8
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685a      	ldr	r2, [r3, #4]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002964:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	6859      	ldr	r1, [r3, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002986:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6899      	ldr	r1, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68da      	ldr	r2, [r3, #12]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299e:	4a58      	ldr	r2, [pc, #352]	; (8002b00 <ADC_Init+0x1f4>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d022      	beq.n	80029ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6899      	ldr	r1, [r3, #8]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689a      	ldr	r2, [r3, #8]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6899      	ldr	r1, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	430a      	orrs	r2, r1
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	e00f      	b.n	8002a0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 0202 	bic.w	r2, r2, #2
 8002a18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6899      	ldr	r1, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	7e1b      	ldrb	r3, [r3, #24]
 8002a24:	005a      	lsls	r2, r3, #1
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d01b      	beq.n	8002a70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6859      	ldr	r1, [r3, #4]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a62:	3b01      	subs	r3, #1
 8002a64:	035a      	lsls	r2, r3, #13
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	e007      	b.n	8002a80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	051a      	lsls	r2, r3, #20
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ab4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6899      	ldr	r1, [r3, #8]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ac2:	025a      	lsls	r2, r3, #9
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ada:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6899      	ldr	r1, [r3, #8]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	029a      	lsls	r2, r3, #10
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	609a      	str	r2, [r3, #8]
}
 8002af0:	bf00      	nop
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	40012300 	.word	0x40012300
 8002b00:	0f000001 	.word	0x0f000001

08002b04 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b10:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d13c      	bne.n	8002b98 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d12b      	bne.n	8002b90 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d127      	bne.n	8002b90 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b46:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d006      	beq.n	8002b5c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d119      	bne.n	8002b90 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0220 	bic.w	r2, r2, #32
 8002b6a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d105      	bne.n	8002b90 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	f043 0201 	orr.w	r2, r3, #1
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f7fe fa6f 	bl	8001074 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b96:	e00e      	b.n	8002bb6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9c:	f003 0310 	and.w	r3, r3, #16
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f7ff fd85 	bl	80026b4 <HAL_ADC_ErrorCallback>
}
 8002baa:	e004      	b.n	8002bb6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	4798      	blx	r3
}
 8002bb6:	bf00      	nop
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b084      	sub	sp, #16
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bca:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f7ff fd5d 	bl	800268c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b084      	sub	sp, #16
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2240      	movs	r2, #64	; 0x40
 8002bec:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf2:	f043 0204 	orr.w	r2, r3, #4
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f7ff fd5a 	bl	80026b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c00:	bf00      	nop
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c38:	4013      	ands	r3, r2
 8002c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c4e:	4a04      	ldr	r2, [pc, #16]	; (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	60d3      	str	r3, [r2, #12]
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <__NVIC_GetPriorityGrouping+0x18>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	0a1b      	lsrs	r3, r3, #8
 8002c6e:	f003 0307 	and.w	r3, r3, #7
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	db0b      	blt.n	8002caa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	f003 021f 	and.w	r2, r3, #31
 8002c98:	4907      	ldr	r1, [pc, #28]	; (8002cb8 <__NVIC_EnableIRQ+0x38>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000e100 	.word	0xe000e100

08002cbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	6039      	str	r1, [r7, #0]
 8002cc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	db0a      	blt.n	8002ce6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	490c      	ldr	r1, [pc, #48]	; (8002d08 <__NVIC_SetPriority+0x4c>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	0112      	lsls	r2, r2, #4
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	440b      	add	r3, r1
 8002ce0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce4:	e00a      	b.n	8002cfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4908      	ldr	r1, [pc, #32]	; (8002d0c <__NVIC_SetPriority+0x50>)
 8002cec:	79fb      	ldrb	r3, [r7, #7]
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	3b04      	subs	r3, #4
 8002cf4:	0112      	lsls	r2, r2, #4
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	761a      	strb	r2, [r3, #24]
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	e000e100 	.word	0xe000e100
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b089      	sub	sp, #36	; 0x24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f003 0307 	and.w	r3, r3, #7
 8002d22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	f1c3 0307 	rsb	r3, r3, #7
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	bf28      	it	cs
 8002d2e:	2304      	movcs	r3, #4
 8002d30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	3304      	adds	r3, #4
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	d902      	bls.n	8002d40 <NVIC_EncodePriority+0x30>
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3b03      	subs	r3, #3
 8002d3e:	e000      	b.n	8002d42 <NVIC_EncodePriority+0x32>
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	401a      	ands	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d62:	43d9      	mvns	r1, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d68:	4313      	orrs	r3, r2
         );
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3724      	adds	r7, #36	; 0x24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d88:	d301      	bcc.n	8002d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e00f      	b.n	8002dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	; (8002db8 <SysTick_Config+0x40>)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d96:	210f      	movs	r1, #15
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d9c:	f7ff ff8e 	bl	8002cbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002da0:	4b05      	ldr	r3, [pc, #20]	; (8002db8 <SysTick_Config+0x40>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002da6:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <SysTick_Config+0x40>)
 8002da8:	2207      	movs	r2, #7
 8002daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	e000e010 	.word	0xe000e010

08002dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ff29 	bl	8002c1c <__NVIC_SetPriorityGrouping>
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b086      	sub	sp, #24
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	4603      	mov	r3, r0
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	607a      	str	r2, [r7, #4]
 8002dde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002de4:	f7ff ff3e 	bl	8002c64 <__NVIC_GetPriorityGrouping>
 8002de8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	6978      	ldr	r0, [r7, #20]
 8002df0:	f7ff ff8e 	bl	8002d10 <NVIC_EncodePriority>
 8002df4:	4602      	mov	r2, r0
 8002df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff ff5d 	bl	8002cbc <__NVIC_SetPriority>
}
 8002e02:	bf00      	nop
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	4603      	mov	r3, r0
 8002e12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ff31 	bl	8002c80 <__NVIC_EnableIRQ>
}
 8002e1e:	bf00      	nop
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b082      	sub	sp, #8
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ffa2 	bl	8002d78 <SysTick_Config>
 8002e34:	4603      	mov	r3, r0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e4c:	f7ff f9aa 	bl	80021a4 <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e099      	b.n	8002f90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2202      	movs	r2, #2
 8002e60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0201 	bic.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e7c:	e00f      	b.n	8002e9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e7e:	f7ff f991 	bl	80021a4 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b05      	cmp	r3, #5
 8002e8a:	d908      	bls.n	8002e9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2203      	movs	r2, #3
 8002e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e078      	b.n	8002f90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e8      	bne.n	8002e7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	4b38      	ldr	r3, [pc, #224]	; (8002f98 <HAL_DMA_Init+0x158>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ed6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ee2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d107      	bne.n	8002f08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f00:	4313      	orrs	r3, r2
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f023 0307 	bic.w	r3, r3, #7
 8002f1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d117      	bne.n	8002f62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00e      	beq.n	8002f62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 fa6f 	bl	8003428 <DMA_CheckFifoParam>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d008      	beq.n	8002f62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2240      	movs	r2, #64	; 0x40
 8002f54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e016      	b.n	8002f90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 fa26 	bl	80033bc <DMA_CalcBaseAndBitshift>
 8002f70:	4603      	mov	r3, r0
 8002f72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f78:	223f      	movs	r2, #63	; 0x3f
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3718      	adds	r7, #24
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	f010803f 	.word	0xf010803f

08002f9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
 8002fa4:	60b9      	str	r1, [r7, #8]
 8002fa6:	607a      	str	r2, [r7, #4]
 8002fa8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_DMA_Start_IT+0x26>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e040      	b.n	8003044 <HAL_DMA_Start_IT+0xa8>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d12f      	bne.n	8003036 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2202      	movs	r2, #2
 8002fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 f9b8 	bl	8003360 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff4:	223f      	movs	r2, #63	; 0x3f
 8002ff6:	409a      	lsls	r2, r3
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f042 0216 	orr.w	r2, r2, #22
 800300a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	2b00      	cmp	r3, #0
 8003012:	d007      	beq.n	8003024 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0208 	orr.w	r2, r2, #8
 8003022:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f042 0201 	orr.w	r2, r2, #1
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	e005      	b.n	8003042 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800303e:	2302      	movs	r3, #2
 8003040:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003042:	7dfb      	ldrb	r3, [r7, #23]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003054:	2300      	movs	r3, #0
 8003056:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003058:	4b8e      	ldr	r3, [pc, #568]	; (8003294 <HAL_DMA_IRQHandler+0x248>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a8e      	ldr	r2, [pc, #568]	; (8003298 <HAL_DMA_IRQHandler+0x24c>)
 800305e:	fba2 2303 	umull	r2, r3, r2, r3
 8003062:	0a9b      	lsrs	r3, r3, #10
 8003064:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003076:	2208      	movs	r2, #8
 8003078:	409a      	lsls	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	4013      	ands	r3, r2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d01a      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d013      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0204 	bic.w	r2, r2, #4
 800309e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a4:	2208      	movs	r2, #8
 80030a6:	409a      	lsls	r2, r3
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b0:	f043 0201 	orr.w	r2, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030bc:	2201      	movs	r2, #1
 80030be:	409a      	lsls	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4013      	ands	r3, r2
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d012      	beq.n	80030ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00b      	beq.n	80030ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030da:	2201      	movs	r2, #1
 80030dc:	409a      	lsls	r2, r3
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e6:	f043 0202 	orr.w	r2, r3, #2
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030f2:	2204      	movs	r2, #4
 80030f4:	409a      	lsls	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d012      	beq.n	8003124 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00b      	beq.n	8003124 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003110:	2204      	movs	r2, #4
 8003112:	409a      	lsls	r2, r3
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311c:	f043 0204 	orr.w	r2, r3, #4
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003128:	2210      	movs	r2, #16
 800312a:	409a      	lsls	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4013      	ands	r3, r2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d043      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0308 	and.w	r3, r3, #8
 800313e:	2b00      	cmp	r3, #0
 8003140:	d03c      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003146:	2210      	movs	r2, #16
 8003148:	409a      	lsls	r2, r3
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d018      	beq.n	800318e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d108      	bne.n	800317c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d024      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	4798      	blx	r3
 800317a:	e01f      	b.n	80031bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003180:	2b00      	cmp	r3, #0
 8003182:	d01b      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	4798      	blx	r3
 800318c:	e016      	b.n	80031bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003198:	2b00      	cmp	r3, #0
 800319a:	d107      	bne.n	80031ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0208 	bic.w	r2, r2, #8
 80031aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031c0:	2220      	movs	r2, #32
 80031c2:	409a      	lsls	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 808f 	beq.w	80032ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0310 	and.w	r3, r3, #16
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 8087 	beq.w	80032ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e2:	2220      	movs	r2, #32
 80031e4:	409a      	lsls	r2, r3
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b05      	cmp	r3, #5
 80031f4:	d136      	bne.n	8003264 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0216 	bic.w	r2, r2, #22
 8003204:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695a      	ldr	r2, [r3, #20]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003214:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	2b00      	cmp	r3, #0
 800321c:	d103      	bne.n	8003226 <HAL_DMA_IRQHandler+0x1da>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003222:	2b00      	cmp	r3, #0
 8003224:	d007      	beq.n	8003236 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0208 	bic.w	r2, r2, #8
 8003234:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323a:	223f      	movs	r2, #63	; 0x3f
 800323c:	409a      	lsls	r2, r3
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003256:	2b00      	cmp	r3, #0
 8003258:	d07e      	beq.n	8003358 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	4798      	blx	r3
        }
        return;
 8003262:	e079      	b.n	8003358 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d01d      	beq.n	80032ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d10d      	bne.n	800329c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	2b00      	cmp	r3, #0
 8003286:	d031      	beq.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	4798      	blx	r3
 8003290:	e02c      	b.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
 8003292:	bf00      	nop
 8003294:	20000000 	.word	0x20000000
 8003298:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d023      	beq.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	4798      	blx	r3
 80032ac:	e01e      	b.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10f      	bne.n	80032dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0210 	bic.w	r2, r2, #16
 80032ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d003      	beq.n	80032ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d032      	beq.n	800335a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032f8:	f003 0301 	and.w	r3, r3, #1
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d022      	beq.n	8003346 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2205      	movs	r2, #5
 8003304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0201 	bic.w	r2, r2, #1
 8003316:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	3301      	adds	r3, #1
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	429a      	cmp	r2, r3
 8003322:	d307      	bcc.n	8003334 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1f2      	bne.n	8003318 <HAL_DMA_IRQHandler+0x2cc>
 8003332:	e000      	b.n	8003336 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003334:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	4798      	blx	r3
 8003356:	e000      	b.n	800335a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003358:	bf00      	nop
    }
  }
}
 800335a:	3718      	adds	r7, #24
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
 800336c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800337c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	2b40      	cmp	r3, #64	; 0x40
 800338c:	d108      	bne.n	80033a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800339e:	e007      	b.n	80033b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	60da      	str	r2, [r3, #12]
}
 80033b0:	bf00      	nop
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	3b10      	subs	r3, #16
 80033cc:	4a14      	ldr	r2, [pc, #80]	; (8003420 <DMA_CalcBaseAndBitshift+0x64>)
 80033ce:	fba2 2303 	umull	r2, r3, r2, r3
 80033d2:	091b      	lsrs	r3, r3, #4
 80033d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033d6:	4a13      	ldr	r2, [pc, #76]	; (8003424 <DMA_CalcBaseAndBitshift+0x68>)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4413      	add	r3, r2
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b03      	cmp	r3, #3
 80033e8:	d909      	bls.n	80033fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80033f2:	f023 0303 	bic.w	r3, r3, #3
 80033f6:	1d1a      	adds	r2, r3, #4
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	659a      	str	r2, [r3, #88]	; 0x58
 80033fc:	e007      	b.n	800340e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003406:	f023 0303 	bic.w	r3, r3, #3
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003412:	4618      	mov	r0, r3
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	aaaaaaab 	.word	0xaaaaaaab
 8003424:	080083f8 	.word	0x080083f8

08003428 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003430:	2300      	movs	r3, #0
 8003432:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d11f      	bne.n	8003482 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2b03      	cmp	r3, #3
 8003446:	d856      	bhi.n	80034f6 <DMA_CheckFifoParam+0xce>
 8003448:	a201      	add	r2, pc, #4	; (adr r2, 8003450 <DMA_CheckFifoParam+0x28>)
 800344a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344e:	bf00      	nop
 8003450:	08003461 	.word	0x08003461
 8003454:	08003473 	.word	0x08003473
 8003458:	08003461 	.word	0x08003461
 800345c:	080034f7 	.word	0x080034f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d046      	beq.n	80034fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003470:	e043      	b.n	80034fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003476:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800347a:	d140      	bne.n	80034fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003480:	e03d      	b.n	80034fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800348a:	d121      	bne.n	80034d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b03      	cmp	r3, #3
 8003490:	d837      	bhi.n	8003502 <DMA_CheckFifoParam+0xda>
 8003492:	a201      	add	r2, pc, #4	; (adr r2, 8003498 <DMA_CheckFifoParam+0x70>)
 8003494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003498:	080034a9 	.word	0x080034a9
 800349c:	080034af 	.word	0x080034af
 80034a0:	080034a9 	.word	0x080034a9
 80034a4:	080034c1 	.word	0x080034c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	73fb      	strb	r3, [r7, #15]
      break;
 80034ac:	e030      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d025      	beq.n	8003506 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034be:	e022      	b.n	8003506 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034c8:	d11f      	bne.n	800350a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034ce:	e01c      	b.n	800350a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d903      	bls.n	80034de <DMA_CheckFifoParam+0xb6>
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	2b03      	cmp	r3, #3
 80034da:	d003      	beq.n	80034e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034dc:	e018      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      break;
 80034e2:	e015      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00e      	beq.n	800350e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
      break;
 80034f4:	e00b      	b.n	800350e <DMA_CheckFifoParam+0xe6>
      break;
 80034f6:	bf00      	nop
 80034f8:	e00a      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 80034fa:	bf00      	nop
 80034fc:	e008      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 80034fe:	bf00      	nop
 8003500:	e006      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 8003502:	bf00      	nop
 8003504:	e004      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 8003506:	bf00      	nop
 8003508:	e002      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;   
 800350a:	bf00      	nop
 800350c:	e000      	b.n	8003510 <DMA_CheckFifoParam+0xe8>
      break;
 800350e:	bf00      	nop
    }
  } 
  
  return status; 
 8003510:	7bfb      	ldrb	r3, [r7, #15]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop

08003520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	; 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800352e:	2300      	movs	r3, #0
 8003530:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003536:	2300      	movs	r3, #0
 8003538:	61fb      	str	r3, [r7, #28]
 800353a:	e159      	b.n	80037f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800353c:	2201      	movs	r2, #1
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	697a      	ldr	r2, [r7, #20]
 800354c:	4013      	ands	r3, r2
 800354e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	429a      	cmp	r2, r3
 8003556:	f040 8148 	bne.w	80037ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	2b01      	cmp	r3, #1
 8003564:	d005      	beq.n	8003572 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800356e:	2b02      	cmp	r3, #2
 8003570:	d130      	bne.n	80035d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2203      	movs	r2, #3
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	4013      	ands	r3, r2
 8003588:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	68da      	ldr	r2, [r3, #12]
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4313      	orrs	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035a8:	2201      	movs	r2, #1
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	091b      	lsrs	r3, r3, #4
 80035be:	f003 0201 	and.w	r2, r3, #1
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	2b03      	cmp	r3, #3
 80035de:	d017      	beq.n	8003610 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	2203      	movs	r2, #3
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	43db      	mvns	r3, r3
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4013      	ands	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d123      	bne.n	8003664 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	08da      	lsrs	r2, r3, #3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3208      	adds	r2, #8
 8003624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	220f      	movs	r2, #15
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	43db      	mvns	r3, r3
 800363a:	69ba      	ldr	r2, [r7, #24]
 800363c:	4013      	ands	r3, r2
 800363e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f003 0307 	and.w	r3, r3, #7
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	4313      	orrs	r3, r2
 8003654:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	08da      	lsrs	r2, r3, #3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	3208      	adds	r2, #8
 800365e:	69b9      	ldr	r1, [r7, #24]
 8003660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	2203      	movs	r2, #3
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 0203 	and.w	r2, r3, #3
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4313      	orrs	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	f000 80a2 	beq.w	80037ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	4b57      	ldr	r3, [pc, #348]	; (8003808 <HAL_GPIO_Init+0x2e8>)
 80036ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ae:	4a56      	ldr	r2, [pc, #344]	; (8003808 <HAL_GPIO_Init+0x2e8>)
 80036b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036b4:	6453      	str	r3, [r2, #68]	; 0x44
 80036b6:	4b54      	ldr	r3, [pc, #336]	; (8003808 <HAL_GPIO_Init+0x2e8>)
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036c2:	4a52      	ldr	r2, [pc, #328]	; (800380c <HAL_GPIO_Init+0x2ec>)
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	089b      	lsrs	r3, r3, #2
 80036c8:	3302      	adds	r3, #2
 80036ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	f003 0303 	and.w	r3, r3, #3
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	220f      	movs	r2, #15
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	43db      	mvns	r3, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4013      	ands	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a49      	ldr	r2, [pc, #292]	; (8003810 <HAL_GPIO_Init+0x2f0>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d019      	beq.n	8003722 <HAL_GPIO_Init+0x202>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a48      	ldr	r2, [pc, #288]	; (8003814 <HAL_GPIO_Init+0x2f4>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d013      	beq.n	800371e <HAL_GPIO_Init+0x1fe>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a47      	ldr	r2, [pc, #284]	; (8003818 <HAL_GPIO_Init+0x2f8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d00d      	beq.n	800371a <HAL_GPIO_Init+0x1fa>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a46      	ldr	r2, [pc, #280]	; (800381c <HAL_GPIO_Init+0x2fc>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d007      	beq.n	8003716 <HAL_GPIO_Init+0x1f6>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a45      	ldr	r2, [pc, #276]	; (8003820 <HAL_GPIO_Init+0x300>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d101      	bne.n	8003712 <HAL_GPIO_Init+0x1f2>
 800370e:	2304      	movs	r3, #4
 8003710:	e008      	b.n	8003724 <HAL_GPIO_Init+0x204>
 8003712:	2307      	movs	r3, #7
 8003714:	e006      	b.n	8003724 <HAL_GPIO_Init+0x204>
 8003716:	2303      	movs	r3, #3
 8003718:	e004      	b.n	8003724 <HAL_GPIO_Init+0x204>
 800371a:	2302      	movs	r3, #2
 800371c:	e002      	b.n	8003724 <HAL_GPIO_Init+0x204>
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <HAL_GPIO_Init+0x204>
 8003722:	2300      	movs	r3, #0
 8003724:	69fa      	ldr	r2, [r7, #28]
 8003726:	f002 0203 	and.w	r2, r2, #3
 800372a:	0092      	lsls	r2, r2, #2
 800372c:	4093      	lsls	r3, r2
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	4313      	orrs	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003734:	4935      	ldr	r1, [pc, #212]	; (800380c <HAL_GPIO_Init+0x2ec>)
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	089b      	lsrs	r3, r3, #2
 800373a:	3302      	adds	r3, #2
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003742:	4b38      	ldr	r3, [pc, #224]	; (8003824 <HAL_GPIO_Init+0x304>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	43db      	mvns	r3, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4013      	ands	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003766:	4a2f      	ldr	r2, [pc, #188]	; (8003824 <HAL_GPIO_Init+0x304>)
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800376c:	4b2d      	ldr	r3, [pc, #180]	; (8003824 <HAL_GPIO_Init+0x304>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003790:	4a24      	ldr	r2, [pc, #144]	; (8003824 <HAL_GPIO_Init+0x304>)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003796:	4b23      	ldr	r3, [pc, #140]	; (8003824 <HAL_GPIO_Init+0x304>)
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	43db      	mvns	r3, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4013      	ands	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037ba:	4a1a      	ldr	r2, [pc, #104]	; (8003824 <HAL_GPIO_Init+0x304>)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037c0:	4b18      	ldr	r3, [pc, #96]	; (8003824 <HAL_GPIO_Init+0x304>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	43db      	mvns	r3, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037e4:	4a0f      	ldr	r2, [pc, #60]	; (8003824 <HAL_GPIO_Init+0x304>)
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	3301      	adds	r3, #1
 80037ee:	61fb      	str	r3, [r7, #28]
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	2b0f      	cmp	r3, #15
 80037f4:	f67f aea2 	bls.w	800353c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037f8:	bf00      	nop
 80037fa:	bf00      	nop
 80037fc:	3724      	adds	r7, #36	; 0x24
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40023800 	.word	0x40023800
 800380c:	40013800 	.word	0x40013800
 8003810:	40020000 	.word	0x40020000
 8003814:	40020400 	.word	0x40020400
 8003818:	40020800 	.word	0x40020800
 800381c:	40020c00 	.word	0x40020c00
 8003820:	40021000 	.word	0x40021000
 8003824:	40013c00 	.word	0x40013c00

08003828 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e267      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d075      	beq.n	8003932 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003846:	4b88      	ldr	r3, [pc, #544]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	f003 030c 	and.w	r3, r3, #12
 800384e:	2b04      	cmp	r3, #4
 8003850:	d00c      	beq.n	800386c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003852:	4b85      	ldr	r3, [pc, #532]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800385a:	2b08      	cmp	r3, #8
 800385c:	d112      	bne.n	8003884 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800385e:	4b82      	ldr	r3, [pc, #520]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003866:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800386a:	d10b      	bne.n	8003884 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800386c:	4b7e      	ldr	r3, [pc, #504]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d05b      	beq.n	8003930 <HAL_RCC_OscConfig+0x108>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d157      	bne.n	8003930 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e242      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800388c:	d106      	bne.n	800389c <HAL_RCC_OscConfig+0x74>
 800388e:	4b76      	ldr	r3, [pc, #472]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a75      	ldr	r2, [pc, #468]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003898:	6013      	str	r3, [r2, #0]
 800389a:	e01d      	b.n	80038d8 <HAL_RCC_OscConfig+0xb0>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0x98>
 80038a6:	4b70      	ldr	r3, [pc, #448]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a6f      	ldr	r2, [pc, #444]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	4b6d      	ldr	r3, [pc, #436]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a6c      	ldr	r2, [pc, #432]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038bc:	6013      	str	r3, [r2, #0]
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0xb0>
 80038c0:	4b69      	ldr	r3, [pc, #420]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a68      	ldr	r2, [pc, #416]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	4b66      	ldr	r3, [pc, #408]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a65      	ldr	r2, [pc, #404]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d013      	beq.n	8003908 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e0:	f7fe fc60 	bl	80021a4 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038e8:	f7fe fc5c 	bl	80021a4 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b64      	cmp	r3, #100	; 0x64
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e207      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038fa:	4b5b      	ldr	r3, [pc, #364]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0xc0>
 8003906:	e014      	b.n	8003932 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003908:	f7fe fc4c 	bl	80021a4 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003910:	f7fe fc48 	bl	80021a4 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	; 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e1f3      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003922:	4b51      	ldr	r3, [pc, #324]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1f0      	bne.n	8003910 <HAL_RCC_OscConfig+0xe8>
 800392e:	e000      	b.n	8003932 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0302 	and.w	r3, r3, #2
 800393a:	2b00      	cmp	r3, #0
 800393c:	d063      	beq.n	8003a06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800393e:	4b4a      	ldr	r3, [pc, #296]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f003 030c 	and.w	r3, r3, #12
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00b      	beq.n	8003962 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800394a:	4b47      	ldr	r3, [pc, #284]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003952:	2b08      	cmp	r3, #8
 8003954:	d11c      	bne.n	8003990 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003956:	4b44      	ldr	r3, [pc, #272]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d116      	bne.n	8003990 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003962:	4b41      	ldr	r3, [pc, #260]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <HAL_RCC_OscConfig+0x152>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d001      	beq.n	800397a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e1c7      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397a:	4b3b      	ldr	r3, [pc, #236]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	4937      	ldr	r1, [pc, #220]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 800398a:	4313      	orrs	r3, r2
 800398c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800398e:	e03a      	b.n	8003a06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d020      	beq.n	80039da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003998:	4b34      	ldr	r3, [pc, #208]	; (8003a6c <HAL_RCC_OscConfig+0x244>)
 800399a:	2201      	movs	r2, #1
 800399c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399e:	f7fe fc01 	bl	80021a4 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039a6:	f7fe fbfd 	bl	80021a4 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b02      	cmp	r3, #2
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e1a8      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b8:	4b2b      	ldr	r3, [pc, #172]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c4:	4b28      	ldr	r3, [pc, #160]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	4925      	ldr	r1, [pc, #148]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039d4:	4313      	orrs	r3, r2
 80039d6:	600b      	str	r3, [r1, #0]
 80039d8:	e015      	b.n	8003a06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039da:	4b24      	ldr	r3, [pc, #144]	; (8003a6c <HAL_RCC_OscConfig+0x244>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7fe fbe0 	bl	80021a4 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039e8:	f7fe fbdc 	bl	80021a4 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e187      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039fa:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d036      	beq.n	8003a80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d016      	beq.n	8003a48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1a:	4b15      	ldr	r3, [pc, #84]	; (8003a70 <HAL_RCC_OscConfig+0x248>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fe fbc0 	bl	80021a4 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a28:	f7fe fbbc 	bl	80021a4 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e167      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3a:	4b0b      	ldr	r3, [pc, #44]	; (8003a68 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCC_OscConfig+0x200>
 8003a46:	e01b      	b.n	8003a80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a48:	4b09      	ldr	r3, [pc, #36]	; (8003a70 <HAL_RCC_OscConfig+0x248>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a4e:	f7fe fba9 	bl	80021a4 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a54:	e00e      	b.n	8003a74 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a56:	f7fe fba5 	bl	80021a4 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d907      	bls.n	8003a74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e150      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
 8003a68:	40023800 	.word	0x40023800
 8003a6c:	42470000 	.word	0x42470000
 8003a70:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a74:	4b88      	ldr	r3, [pc, #544]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1ea      	bne.n	8003a56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 8097 	beq.w	8003bbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a92:	4b81      	ldr	r3, [pc, #516]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10f      	bne.n	8003abe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	60bb      	str	r3, [r7, #8]
 8003aa2:	4b7d      	ldr	r3, [pc, #500]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	4a7c      	ldr	r2, [pc, #496]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aac:	6413      	str	r3, [r2, #64]	; 0x40
 8003aae:	4b7a      	ldr	r3, [pc, #488]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab6:	60bb      	str	r3, [r7, #8]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aba:	2301      	movs	r3, #1
 8003abc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abe:	4b77      	ldr	r3, [pc, #476]	; (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d118      	bne.n	8003afc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aca:	4b74      	ldr	r3, [pc, #464]	; (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a73      	ldr	r2, [pc, #460]	; (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ad4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ad6:	f7fe fb65 	bl	80021a4 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ade:	f7fe fb61 	bl	80021a4 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e10c      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af0:	4b6a      	ldr	r3, [pc, #424]	; (8003c9c <HAL_RCC_OscConfig+0x474>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d106      	bne.n	8003b12 <HAL_RCC_OscConfig+0x2ea>
 8003b04:	4b64      	ldr	r3, [pc, #400]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b08:	4a63      	ldr	r2, [pc, #396]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b0a:	f043 0301 	orr.w	r3, r3, #1
 8003b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b10:	e01c      	b.n	8003b4c <HAL_RCC_OscConfig+0x324>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b05      	cmp	r3, #5
 8003b18:	d10c      	bne.n	8003b34 <HAL_RCC_OscConfig+0x30c>
 8003b1a:	4b5f      	ldr	r3, [pc, #380]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b1e:	4a5e      	ldr	r2, [pc, #376]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b20:	f043 0304 	orr.w	r3, r3, #4
 8003b24:	6713      	str	r3, [r2, #112]	; 0x70
 8003b26:	4b5c      	ldr	r3, [pc, #368]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2a:	4a5b      	ldr	r2, [pc, #364]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	6713      	str	r3, [r2, #112]	; 0x70
 8003b32:	e00b      	b.n	8003b4c <HAL_RCC_OscConfig+0x324>
 8003b34:	4b58      	ldr	r3, [pc, #352]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b38:	4a57      	ldr	r2, [pc, #348]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b3a:	f023 0301 	bic.w	r3, r3, #1
 8003b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b40:	4b55      	ldr	r3, [pc, #340]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b44:	4a54      	ldr	r2, [pc, #336]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b46:	f023 0304 	bic.w	r3, r3, #4
 8003b4a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d015      	beq.n	8003b80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b54:	f7fe fb26 	bl	80021a4 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b5c:	f7fe fb22 	bl	80021a4 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e0cb      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b72:	4b49      	ldr	r3, [pc, #292]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d0ee      	beq.n	8003b5c <HAL_RCC_OscConfig+0x334>
 8003b7e:	e014      	b.n	8003baa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b80:	f7fe fb10 	bl	80021a4 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b86:	e00a      	b.n	8003b9e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b88:	f7fe fb0c 	bl	80021a4 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e0b5      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b9e:	4b3e      	ldr	r3, [pc, #248]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1ee      	bne.n	8003b88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d105      	bne.n	8003bbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bb0:	4b39      	ldr	r3, [pc, #228]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	4a38      	ldr	r2, [pc, #224]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 80a1 	beq.w	8003d08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bc6:	4b34      	ldr	r3, [pc, #208]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f003 030c 	and.w	r3, r3, #12
 8003bce:	2b08      	cmp	r3, #8
 8003bd0:	d05c      	beq.n	8003c8c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d141      	bne.n	8003c5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bda:	4b31      	ldr	r3, [pc, #196]	; (8003ca0 <HAL_RCC_OscConfig+0x478>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be0:	f7fe fae0 	bl	80021a4 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003be8:	f7fe fadc 	bl	80021a4 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e087      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bfa:	4b27      	ldr	r3, [pc, #156]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f0      	bne.n	8003be8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69da      	ldr	r2, [r3, #28]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	019b      	lsls	r3, r3, #6
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1c:	085b      	lsrs	r3, r3, #1
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	041b      	lsls	r3, r3, #16
 8003c22:	431a      	orrs	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c28:	061b      	lsls	r3, r3, #24
 8003c2a:	491b      	ldr	r1, [pc, #108]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c30:	4b1b      	ldr	r3, [pc, #108]	; (8003ca0 <HAL_RCC_OscConfig+0x478>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c36:	f7fe fab5 	bl	80021a4 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c3c:	e008      	b.n	8003c50 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c3e:	f7fe fab1 	bl	80021a4 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d901      	bls.n	8003c50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e05c      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c50:	4b11      	ldr	r3, [pc, #68]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d0f0      	beq.n	8003c3e <HAL_RCC_OscConfig+0x416>
 8003c5c:	e054      	b.n	8003d08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c5e:	4b10      	ldr	r3, [pc, #64]	; (8003ca0 <HAL_RCC_OscConfig+0x478>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c64:	f7fe fa9e 	bl	80021a4 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c6c:	f7fe fa9a 	bl	80021a4 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e045      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c7e:	4b06      	ldr	r3, [pc, #24]	; (8003c98 <HAL_RCC_OscConfig+0x470>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f0      	bne.n	8003c6c <HAL_RCC_OscConfig+0x444>
 8003c8a:	e03d      	b.n	8003d08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d107      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e038      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	40007000 	.word	0x40007000
 8003ca0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ca4:	4b1b      	ldr	r3, [pc, #108]	; (8003d14 <HAL_RCC_OscConfig+0x4ec>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d028      	beq.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d121      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d11a      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d111      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cea:	085b      	lsrs	r3, r3, #1
 8003cec:	3b01      	subs	r3, #1
 8003cee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d107      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d001      	beq.n	8003d08 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e000      	b.n	8003d0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	40023800 	.word	0x40023800

08003d18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0cc      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d2c:	4b68      	ldr	r3, [pc, #416]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d90c      	bls.n	8003d54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3a:	4b65      	ldr	r3, [pc, #404]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d42:	4b63      	ldr	r3, [pc, #396]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0307 	and.w	r3, r3, #7
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d001      	beq.n	8003d54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e0b8      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d020      	beq.n	8003da2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d005      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d6c:	4b59      	ldr	r3, [pc, #356]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	4a58      	ldr	r2, [pc, #352]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0308 	and.w	r3, r3, #8
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d84:	4b53      	ldr	r3, [pc, #332]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	4a52      	ldr	r2, [pc, #328]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d90:	4b50      	ldr	r3, [pc, #320]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	494d      	ldr	r1, [pc, #308]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d044      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db6:	4b47      	ldr	r3, [pc, #284]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d119      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e07f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d003      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd6:	4b3f      	ldr	r3, [pc, #252]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d109      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e06f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de6:	4b3b      	ldr	r3, [pc, #236]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e067      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003df6:	4b37      	ldr	r3, [pc, #220]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f023 0203 	bic.w	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	4934      	ldr	r1, [pc, #208]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e08:	f7fe f9cc 	bl	80021a4 <HAL_GetTick>
 8003e0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e0e:	e00a      	b.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e10:	f7fe f9c8 	bl	80021a4 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e04f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	4b2b      	ldr	r3, [pc, #172]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 020c 	and.w	r2, r3, #12
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d1eb      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e38:	4b25      	ldr	r3, [pc, #148]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d20c      	bcs.n	8003e60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e46:	4b22      	ldr	r3, [pc, #136]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4e:	4b20      	ldr	r3, [pc, #128]	; (8003ed0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e032      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e6c:	4b19      	ldr	r3, [pc, #100]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4916      	ldr	r1, [pc, #88]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d009      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e8a:	4b12      	ldr	r3, [pc, #72]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	490e      	ldr	r1, [pc, #56]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e9e:	f000 f821 	bl	8003ee4 <HAL_RCC_GetSysClockFreq>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	091b      	lsrs	r3, r3, #4
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	490a      	ldr	r1, [pc, #40]	; (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb0:	5ccb      	ldrb	r3, [r1, r3]
 8003eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb6:	4a09      	ldr	r2, [pc, #36]	; (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003eba:	4b09      	ldr	r3, [pc, #36]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fe f92c 	bl	800211c <HAL_InitTick>

  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023c00 	.word	0x40023c00
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	080083e0 	.word	0x080083e0
 8003edc:	20000000 	.word	0x20000000
 8003ee0:	20000004 	.word	0x20000004

08003ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ee8:	b094      	sub	sp, #80	; 0x50
 8003eea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	647b      	str	r3, [r7, #68]	; 0x44
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003efc:	4b79      	ldr	r3, [pc, #484]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 030c 	and.w	r3, r3, #12
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d00d      	beq.n	8003f24 <HAL_RCC_GetSysClockFreq+0x40>
 8003f08:	2b08      	cmp	r3, #8
 8003f0a:	f200 80e1 	bhi.w	80040d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <HAL_RCC_GetSysClockFreq+0x34>
 8003f12:	2b04      	cmp	r3, #4
 8003f14:	d003      	beq.n	8003f1e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f16:	e0db      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f18:	4b73      	ldr	r3, [pc, #460]	; (80040e8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f1a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003f1c:	e0db      	b.n	80040d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f1e:	4b73      	ldr	r3, [pc, #460]	; (80040ec <HAL_RCC_GetSysClockFreq+0x208>)
 8003f20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f22:	e0d8      	b.n	80040d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f24:	4b6f      	ldr	r3, [pc, #444]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f2c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f2e:	4b6d      	ldr	r3, [pc, #436]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d063      	beq.n	8004002 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f3a:	4b6a      	ldr	r3, [pc, #424]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	099b      	lsrs	r3, r3, #6
 8003f40:	2200      	movs	r2, #0
 8003f42:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f44:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f4c:	633b      	str	r3, [r7, #48]	; 0x30
 8003f4e:	2300      	movs	r3, #0
 8003f50:	637b      	str	r3, [r7, #52]	; 0x34
 8003f52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003f56:	4622      	mov	r2, r4
 8003f58:	462b      	mov	r3, r5
 8003f5a:	f04f 0000 	mov.w	r0, #0
 8003f5e:	f04f 0100 	mov.w	r1, #0
 8003f62:	0159      	lsls	r1, r3, #5
 8003f64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f68:	0150      	lsls	r0, r2, #5
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	4621      	mov	r1, r4
 8003f70:	1a51      	subs	r1, r2, r1
 8003f72:	6139      	str	r1, [r7, #16]
 8003f74:	4629      	mov	r1, r5
 8003f76:	eb63 0301 	sbc.w	r3, r3, r1
 8003f7a:	617b      	str	r3, [r7, #20]
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	f04f 0300 	mov.w	r3, #0
 8003f84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f88:	4659      	mov	r1, fp
 8003f8a:	018b      	lsls	r3, r1, #6
 8003f8c:	4651      	mov	r1, sl
 8003f8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f92:	4651      	mov	r1, sl
 8003f94:	018a      	lsls	r2, r1, #6
 8003f96:	4651      	mov	r1, sl
 8003f98:	ebb2 0801 	subs.w	r8, r2, r1
 8003f9c:	4659      	mov	r1, fp
 8003f9e:	eb63 0901 	sbc.w	r9, r3, r1
 8003fa2:	f04f 0200 	mov.w	r2, #0
 8003fa6:	f04f 0300 	mov.w	r3, #0
 8003faa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fb6:	4690      	mov	r8, r2
 8003fb8:	4699      	mov	r9, r3
 8003fba:	4623      	mov	r3, r4
 8003fbc:	eb18 0303 	adds.w	r3, r8, r3
 8003fc0:	60bb      	str	r3, [r7, #8]
 8003fc2:	462b      	mov	r3, r5
 8003fc4:	eb49 0303 	adc.w	r3, r9, r3
 8003fc8:	60fb      	str	r3, [r7, #12]
 8003fca:	f04f 0200 	mov.w	r2, #0
 8003fce:	f04f 0300 	mov.w	r3, #0
 8003fd2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003fd6:	4629      	mov	r1, r5
 8003fd8:	024b      	lsls	r3, r1, #9
 8003fda:	4621      	mov	r1, r4
 8003fdc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fe0:	4621      	mov	r1, r4
 8003fe2:	024a      	lsls	r2, r1, #9
 8003fe4:	4610      	mov	r0, r2
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fea:	2200      	movs	r2, #0
 8003fec:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ff0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ff4:	f7fc fe00 	bl	8000bf8 <__aeabi_uldivmod>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004000:	e058      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004002:	4b38      	ldr	r3, [pc, #224]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	099b      	lsrs	r3, r3, #6
 8004008:	2200      	movs	r2, #0
 800400a:	4618      	mov	r0, r3
 800400c:	4611      	mov	r1, r2
 800400e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004012:	623b      	str	r3, [r7, #32]
 8004014:	2300      	movs	r3, #0
 8004016:	627b      	str	r3, [r7, #36]	; 0x24
 8004018:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800401c:	4642      	mov	r2, r8
 800401e:	464b      	mov	r3, r9
 8004020:	f04f 0000 	mov.w	r0, #0
 8004024:	f04f 0100 	mov.w	r1, #0
 8004028:	0159      	lsls	r1, r3, #5
 800402a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800402e:	0150      	lsls	r0, r2, #5
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4641      	mov	r1, r8
 8004036:	ebb2 0a01 	subs.w	sl, r2, r1
 800403a:	4649      	mov	r1, r9
 800403c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004040:	f04f 0200 	mov.w	r2, #0
 8004044:	f04f 0300 	mov.w	r3, #0
 8004048:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800404c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004050:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004054:	ebb2 040a 	subs.w	r4, r2, sl
 8004058:	eb63 050b 	sbc.w	r5, r3, fp
 800405c:	f04f 0200 	mov.w	r2, #0
 8004060:	f04f 0300 	mov.w	r3, #0
 8004064:	00eb      	lsls	r3, r5, #3
 8004066:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800406a:	00e2      	lsls	r2, r4, #3
 800406c:	4614      	mov	r4, r2
 800406e:	461d      	mov	r5, r3
 8004070:	4643      	mov	r3, r8
 8004072:	18e3      	adds	r3, r4, r3
 8004074:	603b      	str	r3, [r7, #0]
 8004076:	464b      	mov	r3, r9
 8004078:	eb45 0303 	adc.w	r3, r5, r3
 800407c:	607b      	str	r3, [r7, #4]
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	f04f 0300 	mov.w	r3, #0
 8004086:	e9d7 4500 	ldrd	r4, r5, [r7]
 800408a:	4629      	mov	r1, r5
 800408c:	028b      	lsls	r3, r1, #10
 800408e:	4621      	mov	r1, r4
 8004090:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004094:	4621      	mov	r1, r4
 8004096:	028a      	lsls	r2, r1, #10
 8004098:	4610      	mov	r0, r2
 800409a:	4619      	mov	r1, r3
 800409c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800409e:	2200      	movs	r2, #0
 80040a0:	61bb      	str	r3, [r7, #24]
 80040a2:	61fa      	str	r2, [r7, #28]
 80040a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040a8:	f7fc fda6 	bl	8000bf8 <__aeabi_uldivmod>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4613      	mov	r3, r2
 80040b2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040b4:	4b0b      	ldr	r3, [pc, #44]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	0c1b      	lsrs	r3, r3, #16
 80040ba:	f003 0303 	and.w	r3, r3, #3
 80040be:	3301      	adds	r3, #1
 80040c0:	005b      	lsls	r3, r3, #1
 80040c2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80040c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040cc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040ce:	e002      	b.n	80040d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040d0:	4b05      	ldr	r3, [pc, #20]	; (80040e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3750      	adds	r7, #80	; 0x50
 80040dc:	46bd      	mov	sp, r7
 80040de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040e2:	bf00      	nop
 80040e4:	40023800 	.word	0x40023800
 80040e8:	00f42400 	.word	0x00f42400
 80040ec:	007a1200 	.word	0x007a1200

080040f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040f4:	4b03      	ldr	r3, [pc, #12]	; (8004104 <HAL_RCC_GetHCLKFreq+0x14>)
 80040f6:	681b      	ldr	r3, [r3, #0]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr
 8004102:	bf00      	nop
 8004104:	20000000 	.word	0x20000000

08004108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800410c:	f7ff fff0 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 8004110:	4602      	mov	r2, r0
 8004112:	4b05      	ldr	r3, [pc, #20]	; (8004128 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	0a9b      	lsrs	r3, r3, #10
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	4903      	ldr	r1, [pc, #12]	; (800412c <HAL_RCC_GetPCLK1Freq+0x24>)
 800411e:	5ccb      	ldrb	r3, [r1, r3]
 8004120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004124:	4618      	mov	r0, r3
 8004126:	bd80      	pop	{r7, pc}
 8004128:	40023800 	.word	0x40023800
 800412c:	080083f0 	.word	0x080083f0

08004130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004134:	f7ff ffdc 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 8004138:	4602      	mov	r2, r0
 800413a:	4b05      	ldr	r3, [pc, #20]	; (8004150 <HAL_RCC_GetPCLK2Freq+0x20>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	0b5b      	lsrs	r3, r3, #13
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	4903      	ldr	r1, [pc, #12]	; (8004154 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004146:	5ccb      	ldrb	r3, [r1, r3]
 8004148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800414c:	4618      	mov	r0, r3
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40023800 	.word	0x40023800
 8004154:	080083f0 	.word	0x080083f0

08004158 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e041      	b.n	80041ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d106      	bne.n	8004184 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7fd fd4e 	bl	8001c20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2202      	movs	r2, #2
 8004188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3304      	adds	r3, #4
 8004194:	4619      	mov	r1, r3
 8004196:	4610      	mov	r0, r2
 8004198:	f000 fac0 	bl	800471c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b082      	sub	sp, #8
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d101      	bne.n	8004208 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e041      	b.n	800428c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d106      	bne.n	8004222 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 f839 	bl	8004294 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2202      	movs	r2, #2
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3304      	adds	r3, #4
 8004232:	4619      	mov	r1, r3
 8004234:	4610      	mov	r0, r2
 8004236:	f000 fa71 	bl	800471c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d109      	bne.n	80042cc <HAL_TIM_PWM_Start+0x24>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	bf14      	ite	ne
 80042c4:	2301      	movne	r3, #1
 80042c6:	2300      	moveq	r3, #0
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	e022      	b.n	8004312 <HAL_TIM_PWM_Start+0x6a>
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	2b04      	cmp	r3, #4
 80042d0:	d109      	bne.n	80042e6 <HAL_TIM_PWM_Start+0x3e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b01      	cmp	r3, #1
 80042dc:	bf14      	ite	ne
 80042de:	2301      	movne	r3, #1
 80042e0:	2300      	moveq	r3, #0
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	e015      	b.n	8004312 <HAL_TIM_PWM_Start+0x6a>
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	2b08      	cmp	r3, #8
 80042ea:	d109      	bne.n	8004300 <HAL_TIM_PWM_Start+0x58>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	bf14      	ite	ne
 80042f8:	2301      	movne	r3, #1
 80042fa:	2300      	moveq	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	e008      	b.n	8004312 <HAL_TIM_PWM_Start+0x6a>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2b01      	cmp	r3, #1
 800430a:	bf14      	ite	ne
 800430c:	2301      	movne	r3, #1
 800430e:	2300      	moveq	r3, #0
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e068      	b.n	80043ec <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d104      	bne.n	800432a <HAL_TIM_PWM_Start+0x82>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004328:	e013      	b.n	8004352 <HAL_TIM_PWM_Start+0xaa>
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	2b04      	cmp	r3, #4
 800432e:	d104      	bne.n	800433a <HAL_TIM_PWM_Start+0x92>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004338:	e00b      	b.n	8004352 <HAL_TIM_PWM_Start+0xaa>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	2b08      	cmp	r3, #8
 800433e:	d104      	bne.n	800434a <HAL_TIM_PWM_Start+0xa2>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004348:	e003      	b.n	8004352 <HAL_TIM_PWM_Start+0xaa>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2202      	movs	r2, #2
 800434e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2201      	movs	r2, #1
 8004358:	6839      	ldr	r1, [r7, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f000 fc84 	bl	8004c68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a23      	ldr	r2, [pc, #140]	; (80043f4 <HAL_TIM_PWM_Start+0x14c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d107      	bne.n	800437a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004378:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a1d      	ldr	r2, [pc, #116]	; (80043f4 <HAL_TIM_PWM_Start+0x14c>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d018      	beq.n	80043b6 <HAL_TIM_PWM_Start+0x10e>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800438c:	d013      	beq.n	80043b6 <HAL_TIM_PWM_Start+0x10e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a19      	ldr	r2, [pc, #100]	; (80043f8 <HAL_TIM_PWM_Start+0x150>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d00e      	beq.n	80043b6 <HAL_TIM_PWM_Start+0x10e>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a17      	ldr	r2, [pc, #92]	; (80043fc <HAL_TIM_PWM_Start+0x154>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d009      	beq.n	80043b6 <HAL_TIM_PWM_Start+0x10e>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a16      	ldr	r2, [pc, #88]	; (8004400 <HAL_TIM_PWM_Start+0x158>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d004      	beq.n	80043b6 <HAL_TIM_PWM_Start+0x10e>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a14      	ldr	r2, [pc, #80]	; (8004404 <HAL_TIM_PWM_Start+0x15c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d111      	bne.n	80043da <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f003 0307 	and.w	r3, r3, #7
 80043c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2b06      	cmp	r3, #6
 80043c6:	d010      	beq.n	80043ea <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f042 0201 	orr.w	r2, r2, #1
 80043d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043d8:	e007      	b.n	80043ea <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f042 0201 	orr.w	r2, r2, #1
 80043e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40010000 	.word	0x40010000
 80043f8:	40000400 	.word	0x40000400
 80043fc:	40000800 	.word	0x40000800
 8004400:	40000c00 	.word	0x40000c00
 8004404:	40014000 	.word	0x40014000

08004408 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004414:	2300      	movs	r3, #0
 8004416:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800441e:	2b01      	cmp	r3, #1
 8004420:	d101      	bne.n	8004426 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004422:	2302      	movs	r3, #2
 8004424:	e0ae      	b.n	8004584 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2b0c      	cmp	r3, #12
 8004432:	f200 809f 	bhi.w	8004574 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004436:	a201      	add	r2, pc, #4	; (adr r2, 800443c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443c:	08004471 	.word	0x08004471
 8004440:	08004575 	.word	0x08004575
 8004444:	08004575 	.word	0x08004575
 8004448:	08004575 	.word	0x08004575
 800444c:	080044b1 	.word	0x080044b1
 8004450:	08004575 	.word	0x08004575
 8004454:	08004575 	.word	0x08004575
 8004458:	08004575 	.word	0x08004575
 800445c:	080044f3 	.word	0x080044f3
 8004460:	08004575 	.word	0x08004575
 8004464:	08004575 	.word	0x08004575
 8004468:	08004575 	.word	0x08004575
 800446c:	08004533 	.word	0x08004533
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68b9      	ldr	r1, [r7, #8]
 8004476:	4618      	mov	r0, r3
 8004478:	f000 f9d0 	bl	800481c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699a      	ldr	r2, [r3, #24]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f042 0208 	orr.w	r2, r2, #8
 800448a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699a      	ldr	r2, [r3, #24]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0204 	bic.w	r2, r2, #4
 800449a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6999      	ldr	r1, [r3, #24]
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	691a      	ldr	r2, [r3, #16]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	619a      	str	r2, [r3, #24]
      break;
 80044ae:	e064      	b.n	800457a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68b9      	ldr	r1, [r7, #8]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f000 fa16 	bl	80048e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	699a      	ldr	r2, [r3, #24]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699a      	ldr	r2, [r3, #24]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6999      	ldr	r1, [r3, #24]
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	021a      	lsls	r2, r3, #8
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	430a      	orrs	r2, r1
 80044ee:	619a      	str	r2, [r3, #24]
      break;
 80044f0:	e043      	b.n	800457a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68b9      	ldr	r1, [r7, #8]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 fa61 	bl	80049c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	69da      	ldr	r2, [r3, #28]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f042 0208 	orr.w	r2, r2, #8
 800450c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69da      	ldr	r2, [r3, #28]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 0204 	bic.w	r2, r2, #4
 800451c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	69d9      	ldr	r1, [r3, #28]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	691a      	ldr	r2, [r3, #16]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	61da      	str	r2, [r3, #28]
      break;
 8004530:	e023      	b.n	800457a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68b9      	ldr	r1, [r7, #8]
 8004538:	4618      	mov	r0, r3
 800453a:	f000 faab 	bl	8004a94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	69da      	ldr	r2, [r3, #28]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800454c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	69da      	ldr	r2, [r3, #28]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800455c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	69d9      	ldr	r1, [r3, #28]
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	021a      	lsls	r2, r3, #8
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	61da      	str	r2, [r3, #28]
      break;
 8004572:	e002      	b.n	800457a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	75fb      	strb	r3, [r7, #23]
      break;
 8004578:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004582:	7dfb      	ldrb	r3, [r7, #23]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004596:	2300      	movs	r3, #0
 8004598:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d101      	bne.n	80045a8 <HAL_TIM_ConfigClockSource+0x1c>
 80045a4:	2302      	movs	r3, #2
 80045a6:	e0b4      	b.n	8004712 <HAL_TIM_ConfigClockSource+0x186>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045e0:	d03e      	beq.n	8004660 <HAL_TIM_ConfigClockSource+0xd4>
 80045e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045e6:	f200 8087 	bhi.w	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 80045ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ee:	f000 8086 	beq.w	80046fe <HAL_TIM_ConfigClockSource+0x172>
 80045f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f6:	d87f      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 80045f8:	2b70      	cmp	r3, #112	; 0x70
 80045fa:	d01a      	beq.n	8004632 <HAL_TIM_ConfigClockSource+0xa6>
 80045fc:	2b70      	cmp	r3, #112	; 0x70
 80045fe:	d87b      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004600:	2b60      	cmp	r3, #96	; 0x60
 8004602:	d050      	beq.n	80046a6 <HAL_TIM_ConfigClockSource+0x11a>
 8004604:	2b60      	cmp	r3, #96	; 0x60
 8004606:	d877      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004608:	2b50      	cmp	r3, #80	; 0x50
 800460a:	d03c      	beq.n	8004686 <HAL_TIM_ConfigClockSource+0xfa>
 800460c:	2b50      	cmp	r3, #80	; 0x50
 800460e:	d873      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004610:	2b40      	cmp	r3, #64	; 0x40
 8004612:	d058      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0x13a>
 8004614:	2b40      	cmp	r3, #64	; 0x40
 8004616:	d86f      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004618:	2b30      	cmp	r3, #48	; 0x30
 800461a:	d064      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15a>
 800461c:	2b30      	cmp	r3, #48	; 0x30
 800461e:	d86b      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004620:	2b20      	cmp	r3, #32
 8004622:	d060      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004624:	2b20      	cmp	r3, #32
 8004626:	d867      	bhi.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004628:	2b00      	cmp	r3, #0
 800462a:	d05c      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15a>
 800462c:	2b10      	cmp	r3, #16
 800462e:	d05a      	beq.n	80046e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004630:	e062      	b.n	80046f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6818      	ldr	r0, [r3, #0]
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	6899      	ldr	r1, [r3, #8]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685a      	ldr	r2, [r3, #4]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f000 faf1 	bl	8004c28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004654:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	609a      	str	r2, [r3, #8]
      break;
 800465e:	e04f      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6818      	ldr	r0, [r3, #0]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	6899      	ldr	r1, [r3, #8]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685a      	ldr	r2, [r3, #4]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f000 fada 	bl	8004c28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004682:	609a      	str	r2, [r3, #8]
      break;
 8004684:	e03c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6818      	ldr	r0, [r3, #0]
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	6859      	ldr	r1, [r3, #4]
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	461a      	mov	r2, r3
 8004694:	f000 fa4e 	bl	8004b34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2150      	movs	r1, #80	; 0x50
 800469e:	4618      	mov	r0, r3
 80046a0:	f000 faa7 	bl	8004bf2 <TIM_ITRx_SetConfig>
      break;
 80046a4:	e02c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6818      	ldr	r0, [r3, #0]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6859      	ldr	r1, [r3, #4]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	461a      	mov	r2, r3
 80046b4:	f000 fa6d 	bl	8004b92 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2160      	movs	r1, #96	; 0x60
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fa97 	bl	8004bf2 <TIM_ITRx_SetConfig>
      break;
 80046c4:	e01c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6859      	ldr	r1, [r3, #4]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	461a      	mov	r2, r3
 80046d4:	f000 fa2e 	bl	8004b34 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2140      	movs	r1, #64	; 0x40
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 fa87 	bl	8004bf2 <TIM_ITRx_SetConfig>
      break;
 80046e4:	e00c      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4619      	mov	r1, r3
 80046f0:	4610      	mov	r0, r2
 80046f2:	f000 fa7e 	bl	8004bf2 <TIM_ITRx_SetConfig>
      break;
 80046f6:	e003      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	73fb      	strb	r3, [r7, #15]
      break;
 80046fc:	e000      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80046fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004710:	7bfb      	ldrb	r3, [r7, #15]
}
 8004712:	4618      	mov	r0, r3
 8004714:	3710      	adds	r7, #16
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a34      	ldr	r2, [pc, #208]	; (8004800 <TIM_Base_SetConfig+0xe4>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d00f      	beq.n	8004754 <TIM_Base_SetConfig+0x38>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800473a:	d00b      	beq.n	8004754 <TIM_Base_SetConfig+0x38>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a31      	ldr	r2, [pc, #196]	; (8004804 <TIM_Base_SetConfig+0xe8>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d007      	beq.n	8004754 <TIM_Base_SetConfig+0x38>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a30      	ldr	r2, [pc, #192]	; (8004808 <TIM_Base_SetConfig+0xec>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d003      	beq.n	8004754 <TIM_Base_SetConfig+0x38>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a2f      	ldr	r2, [pc, #188]	; (800480c <TIM_Base_SetConfig+0xf0>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d108      	bne.n	8004766 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800475a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a25      	ldr	r2, [pc, #148]	; (8004800 <TIM_Base_SetConfig+0xe4>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d01b      	beq.n	80047a6 <TIM_Base_SetConfig+0x8a>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004774:	d017      	beq.n	80047a6 <TIM_Base_SetConfig+0x8a>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a22      	ldr	r2, [pc, #136]	; (8004804 <TIM_Base_SetConfig+0xe8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d013      	beq.n	80047a6 <TIM_Base_SetConfig+0x8a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a21      	ldr	r2, [pc, #132]	; (8004808 <TIM_Base_SetConfig+0xec>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d00f      	beq.n	80047a6 <TIM_Base_SetConfig+0x8a>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a20      	ldr	r2, [pc, #128]	; (800480c <TIM_Base_SetConfig+0xf0>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d00b      	beq.n	80047a6 <TIM_Base_SetConfig+0x8a>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a1f      	ldr	r2, [pc, #124]	; (8004810 <TIM_Base_SetConfig+0xf4>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d007      	beq.n	80047a6 <TIM_Base_SetConfig+0x8a>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a1e      	ldr	r2, [pc, #120]	; (8004814 <TIM_Base_SetConfig+0xf8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d003      	beq.n	80047a6 <TIM_Base_SetConfig+0x8a>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a1d      	ldr	r2, [pc, #116]	; (8004818 <TIM_Base_SetConfig+0xfc>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d108      	bne.n	80047b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4a08      	ldr	r2, [pc, #32]	; (8004800 <TIM_Base_SetConfig+0xe4>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d103      	bne.n	80047ec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	691a      	ldr	r2, [r3, #16]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	615a      	str	r2, [r3, #20]
}
 80047f2:	bf00      	nop
 80047f4:	3714      	adds	r7, #20
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40010000 	.word	0x40010000
 8004804:	40000400 	.word	0x40000400
 8004808:	40000800 	.word	0x40000800
 800480c:	40000c00 	.word	0x40000c00
 8004810:	40014000 	.word	0x40014000
 8004814:	40014400 	.word	0x40014400
 8004818:	40014800 	.word	0x40014800

0800481c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	f023 0201 	bic.w	r2, r3, #1
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800484a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f023 0303 	bic.w	r3, r3, #3
 8004852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	4313      	orrs	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f023 0302 	bic.w	r3, r3, #2
 8004864:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	697a      	ldr	r2, [r7, #20]
 800486c:	4313      	orrs	r3, r2
 800486e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a1c      	ldr	r2, [pc, #112]	; (80048e4 <TIM_OC1_SetConfig+0xc8>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d10c      	bne.n	8004892 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	f023 0308 	bic.w	r3, r3, #8
 800487e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	4313      	orrs	r3, r2
 8004888:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f023 0304 	bic.w	r3, r3, #4
 8004890:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a13      	ldr	r2, [pc, #76]	; (80048e4 <TIM_OC1_SetConfig+0xc8>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d111      	bne.n	80048be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	621a      	str	r2, [r3, #32]
}
 80048d8:	bf00      	nop
 80048da:	371c      	adds	r7, #28
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr
 80048e4:	40010000 	.word	0x40010000

080048e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	f023 0210 	bic.w	r2, r3, #16
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800491e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	021b      	lsls	r3, r3, #8
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	4313      	orrs	r3, r2
 800492a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	f023 0320 	bic.w	r3, r3, #32
 8004932:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	011b      	lsls	r3, r3, #4
 800493a:	697a      	ldr	r2, [r7, #20]
 800493c:	4313      	orrs	r3, r2
 800493e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a1e      	ldr	r2, [pc, #120]	; (80049bc <TIM_OC2_SetConfig+0xd4>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d10d      	bne.n	8004964 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800494e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	4313      	orrs	r3, r2
 800495a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004962:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a15      	ldr	r2, [pc, #84]	; (80049bc <TIM_OC2_SetConfig+0xd4>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d113      	bne.n	8004994 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004972:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800497a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	4313      	orrs	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	621a      	str	r2, [r3, #32]
}
 80049ae:	bf00      	nop
 80049b0:	371c      	adds	r7, #28
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40010000 	.word	0x40010000

080049c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f023 0303 	bic.w	r3, r3, #3
 80049f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	021b      	lsls	r3, r3, #8
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a1d      	ldr	r2, [pc, #116]	; (8004a90 <TIM_OC3_SetConfig+0xd0>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d10d      	bne.n	8004a3a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	021b      	lsls	r3, r3, #8
 8004a2c:	697a      	ldr	r2, [r7, #20]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a14      	ldr	r2, [pc, #80]	; (8004a90 <TIM_OC3_SetConfig+0xd0>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d113      	bne.n	8004a6a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685a      	ldr	r2, [r3, #4]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	621a      	str	r2, [r3, #32]
}
 8004a84:	bf00      	nop
 8004a86:	371c      	adds	r7, #28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr
 8004a90:	40010000 	.word	0x40010000

08004a94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ade:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	031b      	lsls	r3, r3, #12
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a10      	ldr	r2, [pc, #64]	; (8004b30 <TIM_OC4_SetConfig+0x9c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d109      	bne.n	8004b08 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004afa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	019b      	lsls	r3, r3, #6
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	621a      	str	r2, [r3, #32]
}
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40010000 	.word	0x40010000

08004b34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b087      	sub	sp, #28
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	f023 0201 	bic.w	r2, r3, #1
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	011b      	lsls	r3, r3, #4
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f023 030a 	bic.w	r3, r3, #10
 8004b70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	693a      	ldr	r2, [r7, #16]
 8004b7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	621a      	str	r2, [r3, #32]
}
 8004b86:	bf00      	nop
 8004b88:	371c      	adds	r7, #28
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b087      	sub	sp, #28
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	60f8      	str	r0, [r7, #12]
 8004b9a:	60b9      	str	r1, [r7, #8]
 8004b9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6a1b      	ldr	r3, [r3, #32]
 8004ba2:	f023 0210 	bic.w	r2, r3, #16
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004bbc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	031b      	lsls	r3, r3, #12
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004bce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	621a      	str	r2, [r3, #32]
}
 8004be6:	bf00      	nop
 8004be8:	371c      	adds	r7, #28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b085      	sub	sp, #20
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
 8004bfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	f043 0307 	orr.w	r3, r3, #7
 8004c14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	609a      	str	r2, [r3, #8]
}
 8004c1c:	bf00      	nop
 8004c1e:	3714      	adds	r7, #20
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	021a      	lsls	r2, r3, #8
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	609a      	str	r2, [r3, #8]
}
 8004c5c:	bf00      	nop
 8004c5e:	371c      	adds	r7, #28
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	f003 031f 	and.w	r3, r3, #31
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6a1a      	ldr	r2, [r3, #32]
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	43db      	mvns	r3, r3
 8004c8a:	401a      	ands	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6a1a      	ldr	r2, [r3, #32]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	f003 031f 	and.w	r3, r3, #31
 8004c9a:	6879      	ldr	r1, [r7, #4]
 8004c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca0:	431a      	orrs	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	621a      	str	r2, [r3, #32]
}
 8004ca6:	bf00      	nop
 8004ca8:	371c      	adds	r7, #28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
	...

08004cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e050      	b.n	8004d6e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a1c      	ldr	r2, [pc, #112]	; (8004d7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d018      	beq.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d18:	d013      	beq.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a18      	ldr	r2, [pc, #96]	; (8004d80 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00e      	beq.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a16      	ldr	r2, [pc, #88]	; (8004d84 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d009      	beq.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a15      	ldr	r2, [pc, #84]	; (8004d88 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d004      	beq.n	8004d42 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a13      	ldr	r2, [pc, #76]	; (8004d8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d10c      	bne.n	8004d5c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	68ba      	ldr	r2, [r7, #8]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68ba      	ldr	r2, [r7, #8]
 8004d5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3714      	adds	r7, #20
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	40010000 	.word	0x40010000
 8004d80:	40000400 	.word	0x40000400
 8004d84:	40000800 	.word	0x40000800
 8004d88:	40000c00 	.word	0x40000c00
 8004d8c:	40014000 	.word	0x40014000

08004d90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e03d      	b.n	8004e28 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3714      	adds	r7, #20
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e03f      	b.n	8004ec6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d106      	bne.n	8004e60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f7fc ffb4 	bl	8001dc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2224      	movs	r2, #36	; 0x24
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 f929 	bl	80050d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	691a      	ldr	r2, [r3, #16]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	695a      	ldr	r2, [r3, #20]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004eac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2220      	movs	r2, #32
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}

08004ece <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ece:	b580      	push	{r7, lr}
 8004ed0:	b08a      	sub	sp, #40	; 0x28
 8004ed2:	af02      	add	r7, sp, #8
 8004ed4:	60f8      	str	r0, [r7, #12]
 8004ed6:	60b9      	str	r1, [r7, #8]
 8004ed8:	603b      	str	r3, [r7, #0]
 8004eda:	4613      	mov	r3, r2
 8004edc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b20      	cmp	r3, #32
 8004eec:	d17c      	bne.n	8004fe8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d002      	beq.n	8004efa <HAL_UART_Transmit+0x2c>
 8004ef4:	88fb      	ldrh	r3, [r7, #6]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e075      	b.n	8004fea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d101      	bne.n	8004f0c <HAL_UART_Transmit+0x3e>
 8004f08:	2302      	movs	r3, #2
 8004f0a:	e06e      	b.n	8004fea <HAL_UART_Transmit+0x11c>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2221      	movs	r2, #33	; 0x21
 8004f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f22:	f7fd f93f 	bl	80021a4 <HAL_GetTick>
 8004f26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	88fa      	ldrh	r2, [r7, #6]
 8004f2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	88fa      	ldrh	r2, [r7, #6]
 8004f32:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f3c:	d108      	bne.n	8004f50 <HAL_UART_Transmit+0x82>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d104      	bne.n	8004f50 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004f46:	2300      	movs	r3, #0
 8004f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	61bb      	str	r3, [r7, #24]
 8004f4e:	e003      	b.n	8004f58 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f54:	2300      	movs	r3, #0
 8004f56:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004f60:	e02a      	b.n	8004fb8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2180      	movs	r1, #128	; 0x80
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 f840 	bl	8004ff2 <UART_WaitOnFlagUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e036      	b.n	8004fea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	881b      	ldrh	r3, [r3, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	3302      	adds	r3, #2
 8004f96:	61bb      	str	r3, [r7, #24]
 8004f98:	e007      	b.n	8004faa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	781a      	ldrb	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1cf      	bne.n	8004f62 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	2140      	movs	r1, #64	; 0x40
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 f810 	bl	8004ff2 <UART_WaitOnFlagUntilTimeout>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d001      	beq.n	8004fdc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e006      	b.n	8004fea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2220      	movs	r2, #32
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	e000      	b.n	8004fea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004fe8:	2302      	movs	r3, #2
  }
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3720      	adds	r7, #32
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ff2:	b580      	push	{r7, lr}
 8004ff4:	b090      	sub	sp, #64	; 0x40
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	60b9      	str	r1, [r7, #8]
 8004ffc:	603b      	str	r3, [r7, #0]
 8004ffe:	4613      	mov	r3, r2
 8005000:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005002:	e050      	b.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005004:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005006:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800500a:	d04c      	beq.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800500c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800500e:	2b00      	cmp	r3, #0
 8005010:	d007      	beq.n	8005022 <UART_WaitOnFlagUntilTimeout+0x30>
 8005012:	f7fd f8c7 	bl	80021a4 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800501e:	429a      	cmp	r2, r3
 8005020:	d241      	bcs.n	80050a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	330c      	adds	r3, #12
 8005028:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800502c:	e853 3f00 	ldrex	r3, [r3]
 8005030:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005034:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005038:	63fb      	str	r3, [r7, #60]	; 0x3c
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	330c      	adds	r3, #12
 8005040:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005042:	637a      	str	r2, [r7, #52]	; 0x34
 8005044:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005046:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005048:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800504a:	e841 2300 	strex	r3, r2, [r1]
 800504e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1e5      	bne.n	8005022 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3314      	adds	r3, #20
 800505c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	613b      	str	r3, [r7, #16]
   return(result);
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f023 0301 	bic.w	r3, r3, #1
 800506c:	63bb      	str	r3, [r7, #56]	; 0x38
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	3314      	adds	r3, #20
 8005074:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005076:	623a      	str	r2, [r7, #32]
 8005078:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507a:	69f9      	ldr	r1, [r7, #28]
 800507c:	6a3a      	ldr	r2, [r7, #32]
 800507e:	e841 2300 	strex	r3, r2, [r1]
 8005082:	61bb      	str	r3, [r7, #24]
   return(result);
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1e5      	bne.n	8005056 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2220      	movs	r2, #32
 800508e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2220      	movs	r2, #32
 8005096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e00f      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4013      	ands	r3, r2
 80050b0:	68ba      	ldr	r2, [r7, #8]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	bf0c      	ite	eq
 80050b6:	2301      	moveq	r3, #1
 80050b8:	2300      	movne	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	461a      	mov	r2, r3
 80050be:	79fb      	ldrb	r3, [r7, #7]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d09f      	beq.n	8005004 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3740      	adds	r7, #64	; 0x40
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
	...

080050d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d4:	b0c0      	sub	sp, #256	; 0x100
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80050e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ec:	68d9      	ldr	r1, [r3, #12]
 80050ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	ea40 0301 	orr.w	r3, r0, r1
 80050f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	431a      	orrs	r2, r3
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	431a      	orrs	r2, r3
 8005110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800511c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005128:	f021 010c 	bic.w	r1, r1, #12
 800512c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005136:	430b      	orrs	r3, r1
 8005138:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800513a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800514a:	6999      	ldr	r1, [r3, #24]
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	ea40 0301 	orr.w	r3, r0, r1
 8005156:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b8f      	ldr	r3, [pc, #572]	; (800539c <UART_SetConfig+0x2cc>)
 8005160:	429a      	cmp	r2, r3
 8005162:	d005      	beq.n	8005170 <UART_SetConfig+0xa0>
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b8d      	ldr	r3, [pc, #564]	; (80053a0 <UART_SetConfig+0x2d0>)
 800516c:	429a      	cmp	r2, r3
 800516e:	d104      	bne.n	800517a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005170:	f7fe ffde 	bl	8004130 <HAL_RCC_GetPCLK2Freq>
 8005174:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005178:	e003      	b.n	8005182 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800517a:	f7fe ffc5 	bl	8004108 <HAL_RCC_GetPCLK1Freq>
 800517e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800518c:	f040 810c 	bne.w	80053a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005190:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005194:	2200      	movs	r2, #0
 8005196:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800519a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800519e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80051a2:	4622      	mov	r2, r4
 80051a4:	462b      	mov	r3, r5
 80051a6:	1891      	adds	r1, r2, r2
 80051a8:	65b9      	str	r1, [r7, #88]	; 0x58
 80051aa:	415b      	adcs	r3, r3
 80051ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80051ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80051b2:	4621      	mov	r1, r4
 80051b4:	eb12 0801 	adds.w	r8, r2, r1
 80051b8:	4629      	mov	r1, r5
 80051ba:	eb43 0901 	adc.w	r9, r3, r1
 80051be:	f04f 0200 	mov.w	r2, #0
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051d2:	4690      	mov	r8, r2
 80051d4:	4699      	mov	r9, r3
 80051d6:	4623      	mov	r3, r4
 80051d8:	eb18 0303 	adds.w	r3, r8, r3
 80051dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80051e0:	462b      	mov	r3, r5
 80051e2:	eb49 0303 	adc.w	r3, r9, r3
 80051e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80051ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80051f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80051fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80051fe:	460b      	mov	r3, r1
 8005200:	18db      	adds	r3, r3, r3
 8005202:	653b      	str	r3, [r7, #80]	; 0x50
 8005204:	4613      	mov	r3, r2
 8005206:	eb42 0303 	adc.w	r3, r2, r3
 800520a:	657b      	str	r3, [r7, #84]	; 0x54
 800520c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005210:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005214:	f7fb fcf0 	bl	8000bf8 <__aeabi_uldivmod>
 8005218:	4602      	mov	r2, r0
 800521a:	460b      	mov	r3, r1
 800521c:	4b61      	ldr	r3, [pc, #388]	; (80053a4 <UART_SetConfig+0x2d4>)
 800521e:	fba3 2302 	umull	r2, r3, r3, r2
 8005222:	095b      	lsrs	r3, r3, #5
 8005224:	011c      	lsls	r4, r3, #4
 8005226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800522a:	2200      	movs	r2, #0
 800522c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005230:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005234:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005238:	4642      	mov	r2, r8
 800523a:	464b      	mov	r3, r9
 800523c:	1891      	adds	r1, r2, r2
 800523e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005240:	415b      	adcs	r3, r3
 8005242:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005244:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005248:	4641      	mov	r1, r8
 800524a:	eb12 0a01 	adds.w	sl, r2, r1
 800524e:	4649      	mov	r1, r9
 8005250:	eb43 0b01 	adc.w	fp, r3, r1
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005260:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005264:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005268:	4692      	mov	sl, r2
 800526a:	469b      	mov	fp, r3
 800526c:	4643      	mov	r3, r8
 800526e:	eb1a 0303 	adds.w	r3, sl, r3
 8005272:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005276:	464b      	mov	r3, r9
 8005278:	eb4b 0303 	adc.w	r3, fp, r3
 800527c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800528c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005290:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005294:	460b      	mov	r3, r1
 8005296:	18db      	adds	r3, r3, r3
 8005298:	643b      	str	r3, [r7, #64]	; 0x40
 800529a:	4613      	mov	r3, r2
 800529c:	eb42 0303 	adc.w	r3, r2, r3
 80052a0:	647b      	str	r3, [r7, #68]	; 0x44
 80052a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80052a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80052aa:	f7fb fca5 	bl	8000bf8 <__aeabi_uldivmod>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	4611      	mov	r1, r2
 80052b4:	4b3b      	ldr	r3, [pc, #236]	; (80053a4 <UART_SetConfig+0x2d4>)
 80052b6:	fba3 2301 	umull	r2, r3, r3, r1
 80052ba:	095b      	lsrs	r3, r3, #5
 80052bc:	2264      	movs	r2, #100	; 0x64
 80052be:	fb02 f303 	mul.w	r3, r2, r3
 80052c2:	1acb      	subs	r3, r1, r3
 80052c4:	00db      	lsls	r3, r3, #3
 80052c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80052ca:	4b36      	ldr	r3, [pc, #216]	; (80053a4 <UART_SetConfig+0x2d4>)
 80052cc:	fba3 2302 	umull	r2, r3, r3, r2
 80052d0:	095b      	lsrs	r3, r3, #5
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80052d8:	441c      	add	r4, r3
 80052da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052de:	2200      	movs	r2, #0
 80052e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80052e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80052e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80052ec:	4642      	mov	r2, r8
 80052ee:	464b      	mov	r3, r9
 80052f0:	1891      	adds	r1, r2, r2
 80052f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80052f4:	415b      	adcs	r3, r3
 80052f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80052fc:	4641      	mov	r1, r8
 80052fe:	1851      	adds	r1, r2, r1
 8005300:	6339      	str	r1, [r7, #48]	; 0x30
 8005302:	4649      	mov	r1, r9
 8005304:	414b      	adcs	r3, r1
 8005306:	637b      	str	r3, [r7, #52]	; 0x34
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005314:	4659      	mov	r1, fp
 8005316:	00cb      	lsls	r3, r1, #3
 8005318:	4651      	mov	r1, sl
 800531a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800531e:	4651      	mov	r1, sl
 8005320:	00ca      	lsls	r2, r1, #3
 8005322:	4610      	mov	r0, r2
 8005324:	4619      	mov	r1, r3
 8005326:	4603      	mov	r3, r0
 8005328:	4642      	mov	r2, r8
 800532a:	189b      	adds	r3, r3, r2
 800532c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005330:	464b      	mov	r3, r9
 8005332:	460a      	mov	r2, r1
 8005334:	eb42 0303 	adc.w	r3, r2, r3
 8005338:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800533c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005348:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800534c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005350:	460b      	mov	r3, r1
 8005352:	18db      	adds	r3, r3, r3
 8005354:	62bb      	str	r3, [r7, #40]	; 0x28
 8005356:	4613      	mov	r3, r2
 8005358:	eb42 0303 	adc.w	r3, r2, r3
 800535c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800535e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005362:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005366:	f7fb fc47 	bl	8000bf8 <__aeabi_uldivmod>
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	4b0d      	ldr	r3, [pc, #52]	; (80053a4 <UART_SetConfig+0x2d4>)
 8005370:	fba3 1302 	umull	r1, r3, r3, r2
 8005374:	095b      	lsrs	r3, r3, #5
 8005376:	2164      	movs	r1, #100	; 0x64
 8005378:	fb01 f303 	mul.w	r3, r1, r3
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	00db      	lsls	r3, r3, #3
 8005380:	3332      	adds	r3, #50	; 0x32
 8005382:	4a08      	ldr	r2, [pc, #32]	; (80053a4 <UART_SetConfig+0x2d4>)
 8005384:	fba2 2303 	umull	r2, r3, r2, r3
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	f003 0207 	and.w	r2, r3, #7
 800538e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4422      	add	r2, r4
 8005396:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005398:	e106      	b.n	80055a8 <UART_SetConfig+0x4d8>
 800539a:	bf00      	nop
 800539c:	40011000 	.word	0x40011000
 80053a0:	40011400 	.word	0x40011400
 80053a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053ac:	2200      	movs	r2, #0
 80053ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80053b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80053b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80053ba:	4642      	mov	r2, r8
 80053bc:	464b      	mov	r3, r9
 80053be:	1891      	adds	r1, r2, r2
 80053c0:	6239      	str	r1, [r7, #32]
 80053c2:	415b      	adcs	r3, r3
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
 80053c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053ca:	4641      	mov	r1, r8
 80053cc:	1854      	adds	r4, r2, r1
 80053ce:	4649      	mov	r1, r9
 80053d0:	eb43 0501 	adc.w	r5, r3, r1
 80053d4:	f04f 0200 	mov.w	r2, #0
 80053d8:	f04f 0300 	mov.w	r3, #0
 80053dc:	00eb      	lsls	r3, r5, #3
 80053de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053e2:	00e2      	lsls	r2, r4, #3
 80053e4:	4614      	mov	r4, r2
 80053e6:	461d      	mov	r5, r3
 80053e8:	4643      	mov	r3, r8
 80053ea:	18e3      	adds	r3, r4, r3
 80053ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80053f0:	464b      	mov	r3, r9
 80053f2:	eb45 0303 	adc.w	r3, r5, r3
 80053f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80053fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005406:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800540a:	f04f 0200 	mov.w	r2, #0
 800540e:	f04f 0300 	mov.w	r3, #0
 8005412:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005416:	4629      	mov	r1, r5
 8005418:	008b      	lsls	r3, r1, #2
 800541a:	4621      	mov	r1, r4
 800541c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005420:	4621      	mov	r1, r4
 8005422:	008a      	lsls	r2, r1, #2
 8005424:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005428:	f7fb fbe6 	bl	8000bf8 <__aeabi_uldivmod>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4b60      	ldr	r3, [pc, #384]	; (80055b4 <UART_SetConfig+0x4e4>)
 8005432:	fba3 2302 	umull	r2, r3, r3, r2
 8005436:	095b      	lsrs	r3, r3, #5
 8005438:	011c      	lsls	r4, r3, #4
 800543a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800543e:	2200      	movs	r2, #0
 8005440:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005444:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005448:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800544c:	4642      	mov	r2, r8
 800544e:	464b      	mov	r3, r9
 8005450:	1891      	adds	r1, r2, r2
 8005452:	61b9      	str	r1, [r7, #24]
 8005454:	415b      	adcs	r3, r3
 8005456:	61fb      	str	r3, [r7, #28]
 8005458:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800545c:	4641      	mov	r1, r8
 800545e:	1851      	adds	r1, r2, r1
 8005460:	6139      	str	r1, [r7, #16]
 8005462:	4649      	mov	r1, r9
 8005464:	414b      	adcs	r3, r1
 8005466:	617b      	str	r3, [r7, #20]
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	f04f 0300 	mov.w	r3, #0
 8005470:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005474:	4659      	mov	r1, fp
 8005476:	00cb      	lsls	r3, r1, #3
 8005478:	4651      	mov	r1, sl
 800547a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800547e:	4651      	mov	r1, sl
 8005480:	00ca      	lsls	r2, r1, #3
 8005482:	4610      	mov	r0, r2
 8005484:	4619      	mov	r1, r3
 8005486:	4603      	mov	r3, r0
 8005488:	4642      	mov	r2, r8
 800548a:	189b      	adds	r3, r3, r2
 800548c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005490:	464b      	mov	r3, r9
 8005492:	460a      	mov	r2, r1
 8005494:	eb42 0303 	adc.w	r3, r2, r3
 8005498:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80054a6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80054a8:	f04f 0200 	mov.w	r2, #0
 80054ac:	f04f 0300 	mov.w	r3, #0
 80054b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80054b4:	4649      	mov	r1, r9
 80054b6:	008b      	lsls	r3, r1, #2
 80054b8:	4641      	mov	r1, r8
 80054ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054be:	4641      	mov	r1, r8
 80054c0:	008a      	lsls	r2, r1, #2
 80054c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80054c6:	f7fb fb97 	bl	8000bf8 <__aeabi_uldivmod>
 80054ca:	4602      	mov	r2, r0
 80054cc:	460b      	mov	r3, r1
 80054ce:	4611      	mov	r1, r2
 80054d0:	4b38      	ldr	r3, [pc, #224]	; (80055b4 <UART_SetConfig+0x4e4>)
 80054d2:	fba3 2301 	umull	r2, r3, r3, r1
 80054d6:	095b      	lsrs	r3, r3, #5
 80054d8:	2264      	movs	r2, #100	; 0x64
 80054da:	fb02 f303 	mul.w	r3, r2, r3
 80054de:	1acb      	subs	r3, r1, r3
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	3332      	adds	r3, #50	; 0x32
 80054e4:	4a33      	ldr	r2, [pc, #204]	; (80055b4 <UART_SetConfig+0x4e4>)
 80054e6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054f0:	441c      	add	r4, r3
 80054f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054f6:	2200      	movs	r2, #0
 80054f8:	673b      	str	r3, [r7, #112]	; 0x70
 80054fa:	677a      	str	r2, [r7, #116]	; 0x74
 80054fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005500:	4642      	mov	r2, r8
 8005502:	464b      	mov	r3, r9
 8005504:	1891      	adds	r1, r2, r2
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	415b      	adcs	r3, r3
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005510:	4641      	mov	r1, r8
 8005512:	1851      	adds	r1, r2, r1
 8005514:	6039      	str	r1, [r7, #0]
 8005516:	4649      	mov	r1, r9
 8005518:	414b      	adcs	r3, r1
 800551a:	607b      	str	r3, [r7, #4]
 800551c:	f04f 0200 	mov.w	r2, #0
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005528:	4659      	mov	r1, fp
 800552a:	00cb      	lsls	r3, r1, #3
 800552c:	4651      	mov	r1, sl
 800552e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005532:	4651      	mov	r1, sl
 8005534:	00ca      	lsls	r2, r1, #3
 8005536:	4610      	mov	r0, r2
 8005538:	4619      	mov	r1, r3
 800553a:	4603      	mov	r3, r0
 800553c:	4642      	mov	r2, r8
 800553e:	189b      	adds	r3, r3, r2
 8005540:	66bb      	str	r3, [r7, #104]	; 0x68
 8005542:	464b      	mov	r3, r9
 8005544:	460a      	mov	r2, r1
 8005546:	eb42 0303 	adc.w	r3, r2, r3
 800554a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	663b      	str	r3, [r7, #96]	; 0x60
 8005556:	667a      	str	r2, [r7, #100]	; 0x64
 8005558:	f04f 0200 	mov.w	r2, #0
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005564:	4649      	mov	r1, r9
 8005566:	008b      	lsls	r3, r1, #2
 8005568:	4641      	mov	r1, r8
 800556a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800556e:	4641      	mov	r1, r8
 8005570:	008a      	lsls	r2, r1, #2
 8005572:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005576:	f7fb fb3f 	bl	8000bf8 <__aeabi_uldivmod>
 800557a:	4602      	mov	r2, r0
 800557c:	460b      	mov	r3, r1
 800557e:	4b0d      	ldr	r3, [pc, #52]	; (80055b4 <UART_SetConfig+0x4e4>)
 8005580:	fba3 1302 	umull	r1, r3, r3, r2
 8005584:	095b      	lsrs	r3, r3, #5
 8005586:	2164      	movs	r1, #100	; 0x64
 8005588:	fb01 f303 	mul.w	r3, r1, r3
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	3332      	adds	r3, #50	; 0x32
 8005592:	4a08      	ldr	r2, [pc, #32]	; (80055b4 <UART_SetConfig+0x4e4>)
 8005594:	fba2 2303 	umull	r2, r3, r2, r3
 8005598:	095b      	lsrs	r3, r3, #5
 800559a:	f003 020f 	and.w	r2, r3, #15
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4422      	add	r2, r4
 80055a6:	609a      	str	r2, [r3, #8]
}
 80055a8:	bf00      	nop
 80055aa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80055ae:	46bd      	mov	sp, r7
 80055b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055b4:	51eb851f 	.word	0x51eb851f

080055b8 <__cvt>:
 80055b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055bc:	ec55 4b10 	vmov	r4, r5, d0
 80055c0:	2d00      	cmp	r5, #0
 80055c2:	460e      	mov	r6, r1
 80055c4:	4619      	mov	r1, r3
 80055c6:	462b      	mov	r3, r5
 80055c8:	bfbb      	ittet	lt
 80055ca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80055ce:	461d      	movlt	r5, r3
 80055d0:	2300      	movge	r3, #0
 80055d2:	232d      	movlt	r3, #45	; 0x2d
 80055d4:	700b      	strb	r3, [r1, #0]
 80055d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80055dc:	4691      	mov	r9, r2
 80055de:	f023 0820 	bic.w	r8, r3, #32
 80055e2:	bfbc      	itt	lt
 80055e4:	4622      	movlt	r2, r4
 80055e6:	4614      	movlt	r4, r2
 80055e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055ec:	d005      	beq.n	80055fa <__cvt+0x42>
 80055ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80055f2:	d100      	bne.n	80055f6 <__cvt+0x3e>
 80055f4:	3601      	adds	r6, #1
 80055f6:	2102      	movs	r1, #2
 80055f8:	e000      	b.n	80055fc <__cvt+0x44>
 80055fa:	2103      	movs	r1, #3
 80055fc:	ab03      	add	r3, sp, #12
 80055fe:	9301      	str	r3, [sp, #4]
 8005600:	ab02      	add	r3, sp, #8
 8005602:	9300      	str	r3, [sp, #0]
 8005604:	ec45 4b10 	vmov	d0, r4, r5
 8005608:	4653      	mov	r3, sl
 800560a:	4632      	mov	r2, r6
 800560c:	f000 fe68 	bl	80062e0 <_dtoa_r>
 8005610:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005614:	4607      	mov	r7, r0
 8005616:	d102      	bne.n	800561e <__cvt+0x66>
 8005618:	f019 0f01 	tst.w	r9, #1
 800561c:	d022      	beq.n	8005664 <__cvt+0xac>
 800561e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005622:	eb07 0906 	add.w	r9, r7, r6
 8005626:	d110      	bne.n	800564a <__cvt+0x92>
 8005628:	783b      	ldrb	r3, [r7, #0]
 800562a:	2b30      	cmp	r3, #48	; 0x30
 800562c:	d10a      	bne.n	8005644 <__cvt+0x8c>
 800562e:	2200      	movs	r2, #0
 8005630:	2300      	movs	r3, #0
 8005632:	4620      	mov	r0, r4
 8005634:	4629      	mov	r1, r5
 8005636:	f7fb fa4f 	bl	8000ad8 <__aeabi_dcmpeq>
 800563a:	b918      	cbnz	r0, 8005644 <__cvt+0x8c>
 800563c:	f1c6 0601 	rsb	r6, r6, #1
 8005640:	f8ca 6000 	str.w	r6, [sl]
 8005644:	f8da 3000 	ldr.w	r3, [sl]
 8005648:	4499      	add	r9, r3
 800564a:	2200      	movs	r2, #0
 800564c:	2300      	movs	r3, #0
 800564e:	4620      	mov	r0, r4
 8005650:	4629      	mov	r1, r5
 8005652:	f7fb fa41 	bl	8000ad8 <__aeabi_dcmpeq>
 8005656:	b108      	cbz	r0, 800565c <__cvt+0xa4>
 8005658:	f8cd 900c 	str.w	r9, [sp, #12]
 800565c:	2230      	movs	r2, #48	; 0x30
 800565e:	9b03      	ldr	r3, [sp, #12]
 8005660:	454b      	cmp	r3, r9
 8005662:	d307      	bcc.n	8005674 <__cvt+0xbc>
 8005664:	9b03      	ldr	r3, [sp, #12]
 8005666:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005668:	1bdb      	subs	r3, r3, r7
 800566a:	4638      	mov	r0, r7
 800566c:	6013      	str	r3, [r2, #0]
 800566e:	b004      	add	sp, #16
 8005670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005674:	1c59      	adds	r1, r3, #1
 8005676:	9103      	str	r1, [sp, #12]
 8005678:	701a      	strb	r2, [r3, #0]
 800567a:	e7f0      	b.n	800565e <__cvt+0xa6>

0800567c <__exponent>:
 800567c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800567e:	4603      	mov	r3, r0
 8005680:	2900      	cmp	r1, #0
 8005682:	bfb8      	it	lt
 8005684:	4249      	neglt	r1, r1
 8005686:	f803 2b02 	strb.w	r2, [r3], #2
 800568a:	bfb4      	ite	lt
 800568c:	222d      	movlt	r2, #45	; 0x2d
 800568e:	222b      	movge	r2, #43	; 0x2b
 8005690:	2909      	cmp	r1, #9
 8005692:	7042      	strb	r2, [r0, #1]
 8005694:	dd2a      	ble.n	80056ec <__exponent+0x70>
 8005696:	f10d 0207 	add.w	r2, sp, #7
 800569a:	4617      	mov	r7, r2
 800569c:	260a      	movs	r6, #10
 800569e:	4694      	mov	ip, r2
 80056a0:	fb91 f5f6 	sdiv	r5, r1, r6
 80056a4:	fb06 1415 	mls	r4, r6, r5, r1
 80056a8:	3430      	adds	r4, #48	; 0x30
 80056aa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80056ae:	460c      	mov	r4, r1
 80056b0:	2c63      	cmp	r4, #99	; 0x63
 80056b2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80056b6:	4629      	mov	r1, r5
 80056b8:	dcf1      	bgt.n	800569e <__exponent+0x22>
 80056ba:	3130      	adds	r1, #48	; 0x30
 80056bc:	f1ac 0402 	sub.w	r4, ip, #2
 80056c0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80056c4:	1c41      	adds	r1, r0, #1
 80056c6:	4622      	mov	r2, r4
 80056c8:	42ba      	cmp	r2, r7
 80056ca:	d30a      	bcc.n	80056e2 <__exponent+0x66>
 80056cc:	f10d 0209 	add.w	r2, sp, #9
 80056d0:	eba2 020c 	sub.w	r2, r2, ip
 80056d4:	42bc      	cmp	r4, r7
 80056d6:	bf88      	it	hi
 80056d8:	2200      	movhi	r2, #0
 80056da:	4413      	add	r3, r2
 80056dc:	1a18      	subs	r0, r3, r0
 80056de:	b003      	add	sp, #12
 80056e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056e2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80056e6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80056ea:	e7ed      	b.n	80056c8 <__exponent+0x4c>
 80056ec:	2330      	movs	r3, #48	; 0x30
 80056ee:	3130      	adds	r1, #48	; 0x30
 80056f0:	7083      	strb	r3, [r0, #2]
 80056f2:	70c1      	strb	r1, [r0, #3]
 80056f4:	1d03      	adds	r3, r0, #4
 80056f6:	e7f1      	b.n	80056dc <__exponent+0x60>

080056f8 <_printf_float>:
 80056f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056fc:	ed2d 8b02 	vpush	{d8}
 8005700:	b08d      	sub	sp, #52	; 0x34
 8005702:	460c      	mov	r4, r1
 8005704:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005708:	4616      	mov	r6, r2
 800570a:	461f      	mov	r7, r3
 800570c:	4605      	mov	r5, r0
 800570e:	f000 fce7 	bl	80060e0 <_localeconv_r>
 8005712:	f8d0 a000 	ldr.w	sl, [r0]
 8005716:	4650      	mov	r0, sl
 8005718:	f7fa fdb2 	bl	8000280 <strlen>
 800571c:	2300      	movs	r3, #0
 800571e:	930a      	str	r3, [sp, #40]	; 0x28
 8005720:	6823      	ldr	r3, [r4, #0]
 8005722:	9305      	str	r3, [sp, #20]
 8005724:	f8d8 3000 	ldr.w	r3, [r8]
 8005728:	f894 b018 	ldrb.w	fp, [r4, #24]
 800572c:	3307      	adds	r3, #7
 800572e:	f023 0307 	bic.w	r3, r3, #7
 8005732:	f103 0208 	add.w	r2, r3, #8
 8005736:	f8c8 2000 	str.w	r2, [r8]
 800573a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800573e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005742:	9307      	str	r3, [sp, #28]
 8005744:	f8cd 8018 	str.w	r8, [sp, #24]
 8005748:	ee08 0a10 	vmov	s16, r0
 800574c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005750:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005754:	4b9e      	ldr	r3, [pc, #632]	; (80059d0 <_printf_float+0x2d8>)
 8005756:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800575a:	f7fb f9ef 	bl	8000b3c <__aeabi_dcmpun>
 800575e:	bb88      	cbnz	r0, 80057c4 <_printf_float+0xcc>
 8005760:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005764:	4b9a      	ldr	r3, [pc, #616]	; (80059d0 <_printf_float+0x2d8>)
 8005766:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800576a:	f7fb f9c9 	bl	8000b00 <__aeabi_dcmple>
 800576e:	bb48      	cbnz	r0, 80057c4 <_printf_float+0xcc>
 8005770:	2200      	movs	r2, #0
 8005772:	2300      	movs	r3, #0
 8005774:	4640      	mov	r0, r8
 8005776:	4649      	mov	r1, r9
 8005778:	f7fb f9b8 	bl	8000aec <__aeabi_dcmplt>
 800577c:	b110      	cbz	r0, 8005784 <_printf_float+0x8c>
 800577e:	232d      	movs	r3, #45	; 0x2d
 8005780:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005784:	4a93      	ldr	r2, [pc, #588]	; (80059d4 <_printf_float+0x2dc>)
 8005786:	4b94      	ldr	r3, [pc, #592]	; (80059d8 <_printf_float+0x2e0>)
 8005788:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800578c:	bf94      	ite	ls
 800578e:	4690      	movls	r8, r2
 8005790:	4698      	movhi	r8, r3
 8005792:	2303      	movs	r3, #3
 8005794:	6123      	str	r3, [r4, #16]
 8005796:	9b05      	ldr	r3, [sp, #20]
 8005798:	f023 0304 	bic.w	r3, r3, #4
 800579c:	6023      	str	r3, [r4, #0]
 800579e:	f04f 0900 	mov.w	r9, #0
 80057a2:	9700      	str	r7, [sp, #0]
 80057a4:	4633      	mov	r3, r6
 80057a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80057a8:	4621      	mov	r1, r4
 80057aa:	4628      	mov	r0, r5
 80057ac:	f000 f9da 	bl	8005b64 <_printf_common>
 80057b0:	3001      	adds	r0, #1
 80057b2:	f040 8090 	bne.w	80058d6 <_printf_float+0x1de>
 80057b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057ba:	b00d      	add	sp, #52	; 0x34
 80057bc:	ecbd 8b02 	vpop	{d8}
 80057c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057c4:	4642      	mov	r2, r8
 80057c6:	464b      	mov	r3, r9
 80057c8:	4640      	mov	r0, r8
 80057ca:	4649      	mov	r1, r9
 80057cc:	f7fb f9b6 	bl	8000b3c <__aeabi_dcmpun>
 80057d0:	b140      	cbz	r0, 80057e4 <_printf_float+0xec>
 80057d2:	464b      	mov	r3, r9
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	bfbc      	itt	lt
 80057d8:	232d      	movlt	r3, #45	; 0x2d
 80057da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80057de:	4a7f      	ldr	r2, [pc, #508]	; (80059dc <_printf_float+0x2e4>)
 80057e0:	4b7f      	ldr	r3, [pc, #508]	; (80059e0 <_printf_float+0x2e8>)
 80057e2:	e7d1      	b.n	8005788 <_printf_float+0x90>
 80057e4:	6863      	ldr	r3, [r4, #4]
 80057e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80057ea:	9206      	str	r2, [sp, #24]
 80057ec:	1c5a      	adds	r2, r3, #1
 80057ee:	d13f      	bne.n	8005870 <_printf_float+0x178>
 80057f0:	2306      	movs	r3, #6
 80057f2:	6063      	str	r3, [r4, #4]
 80057f4:	9b05      	ldr	r3, [sp, #20]
 80057f6:	6861      	ldr	r1, [r4, #4]
 80057f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80057fc:	2300      	movs	r3, #0
 80057fe:	9303      	str	r3, [sp, #12]
 8005800:	ab0a      	add	r3, sp, #40	; 0x28
 8005802:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005806:	ab09      	add	r3, sp, #36	; 0x24
 8005808:	ec49 8b10 	vmov	d0, r8, r9
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	6022      	str	r2, [r4, #0]
 8005810:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005814:	4628      	mov	r0, r5
 8005816:	f7ff fecf 	bl	80055b8 <__cvt>
 800581a:	9b06      	ldr	r3, [sp, #24]
 800581c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800581e:	2b47      	cmp	r3, #71	; 0x47
 8005820:	4680      	mov	r8, r0
 8005822:	d108      	bne.n	8005836 <_printf_float+0x13e>
 8005824:	1cc8      	adds	r0, r1, #3
 8005826:	db02      	blt.n	800582e <_printf_float+0x136>
 8005828:	6863      	ldr	r3, [r4, #4]
 800582a:	4299      	cmp	r1, r3
 800582c:	dd41      	ble.n	80058b2 <_printf_float+0x1ba>
 800582e:	f1ab 0302 	sub.w	r3, fp, #2
 8005832:	fa5f fb83 	uxtb.w	fp, r3
 8005836:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800583a:	d820      	bhi.n	800587e <_printf_float+0x186>
 800583c:	3901      	subs	r1, #1
 800583e:	465a      	mov	r2, fp
 8005840:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005844:	9109      	str	r1, [sp, #36]	; 0x24
 8005846:	f7ff ff19 	bl	800567c <__exponent>
 800584a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800584c:	1813      	adds	r3, r2, r0
 800584e:	2a01      	cmp	r2, #1
 8005850:	4681      	mov	r9, r0
 8005852:	6123      	str	r3, [r4, #16]
 8005854:	dc02      	bgt.n	800585c <_printf_float+0x164>
 8005856:	6822      	ldr	r2, [r4, #0]
 8005858:	07d2      	lsls	r2, r2, #31
 800585a:	d501      	bpl.n	8005860 <_printf_float+0x168>
 800585c:	3301      	adds	r3, #1
 800585e:	6123      	str	r3, [r4, #16]
 8005860:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005864:	2b00      	cmp	r3, #0
 8005866:	d09c      	beq.n	80057a2 <_printf_float+0xaa>
 8005868:	232d      	movs	r3, #45	; 0x2d
 800586a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800586e:	e798      	b.n	80057a2 <_printf_float+0xaa>
 8005870:	9a06      	ldr	r2, [sp, #24]
 8005872:	2a47      	cmp	r2, #71	; 0x47
 8005874:	d1be      	bne.n	80057f4 <_printf_float+0xfc>
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1bc      	bne.n	80057f4 <_printf_float+0xfc>
 800587a:	2301      	movs	r3, #1
 800587c:	e7b9      	b.n	80057f2 <_printf_float+0xfa>
 800587e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005882:	d118      	bne.n	80058b6 <_printf_float+0x1be>
 8005884:	2900      	cmp	r1, #0
 8005886:	6863      	ldr	r3, [r4, #4]
 8005888:	dd0b      	ble.n	80058a2 <_printf_float+0x1aa>
 800588a:	6121      	str	r1, [r4, #16]
 800588c:	b913      	cbnz	r3, 8005894 <_printf_float+0x19c>
 800588e:	6822      	ldr	r2, [r4, #0]
 8005890:	07d0      	lsls	r0, r2, #31
 8005892:	d502      	bpl.n	800589a <_printf_float+0x1a2>
 8005894:	3301      	adds	r3, #1
 8005896:	440b      	add	r3, r1
 8005898:	6123      	str	r3, [r4, #16]
 800589a:	65a1      	str	r1, [r4, #88]	; 0x58
 800589c:	f04f 0900 	mov.w	r9, #0
 80058a0:	e7de      	b.n	8005860 <_printf_float+0x168>
 80058a2:	b913      	cbnz	r3, 80058aa <_printf_float+0x1b2>
 80058a4:	6822      	ldr	r2, [r4, #0]
 80058a6:	07d2      	lsls	r2, r2, #31
 80058a8:	d501      	bpl.n	80058ae <_printf_float+0x1b6>
 80058aa:	3302      	adds	r3, #2
 80058ac:	e7f4      	b.n	8005898 <_printf_float+0x1a0>
 80058ae:	2301      	movs	r3, #1
 80058b0:	e7f2      	b.n	8005898 <_printf_float+0x1a0>
 80058b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80058b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b8:	4299      	cmp	r1, r3
 80058ba:	db05      	blt.n	80058c8 <_printf_float+0x1d0>
 80058bc:	6823      	ldr	r3, [r4, #0]
 80058be:	6121      	str	r1, [r4, #16]
 80058c0:	07d8      	lsls	r0, r3, #31
 80058c2:	d5ea      	bpl.n	800589a <_printf_float+0x1a2>
 80058c4:	1c4b      	adds	r3, r1, #1
 80058c6:	e7e7      	b.n	8005898 <_printf_float+0x1a0>
 80058c8:	2900      	cmp	r1, #0
 80058ca:	bfd4      	ite	le
 80058cc:	f1c1 0202 	rsble	r2, r1, #2
 80058d0:	2201      	movgt	r2, #1
 80058d2:	4413      	add	r3, r2
 80058d4:	e7e0      	b.n	8005898 <_printf_float+0x1a0>
 80058d6:	6823      	ldr	r3, [r4, #0]
 80058d8:	055a      	lsls	r2, r3, #21
 80058da:	d407      	bmi.n	80058ec <_printf_float+0x1f4>
 80058dc:	6923      	ldr	r3, [r4, #16]
 80058de:	4642      	mov	r2, r8
 80058e0:	4631      	mov	r1, r6
 80058e2:	4628      	mov	r0, r5
 80058e4:	47b8      	blx	r7
 80058e6:	3001      	adds	r0, #1
 80058e8:	d12c      	bne.n	8005944 <_printf_float+0x24c>
 80058ea:	e764      	b.n	80057b6 <_printf_float+0xbe>
 80058ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80058f0:	f240 80e0 	bls.w	8005ab4 <_printf_float+0x3bc>
 80058f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80058f8:	2200      	movs	r2, #0
 80058fa:	2300      	movs	r3, #0
 80058fc:	f7fb f8ec 	bl	8000ad8 <__aeabi_dcmpeq>
 8005900:	2800      	cmp	r0, #0
 8005902:	d034      	beq.n	800596e <_printf_float+0x276>
 8005904:	4a37      	ldr	r2, [pc, #220]	; (80059e4 <_printf_float+0x2ec>)
 8005906:	2301      	movs	r3, #1
 8005908:	4631      	mov	r1, r6
 800590a:	4628      	mov	r0, r5
 800590c:	47b8      	blx	r7
 800590e:	3001      	adds	r0, #1
 8005910:	f43f af51 	beq.w	80057b6 <_printf_float+0xbe>
 8005914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005918:	429a      	cmp	r2, r3
 800591a:	db02      	blt.n	8005922 <_printf_float+0x22a>
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	07d8      	lsls	r0, r3, #31
 8005920:	d510      	bpl.n	8005944 <_printf_float+0x24c>
 8005922:	ee18 3a10 	vmov	r3, s16
 8005926:	4652      	mov	r2, sl
 8005928:	4631      	mov	r1, r6
 800592a:	4628      	mov	r0, r5
 800592c:	47b8      	blx	r7
 800592e:	3001      	adds	r0, #1
 8005930:	f43f af41 	beq.w	80057b6 <_printf_float+0xbe>
 8005934:	f04f 0800 	mov.w	r8, #0
 8005938:	f104 091a 	add.w	r9, r4, #26
 800593c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800593e:	3b01      	subs	r3, #1
 8005940:	4543      	cmp	r3, r8
 8005942:	dc09      	bgt.n	8005958 <_printf_float+0x260>
 8005944:	6823      	ldr	r3, [r4, #0]
 8005946:	079b      	lsls	r3, r3, #30
 8005948:	f100 8107 	bmi.w	8005b5a <_printf_float+0x462>
 800594c:	68e0      	ldr	r0, [r4, #12]
 800594e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005950:	4298      	cmp	r0, r3
 8005952:	bfb8      	it	lt
 8005954:	4618      	movlt	r0, r3
 8005956:	e730      	b.n	80057ba <_printf_float+0xc2>
 8005958:	2301      	movs	r3, #1
 800595a:	464a      	mov	r2, r9
 800595c:	4631      	mov	r1, r6
 800595e:	4628      	mov	r0, r5
 8005960:	47b8      	blx	r7
 8005962:	3001      	adds	r0, #1
 8005964:	f43f af27 	beq.w	80057b6 <_printf_float+0xbe>
 8005968:	f108 0801 	add.w	r8, r8, #1
 800596c:	e7e6      	b.n	800593c <_printf_float+0x244>
 800596e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005970:	2b00      	cmp	r3, #0
 8005972:	dc39      	bgt.n	80059e8 <_printf_float+0x2f0>
 8005974:	4a1b      	ldr	r2, [pc, #108]	; (80059e4 <_printf_float+0x2ec>)
 8005976:	2301      	movs	r3, #1
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	47b8      	blx	r7
 800597e:	3001      	adds	r0, #1
 8005980:	f43f af19 	beq.w	80057b6 <_printf_float+0xbe>
 8005984:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005988:	4313      	orrs	r3, r2
 800598a:	d102      	bne.n	8005992 <_printf_float+0x29a>
 800598c:	6823      	ldr	r3, [r4, #0]
 800598e:	07d9      	lsls	r1, r3, #31
 8005990:	d5d8      	bpl.n	8005944 <_printf_float+0x24c>
 8005992:	ee18 3a10 	vmov	r3, s16
 8005996:	4652      	mov	r2, sl
 8005998:	4631      	mov	r1, r6
 800599a:	4628      	mov	r0, r5
 800599c:	47b8      	blx	r7
 800599e:	3001      	adds	r0, #1
 80059a0:	f43f af09 	beq.w	80057b6 <_printf_float+0xbe>
 80059a4:	f04f 0900 	mov.w	r9, #0
 80059a8:	f104 0a1a 	add.w	sl, r4, #26
 80059ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059ae:	425b      	negs	r3, r3
 80059b0:	454b      	cmp	r3, r9
 80059b2:	dc01      	bgt.n	80059b8 <_printf_float+0x2c0>
 80059b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059b6:	e792      	b.n	80058de <_printf_float+0x1e6>
 80059b8:	2301      	movs	r3, #1
 80059ba:	4652      	mov	r2, sl
 80059bc:	4631      	mov	r1, r6
 80059be:	4628      	mov	r0, r5
 80059c0:	47b8      	blx	r7
 80059c2:	3001      	adds	r0, #1
 80059c4:	f43f aef7 	beq.w	80057b6 <_printf_float+0xbe>
 80059c8:	f109 0901 	add.w	r9, r9, #1
 80059cc:	e7ee      	b.n	80059ac <_printf_float+0x2b4>
 80059ce:	bf00      	nop
 80059d0:	7fefffff 	.word	0x7fefffff
 80059d4:	08008400 	.word	0x08008400
 80059d8:	08008404 	.word	0x08008404
 80059dc:	08008408 	.word	0x08008408
 80059e0:	0800840c 	.word	0x0800840c
 80059e4:	08008410 	.word	0x08008410
 80059e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80059ec:	429a      	cmp	r2, r3
 80059ee:	bfa8      	it	ge
 80059f0:	461a      	movge	r2, r3
 80059f2:	2a00      	cmp	r2, #0
 80059f4:	4691      	mov	r9, r2
 80059f6:	dc37      	bgt.n	8005a68 <_printf_float+0x370>
 80059f8:	f04f 0b00 	mov.w	fp, #0
 80059fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a00:	f104 021a 	add.w	r2, r4, #26
 8005a04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a06:	9305      	str	r3, [sp, #20]
 8005a08:	eba3 0309 	sub.w	r3, r3, r9
 8005a0c:	455b      	cmp	r3, fp
 8005a0e:	dc33      	bgt.n	8005a78 <_printf_float+0x380>
 8005a10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a14:	429a      	cmp	r2, r3
 8005a16:	db3b      	blt.n	8005a90 <_printf_float+0x398>
 8005a18:	6823      	ldr	r3, [r4, #0]
 8005a1a:	07da      	lsls	r2, r3, #31
 8005a1c:	d438      	bmi.n	8005a90 <_printf_float+0x398>
 8005a1e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005a22:	eba2 0903 	sub.w	r9, r2, r3
 8005a26:	9b05      	ldr	r3, [sp, #20]
 8005a28:	1ad2      	subs	r2, r2, r3
 8005a2a:	4591      	cmp	r9, r2
 8005a2c:	bfa8      	it	ge
 8005a2e:	4691      	movge	r9, r2
 8005a30:	f1b9 0f00 	cmp.w	r9, #0
 8005a34:	dc35      	bgt.n	8005aa2 <_printf_float+0x3aa>
 8005a36:	f04f 0800 	mov.w	r8, #0
 8005a3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a3e:	f104 0a1a 	add.w	sl, r4, #26
 8005a42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a46:	1a9b      	subs	r3, r3, r2
 8005a48:	eba3 0309 	sub.w	r3, r3, r9
 8005a4c:	4543      	cmp	r3, r8
 8005a4e:	f77f af79 	ble.w	8005944 <_printf_float+0x24c>
 8005a52:	2301      	movs	r3, #1
 8005a54:	4652      	mov	r2, sl
 8005a56:	4631      	mov	r1, r6
 8005a58:	4628      	mov	r0, r5
 8005a5a:	47b8      	blx	r7
 8005a5c:	3001      	adds	r0, #1
 8005a5e:	f43f aeaa 	beq.w	80057b6 <_printf_float+0xbe>
 8005a62:	f108 0801 	add.w	r8, r8, #1
 8005a66:	e7ec      	b.n	8005a42 <_printf_float+0x34a>
 8005a68:	4613      	mov	r3, r2
 8005a6a:	4631      	mov	r1, r6
 8005a6c:	4642      	mov	r2, r8
 8005a6e:	4628      	mov	r0, r5
 8005a70:	47b8      	blx	r7
 8005a72:	3001      	adds	r0, #1
 8005a74:	d1c0      	bne.n	80059f8 <_printf_float+0x300>
 8005a76:	e69e      	b.n	80057b6 <_printf_float+0xbe>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	4631      	mov	r1, r6
 8005a7c:	4628      	mov	r0, r5
 8005a7e:	9205      	str	r2, [sp, #20]
 8005a80:	47b8      	blx	r7
 8005a82:	3001      	adds	r0, #1
 8005a84:	f43f ae97 	beq.w	80057b6 <_printf_float+0xbe>
 8005a88:	9a05      	ldr	r2, [sp, #20]
 8005a8a:	f10b 0b01 	add.w	fp, fp, #1
 8005a8e:	e7b9      	b.n	8005a04 <_printf_float+0x30c>
 8005a90:	ee18 3a10 	vmov	r3, s16
 8005a94:	4652      	mov	r2, sl
 8005a96:	4631      	mov	r1, r6
 8005a98:	4628      	mov	r0, r5
 8005a9a:	47b8      	blx	r7
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	d1be      	bne.n	8005a1e <_printf_float+0x326>
 8005aa0:	e689      	b.n	80057b6 <_printf_float+0xbe>
 8005aa2:	9a05      	ldr	r2, [sp, #20]
 8005aa4:	464b      	mov	r3, r9
 8005aa6:	4442      	add	r2, r8
 8005aa8:	4631      	mov	r1, r6
 8005aaa:	4628      	mov	r0, r5
 8005aac:	47b8      	blx	r7
 8005aae:	3001      	adds	r0, #1
 8005ab0:	d1c1      	bne.n	8005a36 <_printf_float+0x33e>
 8005ab2:	e680      	b.n	80057b6 <_printf_float+0xbe>
 8005ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ab6:	2a01      	cmp	r2, #1
 8005ab8:	dc01      	bgt.n	8005abe <_printf_float+0x3c6>
 8005aba:	07db      	lsls	r3, r3, #31
 8005abc:	d53a      	bpl.n	8005b34 <_printf_float+0x43c>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	4642      	mov	r2, r8
 8005ac2:	4631      	mov	r1, r6
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	47b8      	blx	r7
 8005ac8:	3001      	adds	r0, #1
 8005aca:	f43f ae74 	beq.w	80057b6 <_printf_float+0xbe>
 8005ace:	ee18 3a10 	vmov	r3, s16
 8005ad2:	4652      	mov	r2, sl
 8005ad4:	4631      	mov	r1, r6
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	47b8      	blx	r7
 8005ada:	3001      	adds	r0, #1
 8005adc:	f43f ae6b 	beq.w	80057b6 <_printf_float+0xbe>
 8005ae0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005aec:	f7fa fff4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005af0:	b9d8      	cbnz	r0, 8005b2a <_printf_float+0x432>
 8005af2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005af6:	f108 0201 	add.w	r2, r8, #1
 8005afa:	4631      	mov	r1, r6
 8005afc:	4628      	mov	r0, r5
 8005afe:	47b8      	blx	r7
 8005b00:	3001      	adds	r0, #1
 8005b02:	d10e      	bne.n	8005b22 <_printf_float+0x42a>
 8005b04:	e657      	b.n	80057b6 <_printf_float+0xbe>
 8005b06:	2301      	movs	r3, #1
 8005b08:	4652      	mov	r2, sl
 8005b0a:	4631      	mov	r1, r6
 8005b0c:	4628      	mov	r0, r5
 8005b0e:	47b8      	blx	r7
 8005b10:	3001      	adds	r0, #1
 8005b12:	f43f ae50 	beq.w	80057b6 <_printf_float+0xbe>
 8005b16:	f108 0801 	add.w	r8, r8, #1
 8005b1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	4543      	cmp	r3, r8
 8005b20:	dcf1      	bgt.n	8005b06 <_printf_float+0x40e>
 8005b22:	464b      	mov	r3, r9
 8005b24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005b28:	e6da      	b.n	80058e0 <_printf_float+0x1e8>
 8005b2a:	f04f 0800 	mov.w	r8, #0
 8005b2e:	f104 0a1a 	add.w	sl, r4, #26
 8005b32:	e7f2      	b.n	8005b1a <_printf_float+0x422>
 8005b34:	2301      	movs	r3, #1
 8005b36:	4642      	mov	r2, r8
 8005b38:	e7df      	b.n	8005afa <_printf_float+0x402>
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	464a      	mov	r2, r9
 8005b3e:	4631      	mov	r1, r6
 8005b40:	4628      	mov	r0, r5
 8005b42:	47b8      	blx	r7
 8005b44:	3001      	adds	r0, #1
 8005b46:	f43f ae36 	beq.w	80057b6 <_printf_float+0xbe>
 8005b4a:	f108 0801 	add.w	r8, r8, #1
 8005b4e:	68e3      	ldr	r3, [r4, #12]
 8005b50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b52:	1a5b      	subs	r3, r3, r1
 8005b54:	4543      	cmp	r3, r8
 8005b56:	dcf0      	bgt.n	8005b3a <_printf_float+0x442>
 8005b58:	e6f8      	b.n	800594c <_printf_float+0x254>
 8005b5a:	f04f 0800 	mov.w	r8, #0
 8005b5e:	f104 0919 	add.w	r9, r4, #25
 8005b62:	e7f4      	b.n	8005b4e <_printf_float+0x456>

08005b64 <_printf_common>:
 8005b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b68:	4616      	mov	r6, r2
 8005b6a:	4699      	mov	r9, r3
 8005b6c:	688a      	ldr	r2, [r1, #8]
 8005b6e:	690b      	ldr	r3, [r1, #16]
 8005b70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b74:	4293      	cmp	r3, r2
 8005b76:	bfb8      	it	lt
 8005b78:	4613      	movlt	r3, r2
 8005b7a:	6033      	str	r3, [r6, #0]
 8005b7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b80:	4607      	mov	r7, r0
 8005b82:	460c      	mov	r4, r1
 8005b84:	b10a      	cbz	r2, 8005b8a <_printf_common+0x26>
 8005b86:	3301      	adds	r3, #1
 8005b88:	6033      	str	r3, [r6, #0]
 8005b8a:	6823      	ldr	r3, [r4, #0]
 8005b8c:	0699      	lsls	r1, r3, #26
 8005b8e:	bf42      	ittt	mi
 8005b90:	6833      	ldrmi	r3, [r6, #0]
 8005b92:	3302      	addmi	r3, #2
 8005b94:	6033      	strmi	r3, [r6, #0]
 8005b96:	6825      	ldr	r5, [r4, #0]
 8005b98:	f015 0506 	ands.w	r5, r5, #6
 8005b9c:	d106      	bne.n	8005bac <_printf_common+0x48>
 8005b9e:	f104 0a19 	add.w	sl, r4, #25
 8005ba2:	68e3      	ldr	r3, [r4, #12]
 8005ba4:	6832      	ldr	r2, [r6, #0]
 8005ba6:	1a9b      	subs	r3, r3, r2
 8005ba8:	42ab      	cmp	r3, r5
 8005baa:	dc26      	bgt.n	8005bfa <_printf_common+0x96>
 8005bac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bb0:	1e13      	subs	r3, r2, #0
 8005bb2:	6822      	ldr	r2, [r4, #0]
 8005bb4:	bf18      	it	ne
 8005bb6:	2301      	movne	r3, #1
 8005bb8:	0692      	lsls	r2, r2, #26
 8005bba:	d42b      	bmi.n	8005c14 <_printf_common+0xb0>
 8005bbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bc0:	4649      	mov	r1, r9
 8005bc2:	4638      	mov	r0, r7
 8005bc4:	47c0      	blx	r8
 8005bc6:	3001      	adds	r0, #1
 8005bc8:	d01e      	beq.n	8005c08 <_printf_common+0xa4>
 8005bca:	6823      	ldr	r3, [r4, #0]
 8005bcc:	6922      	ldr	r2, [r4, #16]
 8005bce:	f003 0306 	and.w	r3, r3, #6
 8005bd2:	2b04      	cmp	r3, #4
 8005bd4:	bf02      	ittt	eq
 8005bd6:	68e5      	ldreq	r5, [r4, #12]
 8005bd8:	6833      	ldreq	r3, [r6, #0]
 8005bda:	1aed      	subeq	r5, r5, r3
 8005bdc:	68a3      	ldr	r3, [r4, #8]
 8005bde:	bf0c      	ite	eq
 8005be0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005be4:	2500      	movne	r5, #0
 8005be6:	4293      	cmp	r3, r2
 8005be8:	bfc4      	itt	gt
 8005bea:	1a9b      	subgt	r3, r3, r2
 8005bec:	18ed      	addgt	r5, r5, r3
 8005bee:	2600      	movs	r6, #0
 8005bf0:	341a      	adds	r4, #26
 8005bf2:	42b5      	cmp	r5, r6
 8005bf4:	d11a      	bne.n	8005c2c <_printf_common+0xc8>
 8005bf6:	2000      	movs	r0, #0
 8005bf8:	e008      	b.n	8005c0c <_printf_common+0xa8>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	4652      	mov	r2, sl
 8005bfe:	4649      	mov	r1, r9
 8005c00:	4638      	mov	r0, r7
 8005c02:	47c0      	blx	r8
 8005c04:	3001      	adds	r0, #1
 8005c06:	d103      	bne.n	8005c10 <_printf_common+0xac>
 8005c08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c10:	3501      	adds	r5, #1
 8005c12:	e7c6      	b.n	8005ba2 <_printf_common+0x3e>
 8005c14:	18e1      	adds	r1, r4, r3
 8005c16:	1c5a      	adds	r2, r3, #1
 8005c18:	2030      	movs	r0, #48	; 0x30
 8005c1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c1e:	4422      	add	r2, r4
 8005c20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c28:	3302      	adds	r3, #2
 8005c2a:	e7c7      	b.n	8005bbc <_printf_common+0x58>
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	4622      	mov	r2, r4
 8005c30:	4649      	mov	r1, r9
 8005c32:	4638      	mov	r0, r7
 8005c34:	47c0      	blx	r8
 8005c36:	3001      	adds	r0, #1
 8005c38:	d0e6      	beq.n	8005c08 <_printf_common+0xa4>
 8005c3a:	3601      	adds	r6, #1
 8005c3c:	e7d9      	b.n	8005bf2 <_printf_common+0x8e>
	...

08005c40 <_printf_i>:
 8005c40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c44:	7e0f      	ldrb	r7, [r1, #24]
 8005c46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c48:	2f78      	cmp	r7, #120	; 0x78
 8005c4a:	4691      	mov	r9, r2
 8005c4c:	4680      	mov	r8, r0
 8005c4e:	460c      	mov	r4, r1
 8005c50:	469a      	mov	sl, r3
 8005c52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c56:	d807      	bhi.n	8005c68 <_printf_i+0x28>
 8005c58:	2f62      	cmp	r7, #98	; 0x62
 8005c5a:	d80a      	bhi.n	8005c72 <_printf_i+0x32>
 8005c5c:	2f00      	cmp	r7, #0
 8005c5e:	f000 80d4 	beq.w	8005e0a <_printf_i+0x1ca>
 8005c62:	2f58      	cmp	r7, #88	; 0x58
 8005c64:	f000 80c0 	beq.w	8005de8 <_printf_i+0x1a8>
 8005c68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c70:	e03a      	b.n	8005ce8 <_printf_i+0xa8>
 8005c72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c76:	2b15      	cmp	r3, #21
 8005c78:	d8f6      	bhi.n	8005c68 <_printf_i+0x28>
 8005c7a:	a101      	add	r1, pc, #4	; (adr r1, 8005c80 <_printf_i+0x40>)
 8005c7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c80:	08005cd9 	.word	0x08005cd9
 8005c84:	08005ced 	.word	0x08005ced
 8005c88:	08005c69 	.word	0x08005c69
 8005c8c:	08005c69 	.word	0x08005c69
 8005c90:	08005c69 	.word	0x08005c69
 8005c94:	08005c69 	.word	0x08005c69
 8005c98:	08005ced 	.word	0x08005ced
 8005c9c:	08005c69 	.word	0x08005c69
 8005ca0:	08005c69 	.word	0x08005c69
 8005ca4:	08005c69 	.word	0x08005c69
 8005ca8:	08005c69 	.word	0x08005c69
 8005cac:	08005df1 	.word	0x08005df1
 8005cb0:	08005d19 	.word	0x08005d19
 8005cb4:	08005dab 	.word	0x08005dab
 8005cb8:	08005c69 	.word	0x08005c69
 8005cbc:	08005c69 	.word	0x08005c69
 8005cc0:	08005e13 	.word	0x08005e13
 8005cc4:	08005c69 	.word	0x08005c69
 8005cc8:	08005d19 	.word	0x08005d19
 8005ccc:	08005c69 	.word	0x08005c69
 8005cd0:	08005c69 	.word	0x08005c69
 8005cd4:	08005db3 	.word	0x08005db3
 8005cd8:	682b      	ldr	r3, [r5, #0]
 8005cda:	1d1a      	adds	r2, r3, #4
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	602a      	str	r2, [r5, #0]
 8005ce0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ce4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e09f      	b.n	8005e2c <_printf_i+0x1ec>
 8005cec:	6820      	ldr	r0, [r4, #0]
 8005cee:	682b      	ldr	r3, [r5, #0]
 8005cf0:	0607      	lsls	r7, r0, #24
 8005cf2:	f103 0104 	add.w	r1, r3, #4
 8005cf6:	6029      	str	r1, [r5, #0]
 8005cf8:	d501      	bpl.n	8005cfe <_printf_i+0xbe>
 8005cfa:	681e      	ldr	r6, [r3, #0]
 8005cfc:	e003      	b.n	8005d06 <_printf_i+0xc6>
 8005cfe:	0646      	lsls	r6, r0, #25
 8005d00:	d5fb      	bpl.n	8005cfa <_printf_i+0xba>
 8005d02:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005d06:	2e00      	cmp	r6, #0
 8005d08:	da03      	bge.n	8005d12 <_printf_i+0xd2>
 8005d0a:	232d      	movs	r3, #45	; 0x2d
 8005d0c:	4276      	negs	r6, r6
 8005d0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d12:	485a      	ldr	r0, [pc, #360]	; (8005e7c <_printf_i+0x23c>)
 8005d14:	230a      	movs	r3, #10
 8005d16:	e012      	b.n	8005d3e <_printf_i+0xfe>
 8005d18:	682b      	ldr	r3, [r5, #0]
 8005d1a:	6820      	ldr	r0, [r4, #0]
 8005d1c:	1d19      	adds	r1, r3, #4
 8005d1e:	6029      	str	r1, [r5, #0]
 8005d20:	0605      	lsls	r5, r0, #24
 8005d22:	d501      	bpl.n	8005d28 <_printf_i+0xe8>
 8005d24:	681e      	ldr	r6, [r3, #0]
 8005d26:	e002      	b.n	8005d2e <_printf_i+0xee>
 8005d28:	0641      	lsls	r1, r0, #25
 8005d2a:	d5fb      	bpl.n	8005d24 <_printf_i+0xe4>
 8005d2c:	881e      	ldrh	r6, [r3, #0]
 8005d2e:	4853      	ldr	r0, [pc, #332]	; (8005e7c <_printf_i+0x23c>)
 8005d30:	2f6f      	cmp	r7, #111	; 0x6f
 8005d32:	bf0c      	ite	eq
 8005d34:	2308      	moveq	r3, #8
 8005d36:	230a      	movne	r3, #10
 8005d38:	2100      	movs	r1, #0
 8005d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d3e:	6865      	ldr	r5, [r4, #4]
 8005d40:	60a5      	str	r5, [r4, #8]
 8005d42:	2d00      	cmp	r5, #0
 8005d44:	bfa2      	ittt	ge
 8005d46:	6821      	ldrge	r1, [r4, #0]
 8005d48:	f021 0104 	bicge.w	r1, r1, #4
 8005d4c:	6021      	strge	r1, [r4, #0]
 8005d4e:	b90e      	cbnz	r6, 8005d54 <_printf_i+0x114>
 8005d50:	2d00      	cmp	r5, #0
 8005d52:	d04b      	beq.n	8005dec <_printf_i+0x1ac>
 8005d54:	4615      	mov	r5, r2
 8005d56:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d5a:	fb03 6711 	mls	r7, r3, r1, r6
 8005d5e:	5dc7      	ldrb	r7, [r0, r7]
 8005d60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d64:	4637      	mov	r7, r6
 8005d66:	42bb      	cmp	r3, r7
 8005d68:	460e      	mov	r6, r1
 8005d6a:	d9f4      	bls.n	8005d56 <_printf_i+0x116>
 8005d6c:	2b08      	cmp	r3, #8
 8005d6e:	d10b      	bne.n	8005d88 <_printf_i+0x148>
 8005d70:	6823      	ldr	r3, [r4, #0]
 8005d72:	07de      	lsls	r6, r3, #31
 8005d74:	d508      	bpl.n	8005d88 <_printf_i+0x148>
 8005d76:	6923      	ldr	r3, [r4, #16]
 8005d78:	6861      	ldr	r1, [r4, #4]
 8005d7a:	4299      	cmp	r1, r3
 8005d7c:	bfde      	ittt	le
 8005d7e:	2330      	movle	r3, #48	; 0x30
 8005d80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d84:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d88:	1b52      	subs	r2, r2, r5
 8005d8a:	6122      	str	r2, [r4, #16]
 8005d8c:	f8cd a000 	str.w	sl, [sp]
 8005d90:	464b      	mov	r3, r9
 8005d92:	aa03      	add	r2, sp, #12
 8005d94:	4621      	mov	r1, r4
 8005d96:	4640      	mov	r0, r8
 8005d98:	f7ff fee4 	bl	8005b64 <_printf_common>
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	d14a      	bne.n	8005e36 <_printf_i+0x1f6>
 8005da0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005da4:	b004      	add	sp, #16
 8005da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	f043 0320 	orr.w	r3, r3, #32
 8005db0:	6023      	str	r3, [r4, #0]
 8005db2:	4833      	ldr	r0, [pc, #204]	; (8005e80 <_printf_i+0x240>)
 8005db4:	2778      	movs	r7, #120	; 0x78
 8005db6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005dba:	6823      	ldr	r3, [r4, #0]
 8005dbc:	6829      	ldr	r1, [r5, #0]
 8005dbe:	061f      	lsls	r7, r3, #24
 8005dc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005dc4:	d402      	bmi.n	8005dcc <_printf_i+0x18c>
 8005dc6:	065f      	lsls	r7, r3, #25
 8005dc8:	bf48      	it	mi
 8005dca:	b2b6      	uxthmi	r6, r6
 8005dcc:	07df      	lsls	r7, r3, #31
 8005dce:	bf48      	it	mi
 8005dd0:	f043 0320 	orrmi.w	r3, r3, #32
 8005dd4:	6029      	str	r1, [r5, #0]
 8005dd6:	bf48      	it	mi
 8005dd8:	6023      	strmi	r3, [r4, #0]
 8005dda:	b91e      	cbnz	r6, 8005de4 <_printf_i+0x1a4>
 8005ddc:	6823      	ldr	r3, [r4, #0]
 8005dde:	f023 0320 	bic.w	r3, r3, #32
 8005de2:	6023      	str	r3, [r4, #0]
 8005de4:	2310      	movs	r3, #16
 8005de6:	e7a7      	b.n	8005d38 <_printf_i+0xf8>
 8005de8:	4824      	ldr	r0, [pc, #144]	; (8005e7c <_printf_i+0x23c>)
 8005dea:	e7e4      	b.n	8005db6 <_printf_i+0x176>
 8005dec:	4615      	mov	r5, r2
 8005dee:	e7bd      	b.n	8005d6c <_printf_i+0x12c>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	6826      	ldr	r6, [r4, #0]
 8005df4:	6961      	ldr	r1, [r4, #20]
 8005df6:	1d18      	adds	r0, r3, #4
 8005df8:	6028      	str	r0, [r5, #0]
 8005dfa:	0635      	lsls	r5, r6, #24
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	d501      	bpl.n	8005e04 <_printf_i+0x1c4>
 8005e00:	6019      	str	r1, [r3, #0]
 8005e02:	e002      	b.n	8005e0a <_printf_i+0x1ca>
 8005e04:	0670      	lsls	r0, r6, #25
 8005e06:	d5fb      	bpl.n	8005e00 <_printf_i+0x1c0>
 8005e08:	8019      	strh	r1, [r3, #0]
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	6123      	str	r3, [r4, #16]
 8005e0e:	4615      	mov	r5, r2
 8005e10:	e7bc      	b.n	8005d8c <_printf_i+0x14c>
 8005e12:	682b      	ldr	r3, [r5, #0]
 8005e14:	1d1a      	adds	r2, r3, #4
 8005e16:	602a      	str	r2, [r5, #0]
 8005e18:	681d      	ldr	r5, [r3, #0]
 8005e1a:	6862      	ldr	r2, [r4, #4]
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	4628      	mov	r0, r5
 8005e20:	f7fa f9de 	bl	80001e0 <memchr>
 8005e24:	b108      	cbz	r0, 8005e2a <_printf_i+0x1ea>
 8005e26:	1b40      	subs	r0, r0, r5
 8005e28:	6060      	str	r0, [r4, #4]
 8005e2a:	6863      	ldr	r3, [r4, #4]
 8005e2c:	6123      	str	r3, [r4, #16]
 8005e2e:	2300      	movs	r3, #0
 8005e30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e34:	e7aa      	b.n	8005d8c <_printf_i+0x14c>
 8005e36:	6923      	ldr	r3, [r4, #16]
 8005e38:	462a      	mov	r2, r5
 8005e3a:	4649      	mov	r1, r9
 8005e3c:	4640      	mov	r0, r8
 8005e3e:	47d0      	blx	sl
 8005e40:	3001      	adds	r0, #1
 8005e42:	d0ad      	beq.n	8005da0 <_printf_i+0x160>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	079b      	lsls	r3, r3, #30
 8005e48:	d413      	bmi.n	8005e72 <_printf_i+0x232>
 8005e4a:	68e0      	ldr	r0, [r4, #12]
 8005e4c:	9b03      	ldr	r3, [sp, #12]
 8005e4e:	4298      	cmp	r0, r3
 8005e50:	bfb8      	it	lt
 8005e52:	4618      	movlt	r0, r3
 8005e54:	e7a6      	b.n	8005da4 <_printf_i+0x164>
 8005e56:	2301      	movs	r3, #1
 8005e58:	4632      	mov	r2, r6
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	4640      	mov	r0, r8
 8005e5e:	47d0      	blx	sl
 8005e60:	3001      	adds	r0, #1
 8005e62:	d09d      	beq.n	8005da0 <_printf_i+0x160>
 8005e64:	3501      	adds	r5, #1
 8005e66:	68e3      	ldr	r3, [r4, #12]
 8005e68:	9903      	ldr	r1, [sp, #12]
 8005e6a:	1a5b      	subs	r3, r3, r1
 8005e6c:	42ab      	cmp	r3, r5
 8005e6e:	dcf2      	bgt.n	8005e56 <_printf_i+0x216>
 8005e70:	e7eb      	b.n	8005e4a <_printf_i+0x20a>
 8005e72:	2500      	movs	r5, #0
 8005e74:	f104 0619 	add.w	r6, r4, #25
 8005e78:	e7f5      	b.n	8005e66 <_printf_i+0x226>
 8005e7a:	bf00      	nop
 8005e7c:	08008412 	.word	0x08008412
 8005e80:	08008423 	.word	0x08008423

08005e84 <std>:
 8005e84:	2300      	movs	r3, #0
 8005e86:	b510      	push	{r4, lr}
 8005e88:	4604      	mov	r4, r0
 8005e8a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e92:	6083      	str	r3, [r0, #8]
 8005e94:	8181      	strh	r1, [r0, #12]
 8005e96:	6643      	str	r3, [r0, #100]	; 0x64
 8005e98:	81c2      	strh	r2, [r0, #14]
 8005e9a:	6183      	str	r3, [r0, #24]
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	2208      	movs	r2, #8
 8005ea0:	305c      	adds	r0, #92	; 0x5c
 8005ea2:	f000 f914 	bl	80060ce <memset>
 8005ea6:	4b0d      	ldr	r3, [pc, #52]	; (8005edc <std+0x58>)
 8005ea8:	6263      	str	r3, [r4, #36]	; 0x24
 8005eaa:	4b0d      	ldr	r3, [pc, #52]	; (8005ee0 <std+0x5c>)
 8005eac:	62a3      	str	r3, [r4, #40]	; 0x28
 8005eae:	4b0d      	ldr	r3, [pc, #52]	; (8005ee4 <std+0x60>)
 8005eb0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005eb2:	4b0d      	ldr	r3, [pc, #52]	; (8005ee8 <std+0x64>)
 8005eb4:	6323      	str	r3, [r4, #48]	; 0x30
 8005eb6:	4b0d      	ldr	r3, [pc, #52]	; (8005eec <std+0x68>)
 8005eb8:	6224      	str	r4, [r4, #32]
 8005eba:	429c      	cmp	r4, r3
 8005ebc:	d006      	beq.n	8005ecc <std+0x48>
 8005ebe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005ec2:	4294      	cmp	r4, r2
 8005ec4:	d002      	beq.n	8005ecc <std+0x48>
 8005ec6:	33d0      	adds	r3, #208	; 0xd0
 8005ec8:	429c      	cmp	r4, r3
 8005eca:	d105      	bne.n	8005ed8 <std+0x54>
 8005ecc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed4:	f000 b978 	b.w	80061c8 <__retarget_lock_init_recursive>
 8005ed8:	bd10      	pop	{r4, pc}
 8005eda:	bf00      	nop
 8005edc:	08006049 	.word	0x08006049
 8005ee0:	0800606b 	.word	0x0800606b
 8005ee4:	080060a3 	.word	0x080060a3
 8005ee8:	080060c7 	.word	0x080060c7
 8005eec:	20000430 	.word	0x20000430

08005ef0 <stdio_exit_handler>:
 8005ef0:	4a02      	ldr	r2, [pc, #8]	; (8005efc <stdio_exit_handler+0xc>)
 8005ef2:	4903      	ldr	r1, [pc, #12]	; (8005f00 <stdio_exit_handler+0x10>)
 8005ef4:	4803      	ldr	r0, [pc, #12]	; (8005f04 <stdio_exit_handler+0x14>)
 8005ef6:	f000 b869 	b.w	8005fcc <_fwalk_sglue>
 8005efa:	bf00      	nop
 8005efc:	2000000c 	.word	0x2000000c
 8005f00:	08007b79 	.word	0x08007b79
 8005f04:	20000018 	.word	0x20000018

08005f08 <cleanup_stdio>:
 8005f08:	6841      	ldr	r1, [r0, #4]
 8005f0a:	4b0c      	ldr	r3, [pc, #48]	; (8005f3c <cleanup_stdio+0x34>)
 8005f0c:	4299      	cmp	r1, r3
 8005f0e:	b510      	push	{r4, lr}
 8005f10:	4604      	mov	r4, r0
 8005f12:	d001      	beq.n	8005f18 <cleanup_stdio+0x10>
 8005f14:	f001 fe30 	bl	8007b78 <_fflush_r>
 8005f18:	68a1      	ldr	r1, [r4, #8]
 8005f1a:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <cleanup_stdio+0x38>)
 8005f1c:	4299      	cmp	r1, r3
 8005f1e:	d002      	beq.n	8005f26 <cleanup_stdio+0x1e>
 8005f20:	4620      	mov	r0, r4
 8005f22:	f001 fe29 	bl	8007b78 <_fflush_r>
 8005f26:	68e1      	ldr	r1, [r4, #12]
 8005f28:	4b06      	ldr	r3, [pc, #24]	; (8005f44 <cleanup_stdio+0x3c>)
 8005f2a:	4299      	cmp	r1, r3
 8005f2c:	d004      	beq.n	8005f38 <cleanup_stdio+0x30>
 8005f2e:	4620      	mov	r0, r4
 8005f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f34:	f001 be20 	b.w	8007b78 <_fflush_r>
 8005f38:	bd10      	pop	{r4, pc}
 8005f3a:	bf00      	nop
 8005f3c:	20000430 	.word	0x20000430
 8005f40:	20000498 	.word	0x20000498
 8005f44:	20000500 	.word	0x20000500

08005f48 <global_stdio_init.part.0>:
 8005f48:	b510      	push	{r4, lr}
 8005f4a:	4b0b      	ldr	r3, [pc, #44]	; (8005f78 <global_stdio_init.part.0+0x30>)
 8005f4c:	4c0b      	ldr	r4, [pc, #44]	; (8005f7c <global_stdio_init.part.0+0x34>)
 8005f4e:	4a0c      	ldr	r2, [pc, #48]	; (8005f80 <global_stdio_init.part.0+0x38>)
 8005f50:	601a      	str	r2, [r3, #0]
 8005f52:	4620      	mov	r0, r4
 8005f54:	2200      	movs	r2, #0
 8005f56:	2104      	movs	r1, #4
 8005f58:	f7ff ff94 	bl	8005e84 <std>
 8005f5c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005f60:	2201      	movs	r2, #1
 8005f62:	2109      	movs	r1, #9
 8005f64:	f7ff ff8e 	bl	8005e84 <std>
 8005f68:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f72:	2112      	movs	r1, #18
 8005f74:	f7ff bf86 	b.w	8005e84 <std>
 8005f78:	20000568 	.word	0x20000568
 8005f7c:	20000430 	.word	0x20000430
 8005f80:	08005ef1 	.word	0x08005ef1

08005f84 <__sfp_lock_acquire>:
 8005f84:	4801      	ldr	r0, [pc, #4]	; (8005f8c <__sfp_lock_acquire+0x8>)
 8005f86:	f000 b920 	b.w	80061ca <__retarget_lock_acquire_recursive>
 8005f8a:	bf00      	nop
 8005f8c:	20000571 	.word	0x20000571

08005f90 <__sfp_lock_release>:
 8005f90:	4801      	ldr	r0, [pc, #4]	; (8005f98 <__sfp_lock_release+0x8>)
 8005f92:	f000 b91b 	b.w	80061cc <__retarget_lock_release_recursive>
 8005f96:	bf00      	nop
 8005f98:	20000571 	.word	0x20000571

08005f9c <__sinit>:
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	f7ff fff0 	bl	8005f84 <__sfp_lock_acquire>
 8005fa4:	6a23      	ldr	r3, [r4, #32]
 8005fa6:	b11b      	cbz	r3, 8005fb0 <__sinit+0x14>
 8005fa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fac:	f7ff bff0 	b.w	8005f90 <__sfp_lock_release>
 8005fb0:	4b04      	ldr	r3, [pc, #16]	; (8005fc4 <__sinit+0x28>)
 8005fb2:	6223      	str	r3, [r4, #32]
 8005fb4:	4b04      	ldr	r3, [pc, #16]	; (8005fc8 <__sinit+0x2c>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1f5      	bne.n	8005fa8 <__sinit+0xc>
 8005fbc:	f7ff ffc4 	bl	8005f48 <global_stdio_init.part.0>
 8005fc0:	e7f2      	b.n	8005fa8 <__sinit+0xc>
 8005fc2:	bf00      	nop
 8005fc4:	08005f09 	.word	0x08005f09
 8005fc8:	20000568 	.word	0x20000568

08005fcc <_fwalk_sglue>:
 8005fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fd0:	4607      	mov	r7, r0
 8005fd2:	4688      	mov	r8, r1
 8005fd4:	4614      	mov	r4, r2
 8005fd6:	2600      	movs	r6, #0
 8005fd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fdc:	f1b9 0901 	subs.w	r9, r9, #1
 8005fe0:	d505      	bpl.n	8005fee <_fwalk_sglue+0x22>
 8005fe2:	6824      	ldr	r4, [r4, #0]
 8005fe4:	2c00      	cmp	r4, #0
 8005fe6:	d1f7      	bne.n	8005fd8 <_fwalk_sglue+0xc>
 8005fe8:	4630      	mov	r0, r6
 8005fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fee:	89ab      	ldrh	r3, [r5, #12]
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d907      	bls.n	8006004 <_fwalk_sglue+0x38>
 8005ff4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	d003      	beq.n	8006004 <_fwalk_sglue+0x38>
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	4638      	mov	r0, r7
 8006000:	47c0      	blx	r8
 8006002:	4306      	orrs	r6, r0
 8006004:	3568      	adds	r5, #104	; 0x68
 8006006:	e7e9      	b.n	8005fdc <_fwalk_sglue+0x10>

08006008 <siprintf>:
 8006008:	b40e      	push	{r1, r2, r3}
 800600a:	b500      	push	{lr}
 800600c:	b09c      	sub	sp, #112	; 0x70
 800600e:	ab1d      	add	r3, sp, #116	; 0x74
 8006010:	9002      	str	r0, [sp, #8]
 8006012:	9006      	str	r0, [sp, #24]
 8006014:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006018:	4809      	ldr	r0, [pc, #36]	; (8006040 <siprintf+0x38>)
 800601a:	9107      	str	r1, [sp, #28]
 800601c:	9104      	str	r1, [sp, #16]
 800601e:	4909      	ldr	r1, [pc, #36]	; (8006044 <siprintf+0x3c>)
 8006020:	f853 2b04 	ldr.w	r2, [r3], #4
 8006024:	9105      	str	r1, [sp, #20]
 8006026:	6800      	ldr	r0, [r0, #0]
 8006028:	9301      	str	r3, [sp, #4]
 800602a:	a902      	add	r1, sp, #8
 800602c:	f001 fc20 	bl	8007870 <_svfiprintf_r>
 8006030:	9b02      	ldr	r3, [sp, #8]
 8006032:	2200      	movs	r2, #0
 8006034:	701a      	strb	r2, [r3, #0]
 8006036:	b01c      	add	sp, #112	; 0x70
 8006038:	f85d eb04 	ldr.w	lr, [sp], #4
 800603c:	b003      	add	sp, #12
 800603e:	4770      	bx	lr
 8006040:	20000064 	.word	0x20000064
 8006044:	ffff0208 	.word	0xffff0208

08006048 <__sread>:
 8006048:	b510      	push	{r4, lr}
 800604a:	460c      	mov	r4, r1
 800604c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006050:	f000 f86c 	bl	800612c <_read_r>
 8006054:	2800      	cmp	r0, #0
 8006056:	bfab      	itete	ge
 8006058:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800605a:	89a3      	ldrhlt	r3, [r4, #12]
 800605c:	181b      	addge	r3, r3, r0
 800605e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006062:	bfac      	ite	ge
 8006064:	6563      	strge	r3, [r4, #84]	; 0x54
 8006066:	81a3      	strhlt	r3, [r4, #12]
 8006068:	bd10      	pop	{r4, pc}

0800606a <__swrite>:
 800606a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800606e:	461f      	mov	r7, r3
 8006070:	898b      	ldrh	r3, [r1, #12]
 8006072:	05db      	lsls	r3, r3, #23
 8006074:	4605      	mov	r5, r0
 8006076:	460c      	mov	r4, r1
 8006078:	4616      	mov	r6, r2
 800607a:	d505      	bpl.n	8006088 <__swrite+0x1e>
 800607c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006080:	2302      	movs	r3, #2
 8006082:	2200      	movs	r2, #0
 8006084:	f000 f840 	bl	8006108 <_lseek_r>
 8006088:	89a3      	ldrh	r3, [r4, #12]
 800608a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800608e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006092:	81a3      	strh	r3, [r4, #12]
 8006094:	4632      	mov	r2, r6
 8006096:	463b      	mov	r3, r7
 8006098:	4628      	mov	r0, r5
 800609a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800609e:	f000 b857 	b.w	8006150 <_write_r>

080060a2 <__sseek>:
 80060a2:	b510      	push	{r4, lr}
 80060a4:	460c      	mov	r4, r1
 80060a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060aa:	f000 f82d 	bl	8006108 <_lseek_r>
 80060ae:	1c43      	adds	r3, r0, #1
 80060b0:	89a3      	ldrh	r3, [r4, #12]
 80060b2:	bf15      	itete	ne
 80060b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80060b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80060ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80060be:	81a3      	strheq	r3, [r4, #12]
 80060c0:	bf18      	it	ne
 80060c2:	81a3      	strhne	r3, [r4, #12]
 80060c4:	bd10      	pop	{r4, pc}

080060c6 <__sclose>:
 80060c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ca:	f000 b80d 	b.w	80060e8 <_close_r>

080060ce <memset>:
 80060ce:	4402      	add	r2, r0
 80060d0:	4603      	mov	r3, r0
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d100      	bne.n	80060d8 <memset+0xa>
 80060d6:	4770      	bx	lr
 80060d8:	f803 1b01 	strb.w	r1, [r3], #1
 80060dc:	e7f9      	b.n	80060d2 <memset+0x4>
	...

080060e0 <_localeconv_r>:
 80060e0:	4800      	ldr	r0, [pc, #0]	; (80060e4 <_localeconv_r+0x4>)
 80060e2:	4770      	bx	lr
 80060e4:	20000158 	.word	0x20000158

080060e8 <_close_r>:
 80060e8:	b538      	push	{r3, r4, r5, lr}
 80060ea:	4d06      	ldr	r5, [pc, #24]	; (8006104 <_close_r+0x1c>)
 80060ec:	2300      	movs	r3, #0
 80060ee:	4604      	mov	r4, r0
 80060f0:	4608      	mov	r0, r1
 80060f2:	602b      	str	r3, [r5, #0]
 80060f4:	f7fb ff49 	bl	8001f8a <_close>
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	d102      	bne.n	8006102 <_close_r+0x1a>
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	b103      	cbz	r3, 8006102 <_close_r+0x1a>
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	bd38      	pop	{r3, r4, r5, pc}
 8006104:	2000056c 	.word	0x2000056c

08006108 <_lseek_r>:
 8006108:	b538      	push	{r3, r4, r5, lr}
 800610a:	4d07      	ldr	r5, [pc, #28]	; (8006128 <_lseek_r+0x20>)
 800610c:	4604      	mov	r4, r0
 800610e:	4608      	mov	r0, r1
 8006110:	4611      	mov	r1, r2
 8006112:	2200      	movs	r2, #0
 8006114:	602a      	str	r2, [r5, #0]
 8006116:	461a      	mov	r2, r3
 8006118:	f7fb ff5e 	bl	8001fd8 <_lseek>
 800611c:	1c43      	adds	r3, r0, #1
 800611e:	d102      	bne.n	8006126 <_lseek_r+0x1e>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	b103      	cbz	r3, 8006126 <_lseek_r+0x1e>
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	bd38      	pop	{r3, r4, r5, pc}
 8006128:	2000056c 	.word	0x2000056c

0800612c <_read_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4d07      	ldr	r5, [pc, #28]	; (800614c <_read_r+0x20>)
 8006130:	4604      	mov	r4, r0
 8006132:	4608      	mov	r0, r1
 8006134:	4611      	mov	r1, r2
 8006136:	2200      	movs	r2, #0
 8006138:	602a      	str	r2, [r5, #0]
 800613a:	461a      	mov	r2, r3
 800613c:	f7fb feec 	bl	8001f18 <_read>
 8006140:	1c43      	adds	r3, r0, #1
 8006142:	d102      	bne.n	800614a <_read_r+0x1e>
 8006144:	682b      	ldr	r3, [r5, #0]
 8006146:	b103      	cbz	r3, 800614a <_read_r+0x1e>
 8006148:	6023      	str	r3, [r4, #0]
 800614a:	bd38      	pop	{r3, r4, r5, pc}
 800614c:	2000056c 	.word	0x2000056c

08006150 <_write_r>:
 8006150:	b538      	push	{r3, r4, r5, lr}
 8006152:	4d07      	ldr	r5, [pc, #28]	; (8006170 <_write_r+0x20>)
 8006154:	4604      	mov	r4, r0
 8006156:	4608      	mov	r0, r1
 8006158:	4611      	mov	r1, r2
 800615a:	2200      	movs	r2, #0
 800615c:	602a      	str	r2, [r5, #0]
 800615e:	461a      	mov	r2, r3
 8006160:	f7fb fef7 	bl	8001f52 <_write>
 8006164:	1c43      	adds	r3, r0, #1
 8006166:	d102      	bne.n	800616e <_write_r+0x1e>
 8006168:	682b      	ldr	r3, [r5, #0]
 800616a:	b103      	cbz	r3, 800616e <_write_r+0x1e>
 800616c:	6023      	str	r3, [r4, #0]
 800616e:	bd38      	pop	{r3, r4, r5, pc}
 8006170:	2000056c 	.word	0x2000056c

08006174 <__errno>:
 8006174:	4b01      	ldr	r3, [pc, #4]	; (800617c <__errno+0x8>)
 8006176:	6818      	ldr	r0, [r3, #0]
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	20000064 	.word	0x20000064

08006180 <__libc_init_array>:
 8006180:	b570      	push	{r4, r5, r6, lr}
 8006182:	4d0d      	ldr	r5, [pc, #52]	; (80061b8 <__libc_init_array+0x38>)
 8006184:	4c0d      	ldr	r4, [pc, #52]	; (80061bc <__libc_init_array+0x3c>)
 8006186:	1b64      	subs	r4, r4, r5
 8006188:	10a4      	asrs	r4, r4, #2
 800618a:	2600      	movs	r6, #0
 800618c:	42a6      	cmp	r6, r4
 800618e:	d109      	bne.n	80061a4 <__libc_init_array+0x24>
 8006190:	4d0b      	ldr	r5, [pc, #44]	; (80061c0 <__libc_init_array+0x40>)
 8006192:	4c0c      	ldr	r4, [pc, #48]	; (80061c4 <__libc_init_array+0x44>)
 8006194:	f002 f894 	bl	80082c0 <_init>
 8006198:	1b64      	subs	r4, r4, r5
 800619a:	10a4      	asrs	r4, r4, #2
 800619c:	2600      	movs	r6, #0
 800619e:	42a6      	cmp	r6, r4
 80061a0:	d105      	bne.n	80061ae <__libc_init_array+0x2e>
 80061a2:	bd70      	pop	{r4, r5, r6, pc}
 80061a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80061a8:	4798      	blx	r3
 80061aa:	3601      	adds	r6, #1
 80061ac:	e7ee      	b.n	800618c <__libc_init_array+0xc>
 80061ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80061b2:	4798      	blx	r3
 80061b4:	3601      	adds	r6, #1
 80061b6:	e7f2      	b.n	800619e <__libc_init_array+0x1e>
 80061b8:	0800877c 	.word	0x0800877c
 80061bc:	0800877c 	.word	0x0800877c
 80061c0:	0800877c 	.word	0x0800877c
 80061c4:	08008780 	.word	0x08008780

080061c8 <__retarget_lock_init_recursive>:
 80061c8:	4770      	bx	lr

080061ca <__retarget_lock_acquire_recursive>:
 80061ca:	4770      	bx	lr

080061cc <__retarget_lock_release_recursive>:
 80061cc:	4770      	bx	lr

080061ce <quorem>:
 80061ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d2:	6903      	ldr	r3, [r0, #16]
 80061d4:	690c      	ldr	r4, [r1, #16]
 80061d6:	42a3      	cmp	r3, r4
 80061d8:	4607      	mov	r7, r0
 80061da:	db7e      	blt.n	80062da <quorem+0x10c>
 80061dc:	3c01      	subs	r4, #1
 80061de:	f101 0814 	add.w	r8, r1, #20
 80061e2:	f100 0514 	add.w	r5, r0, #20
 80061e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061ea:	9301      	str	r3, [sp, #4]
 80061ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061f4:	3301      	adds	r3, #1
 80061f6:	429a      	cmp	r2, r3
 80061f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80061fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006200:	fbb2 f6f3 	udiv	r6, r2, r3
 8006204:	d331      	bcc.n	800626a <quorem+0x9c>
 8006206:	f04f 0e00 	mov.w	lr, #0
 800620a:	4640      	mov	r0, r8
 800620c:	46ac      	mov	ip, r5
 800620e:	46f2      	mov	sl, lr
 8006210:	f850 2b04 	ldr.w	r2, [r0], #4
 8006214:	b293      	uxth	r3, r2
 8006216:	fb06 e303 	mla	r3, r6, r3, lr
 800621a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800621e:	0c1a      	lsrs	r2, r3, #16
 8006220:	b29b      	uxth	r3, r3
 8006222:	ebaa 0303 	sub.w	r3, sl, r3
 8006226:	f8dc a000 	ldr.w	sl, [ip]
 800622a:	fa13 f38a 	uxtah	r3, r3, sl
 800622e:	fb06 220e 	mla	r2, r6, lr, r2
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	9b00      	ldr	r3, [sp, #0]
 8006236:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800623a:	b292      	uxth	r2, r2
 800623c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006240:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006244:	f8bd 3000 	ldrh.w	r3, [sp]
 8006248:	4581      	cmp	r9, r0
 800624a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800624e:	f84c 3b04 	str.w	r3, [ip], #4
 8006252:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006256:	d2db      	bcs.n	8006210 <quorem+0x42>
 8006258:	f855 300b 	ldr.w	r3, [r5, fp]
 800625c:	b92b      	cbnz	r3, 800626a <quorem+0x9c>
 800625e:	9b01      	ldr	r3, [sp, #4]
 8006260:	3b04      	subs	r3, #4
 8006262:	429d      	cmp	r5, r3
 8006264:	461a      	mov	r2, r3
 8006266:	d32c      	bcc.n	80062c2 <quorem+0xf4>
 8006268:	613c      	str	r4, [r7, #16]
 800626a:	4638      	mov	r0, r7
 800626c:	f001 f9a6 	bl	80075bc <__mcmp>
 8006270:	2800      	cmp	r0, #0
 8006272:	db22      	blt.n	80062ba <quorem+0xec>
 8006274:	3601      	adds	r6, #1
 8006276:	4629      	mov	r1, r5
 8006278:	2000      	movs	r0, #0
 800627a:	f858 2b04 	ldr.w	r2, [r8], #4
 800627e:	f8d1 c000 	ldr.w	ip, [r1]
 8006282:	b293      	uxth	r3, r2
 8006284:	1ac3      	subs	r3, r0, r3
 8006286:	0c12      	lsrs	r2, r2, #16
 8006288:	fa13 f38c 	uxtah	r3, r3, ip
 800628c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006290:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006294:	b29b      	uxth	r3, r3
 8006296:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800629a:	45c1      	cmp	r9, r8
 800629c:	f841 3b04 	str.w	r3, [r1], #4
 80062a0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80062a4:	d2e9      	bcs.n	800627a <quorem+0xac>
 80062a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062ae:	b922      	cbnz	r2, 80062ba <quorem+0xec>
 80062b0:	3b04      	subs	r3, #4
 80062b2:	429d      	cmp	r5, r3
 80062b4:	461a      	mov	r2, r3
 80062b6:	d30a      	bcc.n	80062ce <quorem+0x100>
 80062b8:	613c      	str	r4, [r7, #16]
 80062ba:	4630      	mov	r0, r6
 80062bc:	b003      	add	sp, #12
 80062be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062c2:	6812      	ldr	r2, [r2, #0]
 80062c4:	3b04      	subs	r3, #4
 80062c6:	2a00      	cmp	r2, #0
 80062c8:	d1ce      	bne.n	8006268 <quorem+0x9a>
 80062ca:	3c01      	subs	r4, #1
 80062cc:	e7c9      	b.n	8006262 <quorem+0x94>
 80062ce:	6812      	ldr	r2, [r2, #0]
 80062d0:	3b04      	subs	r3, #4
 80062d2:	2a00      	cmp	r2, #0
 80062d4:	d1f0      	bne.n	80062b8 <quorem+0xea>
 80062d6:	3c01      	subs	r4, #1
 80062d8:	e7eb      	b.n	80062b2 <quorem+0xe4>
 80062da:	2000      	movs	r0, #0
 80062dc:	e7ee      	b.n	80062bc <quorem+0xee>
	...

080062e0 <_dtoa_r>:
 80062e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e4:	ed2d 8b04 	vpush	{d8-d9}
 80062e8:	69c5      	ldr	r5, [r0, #28]
 80062ea:	b093      	sub	sp, #76	; 0x4c
 80062ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80062f0:	ec57 6b10 	vmov	r6, r7, d0
 80062f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80062f8:	9107      	str	r1, [sp, #28]
 80062fa:	4604      	mov	r4, r0
 80062fc:	920a      	str	r2, [sp, #40]	; 0x28
 80062fe:	930d      	str	r3, [sp, #52]	; 0x34
 8006300:	b975      	cbnz	r5, 8006320 <_dtoa_r+0x40>
 8006302:	2010      	movs	r0, #16
 8006304:	f000 fe2a 	bl	8006f5c <malloc>
 8006308:	4602      	mov	r2, r0
 800630a:	61e0      	str	r0, [r4, #28]
 800630c:	b920      	cbnz	r0, 8006318 <_dtoa_r+0x38>
 800630e:	4bae      	ldr	r3, [pc, #696]	; (80065c8 <_dtoa_r+0x2e8>)
 8006310:	21ef      	movs	r1, #239	; 0xef
 8006312:	48ae      	ldr	r0, [pc, #696]	; (80065cc <_dtoa_r+0x2ec>)
 8006314:	f001 fc90 	bl	8007c38 <__assert_func>
 8006318:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800631c:	6005      	str	r5, [r0, #0]
 800631e:	60c5      	str	r5, [r0, #12]
 8006320:	69e3      	ldr	r3, [r4, #28]
 8006322:	6819      	ldr	r1, [r3, #0]
 8006324:	b151      	cbz	r1, 800633c <_dtoa_r+0x5c>
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	604a      	str	r2, [r1, #4]
 800632a:	2301      	movs	r3, #1
 800632c:	4093      	lsls	r3, r2
 800632e:	608b      	str	r3, [r1, #8]
 8006330:	4620      	mov	r0, r4
 8006332:	f000 ff07 	bl	8007144 <_Bfree>
 8006336:	69e3      	ldr	r3, [r4, #28]
 8006338:	2200      	movs	r2, #0
 800633a:	601a      	str	r2, [r3, #0]
 800633c:	1e3b      	subs	r3, r7, #0
 800633e:	bfbb      	ittet	lt
 8006340:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006344:	9303      	strlt	r3, [sp, #12]
 8006346:	2300      	movge	r3, #0
 8006348:	2201      	movlt	r2, #1
 800634a:	bfac      	ite	ge
 800634c:	f8c8 3000 	strge.w	r3, [r8]
 8006350:	f8c8 2000 	strlt.w	r2, [r8]
 8006354:	4b9e      	ldr	r3, [pc, #632]	; (80065d0 <_dtoa_r+0x2f0>)
 8006356:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800635a:	ea33 0308 	bics.w	r3, r3, r8
 800635e:	d11b      	bne.n	8006398 <_dtoa_r+0xb8>
 8006360:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006362:	f242 730f 	movw	r3, #9999	; 0x270f
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800636c:	4333      	orrs	r3, r6
 800636e:	f000 8593 	beq.w	8006e98 <_dtoa_r+0xbb8>
 8006372:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006374:	b963      	cbnz	r3, 8006390 <_dtoa_r+0xb0>
 8006376:	4b97      	ldr	r3, [pc, #604]	; (80065d4 <_dtoa_r+0x2f4>)
 8006378:	e027      	b.n	80063ca <_dtoa_r+0xea>
 800637a:	4b97      	ldr	r3, [pc, #604]	; (80065d8 <_dtoa_r+0x2f8>)
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	3308      	adds	r3, #8
 8006380:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006382:	6013      	str	r3, [r2, #0]
 8006384:	9800      	ldr	r0, [sp, #0]
 8006386:	b013      	add	sp, #76	; 0x4c
 8006388:	ecbd 8b04 	vpop	{d8-d9}
 800638c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006390:	4b90      	ldr	r3, [pc, #576]	; (80065d4 <_dtoa_r+0x2f4>)
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	3303      	adds	r3, #3
 8006396:	e7f3      	b.n	8006380 <_dtoa_r+0xa0>
 8006398:	ed9d 7b02 	vldr	d7, [sp, #8]
 800639c:	2200      	movs	r2, #0
 800639e:	ec51 0b17 	vmov	r0, r1, d7
 80063a2:	eeb0 8a47 	vmov.f32	s16, s14
 80063a6:	eef0 8a67 	vmov.f32	s17, s15
 80063aa:	2300      	movs	r3, #0
 80063ac:	f7fa fb94 	bl	8000ad8 <__aeabi_dcmpeq>
 80063b0:	4681      	mov	r9, r0
 80063b2:	b160      	cbz	r0, 80063ce <_dtoa_r+0xee>
 80063b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063b6:	2301      	movs	r3, #1
 80063b8:	6013      	str	r3, [r2, #0]
 80063ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 8568 	beq.w	8006e92 <_dtoa_r+0xbb2>
 80063c2:	4b86      	ldr	r3, [pc, #536]	; (80065dc <_dtoa_r+0x2fc>)
 80063c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063c6:	6013      	str	r3, [r2, #0]
 80063c8:	3b01      	subs	r3, #1
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	e7da      	b.n	8006384 <_dtoa_r+0xa4>
 80063ce:	aa10      	add	r2, sp, #64	; 0x40
 80063d0:	a911      	add	r1, sp, #68	; 0x44
 80063d2:	4620      	mov	r0, r4
 80063d4:	eeb0 0a48 	vmov.f32	s0, s16
 80063d8:	eef0 0a68 	vmov.f32	s1, s17
 80063dc:	f001 f994 	bl	8007708 <__d2b>
 80063e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80063e4:	4682      	mov	sl, r0
 80063e6:	2d00      	cmp	r5, #0
 80063e8:	d07f      	beq.n	80064ea <_dtoa_r+0x20a>
 80063ea:	ee18 3a90 	vmov	r3, s17
 80063ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80063f6:	ec51 0b18 	vmov	r0, r1, d8
 80063fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80063fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006402:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006406:	4619      	mov	r1, r3
 8006408:	2200      	movs	r2, #0
 800640a:	4b75      	ldr	r3, [pc, #468]	; (80065e0 <_dtoa_r+0x300>)
 800640c:	f7f9 ff44 	bl	8000298 <__aeabi_dsub>
 8006410:	a367      	add	r3, pc, #412	; (adr r3, 80065b0 <_dtoa_r+0x2d0>)
 8006412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006416:	f7fa f8f7 	bl	8000608 <__aeabi_dmul>
 800641a:	a367      	add	r3, pc, #412	; (adr r3, 80065b8 <_dtoa_r+0x2d8>)
 800641c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006420:	f7f9 ff3c 	bl	800029c <__adddf3>
 8006424:	4606      	mov	r6, r0
 8006426:	4628      	mov	r0, r5
 8006428:	460f      	mov	r7, r1
 800642a:	f7fa f883 	bl	8000534 <__aeabi_i2d>
 800642e:	a364      	add	r3, pc, #400	; (adr r3, 80065c0 <_dtoa_r+0x2e0>)
 8006430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006434:	f7fa f8e8 	bl	8000608 <__aeabi_dmul>
 8006438:	4602      	mov	r2, r0
 800643a:	460b      	mov	r3, r1
 800643c:	4630      	mov	r0, r6
 800643e:	4639      	mov	r1, r7
 8006440:	f7f9 ff2c 	bl	800029c <__adddf3>
 8006444:	4606      	mov	r6, r0
 8006446:	460f      	mov	r7, r1
 8006448:	f7fa fb8e 	bl	8000b68 <__aeabi_d2iz>
 800644c:	2200      	movs	r2, #0
 800644e:	4683      	mov	fp, r0
 8006450:	2300      	movs	r3, #0
 8006452:	4630      	mov	r0, r6
 8006454:	4639      	mov	r1, r7
 8006456:	f7fa fb49 	bl	8000aec <__aeabi_dcmplt>
 800645a:	b148      	cbz	r0, 8006470 <_dtoa_r+0x190>
 800645c:	4658      	mov	r0, fp
 800645e:	f7fa f869 	bl	8000534 <__aeabi_i2d>
 8006462:	4632      	mov	r2, r6
 8006464:	463b      	mov	r3, r7
 8006466:	f7fa fb37 	bl	8000ad8 <__aeabi_dcmpeq>
 800646a:	b908      	cbnz	r0, 8006470 <_dtoa_r+0x190>
 800646c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006470:	f1bb 0f16 	cmp.w	fp, #22
 8006474:	d857      	bhi.n	8006526 <_dtoa_r+0x246>
 8006476:	4b5b      	ldr	r3, [pc, #364]	; (80065e4 <_dtoa_r+0x304>)
 8006478:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800647c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006480:	ec51 0b18 	vmov	r0, r1, d8
 8006484:	f7fa fb32 	bl	8000aec <__aeabi_dcmplt>
 8006488:	2800      	cmp	r0, #0
 800648a:	d04e      	beq.n	800652a <_dtoa_r+0x24a>
 800648c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006490:	2300      	movs	r3, #0
 8006492:	930c      	str	r3, [sp, #48]	; 0x30
 8006494:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006496:	1b5b      	subs	r3, r3, r5
 8006498:	1e5a      	subs	r2, r3, #1
 800649a:	bf45      	ittet	mi
 800649c:	f1c3 0301 	rsbmi	r3, r3, #1
 80064a0:	9305      	strmi	r3, [sp, #20]
 80064a2:	2300      	movpl	r3, #0
 80064a4:	2300      	movmi	r3, #0
 80064a6:	9206      	str	r2, [sp, #24]
 80064a8:	bf54      	ite	pl
 80064aa:	9305      	strpl	r3, [sp, #20]
 80064ac:	9306      	strmi	r3, [sp, #24]
 80064ae:	f1bb 0f00 	cmp.w	fp, #0
 80064b2:	db3c      	blt.n	800652e <_dtoa_r+0x24e>
 80064b4:	9b06      	ldr	r3, [sp, #24]
 80064b6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80064ba:	445b      	add	r3, fp
 80064bc:	9306      	str	r3, [sp, #24]
 80064be:	2300      	movs	r3, #0
 80064c0:	9308      	str	r3, [sp, #32]
 80064c2:	9b07      	ldr	r3, [sp, #28]
 80064c4:	2b09      	cmp	r3, #9
 80064c6:	d868      	bhi.n	800659a <_dtoa_r+0x2ba>
 80064c8:	2b05      	cmp	r3, #5
 80064ca:	bfc4      	itt	gt
 80064cc:	3b04      	subgt	r3, #4
 80064ce:	9307      	strgt	r3, [sp, #28]
 80064d0:	9b07      	ldr	r3, [sp, #28]
 80064d2:	f1a3 0302 	sub.w	r3, r3, #2
 80064d6:	bfcc      	ite	gt
 80064d8:	2500      	movgt	r5, #0
 80064da:	2501      	movle	r5, #1
 80064dc:	2b03      	cmp	r3, #3
 80064de:	f200 8085 	bhi.w	80065ec <_dtoa_r+0x30c>
 80064e2:	e8df f003 	tbb	[pc, r3]
 80064e6:	3b2e      	.short	0x3b2e
 80064e8:	5839      	.short	0x5839
 80064ea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80064ee:	441d      	add	r5, r3
 80064f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	bfc1      	itttt	gt
 80064f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80064fc:	fa08 f803 	lslgt.w	r8, r8, r3
 8006500:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006504:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006508:	bfd6      	itet	le
 800650a:	f1c3 0320 	rsble	r3, r3, #32
 800650e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006512:	fa06 f003 	lslle.w	r0, r6, r3
 8006516:	f7f9 fffd 	bl	8000514 <__aeabi_ui2d>
 800651a:	2201      	movs	r2, #1
 800651c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006520:	3d01      	subs	r5, #1
 8006522:	920e      	str	r2, [sp, #56]	; 0x38
 8006524:	e76f      	b.n	8006406 <_dtoa_r+0x126>
 8006526:	2301      	movs	r3, #1
 8006528:	e7b3      	b.n	8006492 <_dtoa_r+0x1b2>
 800652a:	900c      	str	r0, [sp, #48]	; 0x30
 800652c:	e7b2      	b.n	8006494 <_dtoa_r+0x1b4>
 800652e:	9b05      	ldr	r3, [sp, #20]
 8006530:	eba3 030b 	sub.w	r3, r3, fp
 8006534:	9305      	str	r3, [sp, #20]
 8006536:	f1cb 0300 	rsb	r3, fp, #0
 800653a:	9308      	str	r3, [sp, #32]
 800653c:	2300      	movs	r3, #0
 800653e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006540:	e7bf      	b.n	80064c2 <_dtoa_r+0x1e2>
 8006542:	2300      	movs	r3, #0
 8006544:	9309      	str	r3, [sp, #36]	; 0x24
 8006546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006548:	2b00      	cmp	r3, #0
 800654a:	dc52      	bgt.n	80065f2 <_dtoa_r+0x312>
 800654c:	2301      	movs	r3, #1
 800654e:	9301      	str	r3, [sp, #4]
 8006550:	9304      	str	r3, [sp, #16]
 8006552:	461a      	mov	r2, r3
 8006554:	920a      	str	r2, [sp, #40]	; 0x28
 8006556:	e00b      	b.n	8006570 <_dtoa_r+0x290>
 8006558:	2301      	movs	r3, #1
 800655a:	e7f3      	b.n	8006544 <_dtoa_r+0x264>
 800655c:	2300      	movs	r3, #0
 800655e:	9309      	str	r3, [sp, #36]	; 0x24
 8006560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006562:	445b      	add	r3, fp
 8006564:	9301      	str	r3, [sp, #4]
 8006566:	3301      	adds	r3, #1
 8006568:	2b01      	cmp	r3, #1
 800656a:	9304      	str	r3, [sp, #16]
 800656c:	bfb8      	it	lt
 800656e:	2301      	movlt	r3, #1
 8006570:	69e0      	ldr	r0, [r4, #28]
 8006572:	2100      	movs	r1, #0
 8006574:	2204      	movs	r2, #4
 8006576:	f102 0614 	add.w	r6, r2, #20
 800657a:	429e      	cmp	r6, r3
 800657c:	d93d      	bls.n	80065fa <_dtoa_r+0x31a>
 800657e:	6041      	str	r1, [r0, #4]
 8006580:	4620      	mov	r0, r4
 8006582:	f000 fd9f 	bl	80070c4 <_Balloc>
 8006586:	9000      	str	r0, [sp, #0]
 8006588:	2800      	cmp	r0, #0
 800658a:	d139      	bne.n	8006600 <_dtoa_r+0x320>
 800658c:	4b16      	ldr	r3, [pc, #88]	; (80065e8 <_dtoa_r+0x308>)
 800658e:	4602      	mov	r2, r0
 8006590:	f240 11af 	movw	r1, #431	; 0x1af
 8006594:	e6bd      	b.n	8006312 <_dtoa_r+0x32>
 8006596:	2301      	movs	r3, #1
 8006598:	e7e1      	b.n	800655e <_dtoa_r+0x27e>
 800659a:	2501      	movs	r5, #1
 800659c:	2300      	movs	r3, #0
 800659e:	9307      	str	r3, [sp, #28]
 80065a0:	9509      	str	r5, [sp, #36]	; 0x24
 80065a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065a6:	9301      	str	r3, [sp, #4]
 80065a8:	9304      	str	r3, [sp, #16]
 80065aa:	2200      	movs	r2, #0
 80065ac:	2312      	movs	r3, #18
 80065ae:	e7d1      	b.n	8006554 <_dtoa_r+0x274>
 80065b0:	636f4361 	.word	0x636f4361
 80065b4:	3fd287a7 	.word	0x3fd287a7
 80065b8:	8b60c8b3 	.word	0x8b60c8b3
 80065bc:	3fc68a28 	.word	0x3fc68a28
 80065c0:	509f79fb 	.word	0x509f79fb
 80065c4:	3fd34413 	.word	0x3fd34413
 80065c8:	08008441 	.word	0x08008441
 80065cc:	08008458 	.word	0x08008458
 80065d0:	7ff00000 	.word	0x7ff00000
 80065d4:	0800843d 	.word	0x0800843d
 80065d8:	08008434 	.word	0x08008434
 80065dc:	08008411 	.word	0x08008411
 80065e0:	3ff80000 	.word	0x3ff80000
 80065e4:	08008548 	.word	0x08008548
 80065e8:	080084b0 	.word	0x080084b0
 80065ec:	2301      	movs	r3, #1
 80065ee:	9309      	str	r3, [sp, #36]	; 0x24
 80065f0:	e7d7      	b.n	80065a2 <_dtoa_r+0x2c2>
 80065f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065f4:	9301      	str	r3, [sp, #4]
 80065f6:	9304      	str	r3, [sp, #16]
 80065f8:	e7ba      	b.n	8006570 <_dtoa_r+0x290>
 80065fa:	3101      	adds	r1, #1
 80065fc:	0052      	lsls	r2, r2, #1
 80065fe:	e7ba      	b.n	8006576 <_dtoa_r+0x296>
 8006600:	69e3      	ldr	r3, [r4, #28]
 8006602:	9a00      	ldr	r2, [sp, #0]
 8006604:	601a      	str	r2, [r3, #0]
 8006606:	9b04      	ldr	r3, [sp, #16]
 8006608:	2b0e      	cmp	r3, #14
 800660a:	f200 80a8 	bhi.w	800675e <_dtoa_r+0x47e>
 800660e:	2d00      	cmp	r5, #0
 8006610:	f000 80a5 	beq.w	800675e <_dtoa_r+0x47e>
 8006614:	f1bb 0f00 	cmp.w	fp, #0
 8006618:	dd38      	ble.n	800668c <_dtoa_r+0x3ac>
 800661a:	4bc0      	ldr	r3, [pc, #768]	; (800691c <_dtoa_r+0x63c>)
 800661c:	f00b 020f 	and.w	r2, fp, #15
 8006620:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006624:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006628:	e9d3 6700 	ldrd	r6, r7, [r3]
 800662c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006630:	d019      	beq.n	8006666 <_dtoa_r+0x386>
 8006632:	4bbb      	ldr	r3, [pc, #748]	; (8006920 <_dtoa_r+0x640>)
 8006634:	ec51 0b18 	vmov	r0, r1, d8
 8006638:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800663c:	f7fa f90e 	bl	800085c <__aeabi_ddiv>
 8006640:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006644:	f008 080f 	and.w	r8, r8, #15
 8006648:	2503      	movs	r5, #3
 800664a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006920 <_dtoa_r+0x640>
 800664e:	f1b8 0f00 	cmp.w	r8, #0
 8006652:	d10a      	bne.n	800666a <_dtoa_r+0x38a>
 8006654:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006658:	4632      	mov	r2, r6
 800665a:	463b      	mov	r3, r7
 800665c:	f7fa f8fe 	bl	800085c <__aeabi_ddiv>
 8006660:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006664:	e02b      	b.n	80066be <_dtoa_r+0x3de>
 8006666:	2502      	movs	r5, #2
 8006668:	e7ef      	b.n	800664a <_dtoa_r+0x36a>
 800666a:	f018 0f01 	tst.w	r8, #1
 800666e:	d008      	beq.n	8006682 <_dtoa_r+0x3a2>
 8006670:	4630      	mov	r0, r6
 8006672:	4639      	mov	r1, r7
 8006674:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006678:	f7f9 ffc6 	bl	8000608 <__aeabi_dmul>
 800667c:	3501      	adds	r5, #1
 800667e:	4606      	mov	r6, r0
 8006680:	460f      	mov	r7, r1
 8006682:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006686:	f109 0908 	add.w	r9, r9, #8
 800668a:	e7e0      	b.n	800664e <_dtoa_r+0x36e>
 800668c:	f000 809f 	beq.w	80067ce <_dtoa_r+0x4ee>
 8006690:	f1cb 0600 	rsb	r6, fp, #0
 8006694:	4ba1      	ldr	r3, [pc, #644]	; (800691c <_dtoa_r+0x63c>)
 8006696:	4fa2      	ldr	r7, [pc, #648]	; (8006920 <_dtoa_r+0x640>)
 8006698:	f006 020f 	and.w	r2, r6, #15
 800669c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	ec51 0b18 	vmov	r0, r1, d8
 80066a8:	f7f9 ffae 	bl	8000608 <__aeabi_dmul>
 80066ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066b0:	1136      	asrs	r6, r6, #4
 80066b2:	2300      	movs	r3, #0
 80066b4:	2502      	movs	r5, #2
 80066b6:	2e00      	cmp	r6, #0
 80066b8:	d17e      	bne.n	80067b8 <_dtoa_r+0x4d8>
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d1d0      	bne.n	8006660 <_dtoa_r+0x380>
 80066be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066c0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 8084 	beq.w	80067d2 <_dtoa_r+0x4f2>
 80066ca:	4b96      	ldr	r3, [pc, #600]	; (8006924 <_dtoa_r+0x644>)
 80066cc:	2200      	movs	r2, #0
 80066ce:	4640      	mov	r0, r8
 80066d0:	4649      	mov	r1, r9
 80066d2:	f7fa fa0b 	bl	8000aec <__aeabi_dcmplt>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d07b      	beq.n	80067d2 <_dtoa_r+0x4f2>
 80066da:	9b04      	ldr	r3, [sp, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d078      	beq.n	80067d2 <_dtoa_r+0x4f2>
 80066e0:	9b01      	ldr	r3, [sp, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	dd39      	ble.n	800675a <_dtoa_r+0x47a>
 80066e6:	4b90      	ldr	r3, [pc, #576]	; (8006928 <_dtoa_r+0x648>)
 80066e8:	2200      	movs	r2, #0
 80066ea:	4640      	mov	r0, r8
 80066ec:	4649      	mov	r1, r9
 80066ee:	f7f9 ff8b 	bl	8000608 <__aeabi_dmul>
 80066f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066f6:	9e01      	ldr	r6, [sp, #4]
 80066f8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80066fc:	3501      	adds	r5, #1
 80066fe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006702:	4628      	mov	r0, r5
 8006704:	f7f9 ff16 	bl	8000534 <__aeabi_i2d>
 8006708:	4642      	mov	r2, r8
 800670a:	464b      	mov	r3, r9
 800670c:	f7f9 ff7c 	bl	8000608 <__aeabi_dmul>
 8006710:	4b86      	ldr	r3, [pc, #536]	; (800692c <_dtoa_r+0x64c>)
 8006712:	2200      	movs	r2, #0
 8006714:	f7f9 fdc2 	bl	800029c <__adddf3>
 8006718:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800671c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006720:	9303      	str	r3, [sp, #12]
 8006722:	2e00      	cmp	r6, #0
 8006724:	d158      	bne.n	80067d8 <_dtoa_r+0x4f8>
 8006726:	4b82      	ldr	r3, [pc, #520]	; (8006930 <_dtoa_r+0x650>)
 8006728:	2200      	movs	r2, #0
 800672a:	4640      	mov	r0, r8
 800672c:	4649      	mov	r1, r9
 800672e:	f7f9 fdb3 	bl	8000298 <__aeabi_dsub>
 8006732:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006736:	4680      	mov	r8, r0
 8006738:	4689      	mov	r9, r1
 800673a:	f7fa f9f5 	bl	8000b28 <__aeabi_dcmpgt>
 800673e:	2800      	cmp	r0, #0
 8006740:	f040 8296 	bne.w	8006c70 <_dtoa_r+0x990>
 8006744:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006748:	4640      	mov	r0, r8
 800674a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800674e:	4649      	mov	r1, r9
 8006750:	f7fa f9cc 	bl	8000aec <__aeabi_dcmplt>
 8006754:	2800      	cmp	r0, #0
 8006756:	f040 8289 	bne.w	8006c6c <_dtoa_r+0x98c>
 800675a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800675e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006760:	2b00      	cmp	r3, #0
 8006762:	f2c0 814e 	blt.w	8006a02 <_dtoa_r+0x722>
 8006766:	f1bb 0f0e 	cmp.w	fp, #14
 800676a:	f300 814a 	bgt.w	8006a02 <_dtoa_r+0x722>
 800676e:	4b6b      	ldr	r3, [pc, #428]	; (800691c <_dtoa_r+0x63c>)
 8006770:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006774:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800677a:	2b00      	cmp	r3, #0
 800677c:	f280 80dc 	bge.w	8006938 <_dtoa_r+0x658>
 8006780:	9b04      	ldr	r3, [sp, #16]
 8006782:	2b00      	cmp	r3, #0
 8006784:	f300 80d8 	bgt.w	8006938 <_dtoa_r+0x658>
 8006788:	f040 826f 	bne.w	8006c6a <_dtoa_r+0x98a>
 800678c:	4b68      	ldr	r3, [pc, #416]	; (8006930 <_dtoa_r+0x650>)
 800678e:	2200      	movs	r2, #0
 8006790:	4640      	mov	r0, r8
 8006792:	4649      	mov	r1, r9
 8006794:	f7f9 ff38 	bl	8000608 <__aeabi_dmul>
 8006798:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800679c:	f7fa f9ba 	bl	8000b14 <__aeabi_dcmpge>
 80067a0:	9e04      	ldr	r6, [sp, #16]
 80067a2:	4637      	mov	r7, r6
 80067a4:	2800      	cmp	r0, #0
 80067a6:	f040 8245 	bne.w	8006c34 <_dtoa_r+0x954>
 80067aa:	9d00      	ldr	r5, [sp, #0]
 80067ac:	2331      	movs	r3, #49	; 0x31
 80067ae:	f805 3b01 	strb.w	r3, [r5], #1
 80067b2:	f10b 0b01 	add.w	fp, fp, #1
 80067b6:	e241      	b.n	8006c3c <_dtoa_r+0x95c>
 80067b8:	07f2      	lsls	r2, r6, #31
 80067ba:	d505      	bpl.n	80067c8 <_dtoa_r+0x4e8>
 80067bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067c0:	f7f9 ff22 	bl	8000608 <__aeabi_dmul>
 80067c4:	3501      	adds	r5, #1
 80067c6:	2301      	movs	r3, #1
 80067c8:	1076      	asrs	r6, r6, #1
 80067ca:	3708      	adds	r7, #8
 80067cc:	e773      	b.n	80066b6 <_dtoa_r+0x3d6>
 80067ce:	2502      	movs	r5, #2
 80067d0:	e775      	b.n	80066be <_dtoa_r+0x3de>
 80067d2:	9e04      	ldr	r6, [sp, #16]
 80067d4:	465f      	mov	r7, fp
 80067d6:	e792      	b.n	80066fe <_dtoa_r+0x41e>
 80067d8:	9900      	ldr	r1, [sp, #0]
 80067da:	4b50      	ldr	r3, [pc, #320]	; (800691c <_dtoa_r+0x63c>)
 80067dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80067e0:	4431      	add	r1, r6
 80067e2:	9102      	str	r1, [sp, #8]
 80067e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067e6:	eeb0 9a47 	vmov.f32	s18, s14
 80067ea:	eef0 9a67 	vmov.f32	s19, s15
 80067ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80067f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067f6:	2900      	cmp	r1, #0
 80067f8:	d044      	beq.n	8006884 <_dtoa_r+0x5a4>
 80067fa:	494e      	ldr	r1, [pc, #312]	; (8006934 <_dtoa_r+0x654>)
 80067fc:	2000      	movs	r0, #0
 80067fe:	f7fa f82d 	bl	800085c <__aeabi_ddiv>
 8006802:	ec53 2b19 	vmov	r2, r3, d9
 8006806:	f7f9 fd47 	bl	8000298 <__aeabi_dsub>
 800680a:	9d00      	ldr	r5, [sp, #0]
 800680c:	ec41 0b19 	vmov	d9, r0, r1
 8006810:	4649      	mov	r1, r9
 8006812:	4640      	mov	r0, r8
 8006814:	f7fa f9a8 	bl	8000b68 <__aeabi_d2iz>
 8006818:	4606      	mov	r6, r0
 800681a:	f7f9 fe8b 	bl	8000534 <__aeabi_i2d>
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	4640      	mov	r0, r8
 8006824:	4649      	mov	r1, r9
 8006826:	f7f9 fd37 	bl	8000298 <__aeabi_dsub>
 800682a:	3630      	adds	r6, #48	; 0x30
 800682c:	f805 6b01 	strb.w	r6, [r5], #1
 8006830:	ec53 2b19 	vmov	r2, r3, d9
 8006834:	4680      	mov	r8, r0
 8006836:	4689      	mov	r9, r1
 8006838:	f7fa f958 	bl	8000aec <__aeabi_dcmplt>
 800683c:	2800      	cmp	r0, #0
 800683e:	d164      	bne.n	800690a <_dtoa_r+0x62a>
 8006840:	4642      	mov	r2, r8
 8006842:	464b      	mov	r3, r9
 8006844:	4937      	ldr	r1, [pc, #220]	; (8006924 <_dtoa_r+0x644>)
 8006846:	2000      	movs	r0, #0
 8006848:	f7f9 fd26 	bl	8000298 <__aeabi_dsub>
 800684c:	ec53 2b19 	vmov	r2, r3, d9
 8006850:	f7fa f94c 	bl	8000aec <__aeabi_dcmplt>
 8006854:	2800      	cmp	r0, #0
 8006856:	f040 80b6 	bne.w	80069c6 <_dtoa_r+0x6e6>
 800685a:	9b02      	ldr	r3, [sp, #8]
 800685c:	429d      	cmp	r5, r3
 800685e:	f43f af7c 	beq.w	800675a <_dtoa_r+0x47a>
 8006862:	4b31      	ldr	r3, [pc, #196]	; (8006928 <_dtoa_r+0x648>)
 8006864:	ec51 0b19 	vmov	r0, r1, d9
 8006868:	2200      	movs	r2, #0
 800686a:	f7f9 fecd 	bl	8000608 <__aeabi_dmul>
 800686e:	4b2e      	ldr	r3, [pc, #184]	; (8006928 <_dtoa_r+0x648>)
 8006870:	ec41 0b19 	vmov	d9, r0, r1
 8006874:	2200      	movs	r2, #0
 8006876:	4640      	mov	r0, r8
 8006878:	4649      	mov	r1, r9
 800687a:	f7f9 fec5 	bl	8000608 <__aeabi_dmul>
 800687e:	4680      	mov	r8, r0
 8006880:	4689      	mov	r9, r1
 8006882:	e7c5      	b.n	8006810 <_dtoa_r+0x530>
 8006884:	ec51 0b17 	vmov	r0, r1, d7
 8006888:	f7f9 febe 	bl	8000608 <__aeabi_dmul>
 800688c:	9b02      	ldr	r3, [sp, #8]
 800688e:	9d00      	ldr	r5, [sp, #0]
 8006890:	930f      	str	r3, [sp, #60]	; 0x3c
 8006892:	ec41 0b19 	vmov	d9, r0, r1
 8006896:	4649      	mov	r1, r9
 8006898:	4640      	mov	r0, r8
 800689a:	f7fa f965 	bl	8000b68 <__aeabi_d2iz>
 800689e:	4606      	mov	r6, r0
 80068a0:	f7f9 fe48 	bl	8000534 <__aeabi_i2d>
 80068a4:	3630      	adds	r6, #48	; 0x30
 80068a6:	4602      	mov	r2, r0
 80068a8:	460b      	mov	r3, r1
 80068aa:	4640      	mov	r0, r8
 80068ac:	4649      	mov	r1, r9
 80068ae:	f7f9 fcf3 	bl	8000298 <__aeabi_dsub>
 80068b2:	f805 6b01 	strb.w	r6, [r5], #1
 80068b6:	9b02      	ldr	r3, [sp, #8]
 80068b8:	429d      	cmp	r5, r3
 80068ba:	4680      	mov	r8, r0
 80068bc:	4689      	mov	r9, r1
 80068be:	f04f 0200 	mov.w	r2, #0
 80068c2:	d124      	bne.n	800690e <_dtoa_r+0x62e>
 80068c4:	4b1b      	ldr	r3, [pc, #108]	; (8006934 <_dtoa_r+0x654>)
 80068c6:	ec51 0b19 	vmov	r0, r1, d9
 80068ca:	f7f9 fce7 	bl	800029c <__adddf3>
 80068ce:	4602      	mov	r2, r0
 80068d0:	460b      	mov	r3, r1
 80068d2:	4640      	mov	r0, r8
 80068d4:	4649      	mov	r1, r9
 80068d6:	f7fa f927 	bl	8000b28 <__aeabi_dcmpgt>
 80068da:	2800      	cmp	r0, #0
 80068dc:	d173      	bne.n	80069c6 <_dtoa_r+0x6e6>
 80068de:	ec53 2b19 	vmov	r2, r3, d9
 80068e2:	4914      	ldr	r1, [pc, #80]	; (8006934 <_dtoa_r+0x654>)
 80068e4:	2000      	movs	r0, #0
 80068e6:	f7f9 fcd7 	bl	8000298 <__aeabi_dsub>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	4640      	mov	r0, r8
 80068f0:	4649      	mov	r1, r9
 80068f2:	f7fa f8fb 	bl	8000aec <__aeabi_dcmplt>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	f43f af2f 	beq.w	800675a <_dtoa_r+0x47a>
 80068fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80068fe:	1e6b      	subs	r3, r5, #1
 8006900:	930f      	str	r3, [sp, #60]	; 0x3c
 8006902:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006906:	2b30      	cmp	r3, #48	; 0x30
 8006908:	d0f8      	beq.n	80068fc <_dtoa_r+0x61c>
 800690a:	46bb      	mov	fp, r7
 800690c:	e04a      	b.n	80069a4 <_dtoa_r+0x6c4>
 800690e:	4b06      	ldr	r3, [pc, #24]	; (8006928 <_dtoa_r+0x648>)
 8006910:	f7f9 fe7a 	bl	8000608 <__aeabi_dmul>
 8006914:	4680      	mov	r8, r0
 8006916:	4689      	mov	r9, r1
 8006918:	e7bd      	b.n	8006896 <_dtoa_r+0x5b6>
 800691a:	bf00      	nop
 800691c:	08008548 	.word	0x08008548
 8006920:	08008520 	.word	0x08008520
 8006924:	3ff00000 	.word	0x3ff00000
 8006928:	40240000 	.word	0x40240000
 800692c:	401c0000 	.word	0x401c0000
 8006930:	40140000 	.word	0x40140000
 8006934:	3fe00000 	.word	0x3fe00000
 8006938:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800693c:	9d00      	ldr	r5, [sp, #0]
 800693e:	4642      	mov	r2, r8
 8006940:	464b      	mov	r3, r9
 8006942:	4630      	mov	r0, r6
 8006944:	4639      	mov	r1, r7
 8006946:	f7f9 ff89 	bl	800085c <__aeabi_ddiv>
 800694a:	f7fa f90d 	bl	8000b68 <__aeabi_d2iz>
 800694e:	9001      	str	r0, [sp, #4]
 8006950:	f7f9 fdf0 	bl	8000534 <__aeabi_i2d>
 8006954:	4642      	mov	r2, r8
 8006956:	464b      	mov	r3, r9
 8006958:	f7f9 fe56 	bl	8000608 <__aeabi_dmul>
 800695c:	4602      	mov	r2, r0
 800695e:	460b      	mov	r3, r1
 8006960:	4630      	mov	r0, r6
 8006962:	4639      	mov	r1, r7
 8006964:	f7f9 fc98 	bl	8000298 <__aeabi_dsub>
 8006968:	9e01      	ldr	r6, [sp, #4]
 800696a:	9f04      	ldr	r7, [sp, #16]
 800696c:	3630      	adds	r6, #48	; 0x30
 800696e:	f805 6b01 	strb.w	r6, [r5], #1
 8006972:	9e00      	ldr	r6, [sp, #0]
 8006974:	1bae      	subs	r6, r5, r6
 8006976:	42b7      	cmp	r7, r6
 8006978:	4602      	mov	r2, r0
 800697a:	460b      	mov	r3, r1
 800697c:	d134      	bne.n	80069e8 <_dtoa_r+0x708>
 800697e:	f7f9 fc8d 	bl	800029c <__adddf3>
 8006982:	4642      	mov	r2, r8
 8006984:	464b      	mov	r3, r9
 8006986:	4606      	mov	r6, r0
 8006988:	460f      	mov	r7, r1
 800698a:	f7fa f8cd 	bl	8000b28 <__aeabi_dcmpgt>
 800698e:	b9c8      	cbnz	r0, 80069c4 <_dtoa_r+0x6e4>
 8006990:	4642      	mov	r2, r8
 8006992:	464b      	mov	r3, r9
 8006994:	4630      	mov	r0, r6
 8006996:	4639      	mov	r1, r7
 8006998:	f7fa f89e 	bl	8000ad8 <__aeabi_dcmpeq>
 800699c:	b110      	cbz	r0, 80069a4 <_dtoa_r+0x6c4>
 800699e:	9b01      	ldr	r3, [sp, #4]
 80069a0:	07db      	lsls	r3, r3, #31
 80069a2:	d40f      	bmi.n	80069c4 <_dtoa_r+0x6e4>
 80069a4:	4651      	mov	r1, sl
 80069a6:	4620      	mov	r0, r4
 80069a8:	f000 fbcc 	bl	8007144 <_Bfree>
 80069ac:	2300      	movs	r3, #0
 80069ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80069b0:	702b      	strb	r3, [r5, #0]
 80069b2:	f10b 0301 	add.w	r3, fp, #1
 80069b6:	6013      	str	r3, [r2, #0]
 80069b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f43f ace2 	beq.w	8006384 <_dtoa_r+0xa4>
 80069c0:	601d      	str	r5, [r3, #0]
 80069c2:	e4df      	b.n	8006384 <_dtoa_r+0xa4>
 80069c4:	465f      	mov	r7, fp
 80069c6:	462b      	mov	r3, r5
 80069c8:	461d      	mov	r5, r3
 80069ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069ce:	2a39      	cmp	r2, #57	; 0x39
 80069d0:	d106      	bne.n	80069e0 <_dtoa_r+0x700>
 80069d2:	9a00      	ldr	r2, [sp, #0]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d1f7      	bne.n	80069c8 <_dtoa_r+0x6e8>
 80069d8:	9900      	ldr	r1, [sp, #0]
 80069da:	2230      	movs	r2, #48	; 0x30
 80069dc:	3701      	adds	r7, #1
 80069de:	700a      	strb	r2, [r1, #0]
 80069e0:	781a      	ldrb	r2, [r3, #0]
 80069e2:	3201      	adds	r2, #1
 80069e4:	701a      	strb	r2, [r3, #0]
 80069e6:	e790      	b.n	800690a <_dtoa_r+0x62a>
 80069e8:	4ba3      	ldr	r3, [pc, #652]	; (8006c78 <_dtoa_r+0x998>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	f7f9 fe0c 	bl	8000608 <__aeabi_dmul>
 80069f0:	2200      	movs	r2, #0
 80069f2:	2300      	movs	r3, #0
 80069f4:	4606      	mov	r6, r0
 80069f6:	460f      	mov	r7, r1
 80069f8:	f7fa f86e 	bl	8000ad8 <__aeabi_dcmpeq>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d09e      	beq.n	800693e <_dtoa_r+0x65e>
 8006a00:	e7d0      	b.n	80069a4 <_dtoa_r+0x6c4>
 8006a02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a04:	2a00      	cmp	r2, #0
 8006a06:	f000 80ca 	beq.w	8006b9e <_dtoa_r+0x8be>
 8006a0a:	9a07      	ldr	r2, [sp, #28]
 8006a0c:	2a01      	cmp	r2, #1
 8006a0e:	f300 80ad 	bgt.w	8006b6c <_dtoa_r+0x88c>
 8006a12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a14:	2a00      	cmp	r2, #0
 8006a16:	f000 80a5 	beq.w	8006b64 <_dtoa_r+0x884>
 8006a1a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a1e:	9e08      	ldr	r6, [sp, #32]
 8006a20:	9d05      	ldr	r5, [sp, #20]
 8006a22:	9a05      	ldr	r2, [sp, #20]
 8006a24:	441a      	add	r2, r3
 8006a26:	9205      	str	r2, [sp, #20]
 8006a28:	9a06      	ldr	r2, [sp, #24]
 8006a2a:	2101      	movs	r1, #1
 8006a2c:	441a      	add	r2, r3
 8006a2e:	4620      	mov	r0, r4
 8006a30:	9206      	str	r2, [sp, #24]
 8006a32:	f000 fc3d 	bl	80072b0 <__i2b>
 8006a36:	4607      	mov	r7, r0
 8006a38:	b165      	cbz	r5, 8006a54 <_dtoa_r+0x774>
 8006a3a:	9b06      	ldr	r3, [sp, #24]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	dd09      	ble.n	8006a54 <_dtoa_r+0x774>
 8006a40:	42ab      	cmp	r3, r5
 8006a42:	9a05      	ldr	r2, [sp, #20]
 8006a44:	bfa8      	it	ge
 8006a46:	462b      	movge	r3, r5
 8006a48:	1ad2      	subs	r2, r2, r3
 8006a4a:	9205      	str	r2, [sp, #20]
 8006a4c:	9a06      	ldr	r2, [sp, #24]
 8006a4e:	1aed      	subs	r5, r5, r3
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	9306      	str	r3, [sp, #24]
 8006a54:	9b08      	ldr	r3, [sp, #32]
 8006a56:	b1f3      	cbz	r3, 8006a96 <_dtoa_r+0x7b6>
 8006a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 80a3 	beq.w	8006ba6 <_dtoa_r+0x8c6>
 8006a60:	2e00      	cmp	r6, #0
 8006a62:	dd10      	ble.n	8006a86 <_dtoa_r+0x7a6>
 8006a64:	4639      	mov	r1, r7
 8006a66:	4632      	mov	r2, r6
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f000 fce1 	bl	8007430 <__pow5mult>
 8006a6e:	4652      	mov	r2, sl
 8006a70:	4601      	mov	r1, r0
 8006a72:	4607      	mov	r7, r0
 8006a74:	4620      	mov	r0, r4
 8006a76:	f000 fc31 	bl	80072dc <__multiply>
 8006a7a:	4651      	mov	r1, sl
 8006a7c:	4680      	mov	r8, r0
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f000 fb60 	bl	8007144 <_Bfree>
 8006a84:	46c2      	mov	sl, r8
 8006a86:	9b08      	ldr	r3, [sp, #32]
 8006a88:	1b9a      	subs	r2, r3, r6
 8006a8a:	d004      	beq.n	8006a96 <_dtoa_r+0x7b6>
 8006a8c:	4651      	mov	r1, sl
 8006a8e:	4620      	mov	r0, r4
 8006a90:	f000 fcce 	bl	8007430 <__pow5mult>
 8006a94:	4682      	mov	sl, r0
 8006a96:	2101      	movs	r1, #1
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f000 fc09 	bl	80072b0 <__i2b>
 8006a9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	4606      	mov	r6, r0
 8006aa4:	f340 8081 	ble.w	8006baa <_dtoa_r+0x8ca>
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	4601      	mov	r1, r0
 8006aac:	4620      	mov	r0, r4
 8006aae:	f000 fcbf 	bl	8007430 <__pow5mult>
 8006ab2:	9b07      	ldr	r3, [sp, #28]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	4606      	mov	r6, r0
 8006ab8:	dd7a      	ble.n	8006bb0 <_dtoa_r+0x8d0>
 8006aba:	f04f 0800 	mov.w	r8, #0
 8006abe:	6933      	ldr	r3, [r6, #16]
 8006ac0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006ac4:	6918      	ldr	r0, [r3, #16]
 8006ac6:	f000 fba5 	bl	8007214 <__hi0bits>
 8006aca:	f1c0 0020 	rsb	r0, r0, #32
 8006ace:	9b06      	ldr	r3, [sp, #24]
 8006ad0:	4418      	add	r0, r3
 8006ad2:	f010 001f 	ands.w	r0, r0, #31
 8006ad6:	f000 8094 	beq.w	8006c02 <_dtoa_r+0x922>
 8006ada:	f1c0 0320 	rsb	r3, r0, #32
 8006ade:	2b04      	cmp	r3, #4
 8006ae0:	f340 8085 	ble.w	8006bee <_dtoa_r+0x90e>
 8006ae4:	9b05      	ldr	r3, [sp, #20]
 8006ae6:	f1c0 001c 	rsb	r0, r0, #28
 8006aea:	4403      	add	r3, r0
 8006aec:	9305      	str	r3, [sp, #20]
 8006aee:	9b06      	ldr	r3, [sp, #24]
 8006af0:	4403      	add	r3, r0
 8006af2:	4405      	add	r5, r0
 8006af4:	9306      	str	r3, [sp, #24]
 8006af6:	9b05      	ldr	r3, [sp, #20]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	dd05      	ble.n	8006b08 <_dtoa_r+0x828>
 8006afc:	4651      	mov	r1, sl
 8006afe:	461a      	mov	r2, r3
 8006b00:	4620      	mov	r0, r4
 8006b02:	f000 fcef 	bl	80074e4 <__lshift>
 8006b06:	4682      	mov	sl, r0
 8006b08:	9b06      	ldr	r3, [sp, #24]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	dd05      	ble.n	8006b1a <_dtoa_r+0x83a>
 8006b0e:	4631      	mov	r1, r6
 8006b10:	461a      	mov	r2, r3
 8006b12:	4620      	mov	r0, r4
 8006b14:	f000 fce6 	bl	80074e4 <__lshift>
 8006b18:	4606      	mov	r6, r0
 8006b1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d072      	beq.n	8006c06 <_dtoa_r+0x926>
 8006b20:	4631      	mov	r1, r6
 8006b22:	4650      	mov	r0, sl
 8006b24:	f000 fd4a 	bl	80075bc <__mcmp>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	da6c      	bge.n	8006c06 <_dtoa_r+0x926>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	4651      	mov	r1, sl
 8006b30:	220a      	movs	r2, #10
 8006b32:	4620      	mov	r0, r4
 8006b34:	f000 fb28 	bl	8007188 <__multadd>
 8006b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b3a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006b3e:	4682      	mov	sl, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 81b0 	beq.w	8006ea6 <_dtoa_r+0xbc6>
 8006b46:	2300      	movs	r3, #0
 8006b48:	4639      	mov	r1, r7
 8006b4a:	220a      	movs	r2, #10
 8006b4c:	4620      	mov	r0, r4
 8006b4e:	f000 fb1b 	bl	8007188 <__multadd>
 8006b52:	9b01      	ldr	r3, [sp, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	4607      	mov	r7, r0
 8006b58:	f300 8096 	bgt.w	8006c88 <_dtoa_r+0x9a8>
 8006b5c:	9b07      	ldr	r3, [sp, #28]
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	dc59      	bgt.n	8006c16 <_dtoa_r+0x936>
 8006b62:	e091      	b.n	8006c88 <_dtoa_r+0x9a8>
 8006b64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006b6a:	e758      	b.n	8006a1e <_dtoa_r+0x73e>
 8006b6c:	9b04      	ldr	r3, [sp, #16]
 8006b6e:	1e5e      	subs	r6, r3, #1
 8006b70:	9b08      	ldr	r3, [sp, #32]
 8006b72:	42b3      	cmp	r3, r6
 8006b74:	bfbf      	itttt	lt
 8006b76:	9b08      	ldrlt	r3, [sp, #32]
 8006b78:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006b7a:	9608      	strlt	r6, [sp, #32]
 8006b7c:	1af3      	sublt	r3, r6, r3
 8006b7e:	bfb4      	ite	lt
 8006b80:	18d2      	addlt	r2, r2, r3
 8006b82:	1b9e      	subge	r6, r3, r6
 8006b84:	9b04      	ldr	r3, [sp, #16]
 8006b86:	bfbc      	itt	lt
 8006b88:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006b8a:	2600      	movlt	r6, #0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	bfb7      	itett	lt
 8006b90:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006b94:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006b98:	1a9d      	sublt	r5, r3, r2
 8006b9a:	2300      	movlt	r3, #0
 8006b9c:	e741      	b.n	8006a22 <_dtoa_r+0x742>
 8006b9e:	9e08      	ldr	r6, [sp, #32]
 8006ba0:	9d05      	ldr	r5, [sp, #20]
 8006ba2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006ba4:	e748      	b.n	8006a38 <_dtoa_r+0x758>
 8006ba6:	9a08      	ldr	r2, [sp, #32]
 8006ba8:	e770      	b.n	8006a8c <_dtoa_r+0x7ac>
 8006baa:	9b07      	ldr	r3, [sp, #28]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	dc19      	bgt.n	8006be4 <_dtoa_r+0x904>
 8006bb0:	9b02      	ldr	r3, [sp, #8]
 8006bb2:	b9bb      	cbnz	r3, 8006be4 <_dtoa_r+0x904>
 8006bb4:	9b03      	ldr	r3, [sp, #12]
 8006bb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bba:	b99b      	cbnz	r3, 8006be4 <_dtoa_r+0x904>
 8006bbc:	9b03      	ldr	r3, [sp, #12]
 8006bbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bc2:	0d1b      	lsrs	r3, r3, #20
 8006bc4:	051b      	lsls	r3, r3, #20
 8006bc6:	b183      	cbz	r3, 8006bea <_dtoa_r+0x90a>
 8006bc8:	9b05      	ldr	r3, [sp, #20]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	9305      	str	r3, [sp, #20]
 8006bce:	9b06      	ldr	r3, [sp, #24]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	9306      	str	r3, [sp, #24]
 8006bd4:	f04f 0801 	mov.w	r8, #1
 8006bd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	f47f af6f 	bne.w	8006abe <_dtoa_r+0x7de>
 8006be0:	2001      	movs	r0, #1
 8006be2:	e774      	b.n	8006ace <_dtoa_r+0x7ee>
 8006be4:	f04f 0800 	mov.w	r8, #0
 8006be8:	e7f6      	b.n	8006bd8 <_dtoa_r+0x8f8>
 8006bea:	4698      	mov	r8, r3
 8006bec:	e7f4      	b.n	8006bd8 <_dtoa_r+0x8f8>
 8006bee:	d082      	beq.n	8006af6 <_dtoa_r+0x816>
 8006bf0:	9a05      	ldr	r2, [sp, #20]
 8006bf2:	331c      	adds	r3, #28
 8006bf4:	441a      	add	r2, r3
 8006bf6:	9205      	str	r2, [sp, #20]
 8006bf8:	9a06      	ldr	r2, [sp, #24]
 8006bfa:	441a      	add	r2, r3
 8006bfc:	441d      	add	r5, r3
 8006bfe:	9206      	str	r2, [sp, #24]
 8006c00:	e779      	b.n	8006af6 <_dtoa_r+0x816>
 8006c02:	4603      	mov	r3, r0
 8006c04:	e7f4      	b.n	8006bf0 <_dtoa_r+0x910>
 8006c06:	9b04      	ldr	r3, [sp, #16]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	dc37      	bgt.n	8006c7c <_dtoa_r+0x99c>
 8006c0c:	9b07      	ldr	r3, [sp, #28]
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	dd34      	ble.n	8006c7c <_dtoa_r+0x99c>
 8006c12:	9b04      	ldr	r3, [sp, #16]
 8006c14:	9301      	str	r3, [sp, #4]
 8006c16:	9b01      	ldr	r3, [sp, #4]
 8006c18:	b963      	cbnz	r3, 8006c34 <_dtoa_r+0x954>
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	2205      	movs	r2, #5
 8006c1e:	4620      	mov	r0, r4
 8006c20:	f000 fab2 	bl	8007188 <__multadd>
 8006c24:	4601      	mov	r1, r0
 8006c26:	4606      	mov	r6, r0
 8006c28:	4650      	mov	r0, sl
 8006c2a:	f000 fcc7 	bl	80075bc <__mcmp>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	f73f adbb 	bgt.w	80067aa <_dtoa_r+0x4ca>
 8006c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c36:	9d00      	ldr	r5, [sp, #0]
 8006c38:	ea6f 0b03 	mvn.w	fp, r3
 8006c3c:	f04f 0800 	mov.w	r8, #0
 8006c40:	4631      	mov	r1, r6
 8006c42:	4620      	mov	r0, r4
 8006c44:	f000 fa7e 	bl	8007144 <_Bfree>
 8006c48:	2f00      	cmp	r7, #0
 8006c4a:	f43f aeab 	beq.w	80069a4 <_dtoa_r+0x6c4>
 8006c4e:	f1b8 0f00 	cmp.w	r8, #0
 8006c52:	d005      	beq.n	8006c60 <_dtoa_r+0x980>
 8006c54:	45b8      	cmp	r8, r7
 8006c56:	d003      	beq.n	8006c60 <_dtoa_r+0x980>
 8006c58:	4641      	mov	r1, r8
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	f000 fa72 	bl	8007144 <_Bfree>
 8006c60:	4639      	mov	r1, r7
 8006c62:	4620      	mov	r0, r4
 8006c64:	f000 fa6e 	bl	8007144 <_Bfree>
 8006c68:	e69c      	b.n	80069a4 <_dtoa_r+0x6c4>
 8006c6a:	2600      	movs	r6, #0
 8006c6c:	4637      	mov	r7, r6
 8006c6e:	e7e1      	b.n	8006c34 <_dtoa_r+0x954>
 8006c70:	46bb      	mov	fp, r7
 8006c72:	4637      	mov	r7, r6
 8006c74:	e599      	b.n	80067aa <_dtoa_r+0x4ca>
 8006c76:	bf00      	nop
 8006c78:	40240000 	.word	0x40240000
 8006c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f000 80c8 	beq.w	8006e14 <_dtoa_r+0xb34>
 8006c84:	9b04      	ldr	r3, [sp, #16]
 8006c86:	9301      	str	r3, [sp, #4]
 8006c88:	2d00      	cmp	r5, #0
 8006c8a:	dd05      	ble.n	8006c98 <_dtoa_r+0x9b8>
 8006c8c:	4639      	mov	r1, r7
 8006c8e:	462a      	mov	r2, r5
 8006c90:	4620      	mov	r0, r4
 8006c92:	f000 fc27 	bl	80074e4 <__lshift>
 8006c96:	4607      	mov	r7, r0
 8006c98:	f1b8 0f00 	cmp.w	r8, #0
 8006c9c:	d05b      	beq.n	8006d56 <_dtoa_r+0xa76>
 8006c9e:	6879      	ldr	r1, [r7, #4]
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	f000 fa0f 	bl	80070c4 <_Balloc>
 8006ca6:	4605      	mov	r5, r0
 8006ca8:	b928      	cbnz	r0, 8006cb6 <_dtoa_r+0x9d6>
 8006caa:	4b83      	ldr	r3, [pc, #524]	; (8006eb8 <_dtoa_r+0xbd8>)
 8006cac:	4602      	mov	r2, r0
 8006cae:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006cb2:	f7ff bb2e 	b.w	8006312 <_dtoa_r+0x32>
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	3202      	adds	r2, #2
 8006cba:	0092      	lsls	r2, r2, #2
 8006cbc:	f107 010c 	add.w	r1, r7, #12
 8006cc0:	300c      	adds	r0, #12
 8006cc2:	f000 ffab 	bl	8007c1c <memcpy>
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	4629      	mov	r1, r5
 8006cca:	4620      	mov	r0, r4
 8006ccc:	f000 fc0a 	bl	80074e4 <__lshift>
 8006cd0:	9b00      	ldr	r3, [sp, #0]
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	9304      	str	r3, [sp, #16]
 8006cd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cda:	4413      	add	r3, r2
 8006cdc:	9308      	str	r3, [sp, #32]
 8006cde:	9b02      	ldr	r3, [sp, #8]
 8006ce0:	f003 0301 	and.w	r3, r3, #1
 8006ce4:	46b8      	mov	r8, r7
 8006ce6:	9306      	str	r3, [sp, #24]
 8006ce8:	4607      	mov	r7, r0
 8006cea:	9b04      	ldr	r3, [sp, #16]
 8006cec:	4631      	mov	r1, r6
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	4650      	mov	r0, sl
 8006cf2:	9301      	str	r3, [sp, #4]
 8006cf4:	f7ff fa6b 	bl	80061ce <quorem>
 8006cf8:	4641      	mov	r1, r8
 8006cfa:	9002      	str	r0, [sp, #8]
 8006cfc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006d00:	4650      	mov	r0, sl
 8006d02:	f000 fc5b 	bl	80075bc <__mcmp>
 8006d06:	463a      	mov	r2, r7
 8006d08:	9005      	str	r0, [sp, #20]
 8006d0a:	4631      	mov	r1, r6
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	f000 fc71 	bl	80075f4 <__mdiff>
 8006d12:	68c2      	ldr	r2, [r0, #12]
 8006d14:	4605      	mov	r5, r0
 8006d16:	bb02      	cbnz	r2, 8006d5a <_dtoa_r+0xa7a>
 8006d18:	4601      	mov	r1, r0
 8006d1a:	4650      	mov	r0, sl
 8006d1c:	f000 fc4e 	bl	80075bc <__mcmp>
 8006d20:	4602      	mov	r2, r0
 8006d22:	4629      	mov	r1, r5
 8006d24:	4620      	mov	r0, r4
 8006d26:	9209      	str	r2, [sp, #36]	; 0x24
 8006d28:	f000 fa0c 	bl	8007144 <_Bfree>
 8006d2c:	9b07      	ldr	r3, [sp, #28]
 8006d2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d30:	9d04      	ldr	r5, [sp, #16]
 8006d32:	ea43 0102 	orr.w	r1, r3, r2
 8006d36:	9b06      	ldr	r3, [sp, #24]
 8006d38:	4319      	orrs	r1, r3
 8006d3a:	d110      	bne.n	8006d5e <_dtoa_r+0xa7e>
 8006d3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006d40:	d029      	beq.n	8006d96 <_dtoa_r+0xab6>
 8006d42:	9b05      	ldr	r3, [sp, #20]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	dd02      	ble.n	8006d4e <_dtoa_r+0xa6e>
 8006d48:	9b02      	ldr	r3, [sp, #8]
 8006d4a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006d4e:	9b01      	ldr	r3, [sp, #4]
 8006d50:	f883 9000 	strb.w	r9, [r3]
 8006d54:	e774      	b.n	8006c40 <_dtoa_r+0x960>
 8006d56:	4638      	mov	r0, r7
 8006d58:	e7ba      	b.n	8006cd0 <_dtoa_r+0x9f0>
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	e7e1      	b.n	8006d22 <_dtoa_r+0xa42>
 8006d5e:	9b05      	ldr	r3, [sp, #20]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	db04      	blt.n	8006d6e <_dtoa_r+0xa8e>
 8006d64:	9907      	ldr	r1, [sp, #28]
 8006d66:	430b      	orrs	r3, r1
 8006d68:	9906      	ldr	r1, [sp, #24]
 8006d6a:	430b      	orrs	r3, r1
 8006d6c:	d120      	bne.n	8006db0 <_dtoa_r+0xad0>
 8006d6e:	2a00      	cmp	r2, #0
 8006d70:	dded      	ble.n	8006d4e <_dtoa_r+0xa6e>
 8006d72:	4651      	mov	r1, sl
 8006d74:	2201      	movs	r2, #1
 8006d76:	4620      	mov	r0, r4
 8006d78:	f000 fbb4 	bl	80074e4 <__lshift>
 8006d7c:	4631      	mov	r1, r6
 8006d7e:	4682      	mov	sl, r0
 8006d80:	f000 fc1c 	bl	80075bc <__mcmp>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	dc03      	bgt.n	8006d90 <_dtoa_r+0xab0>
 8006d88:	d1e1      	bne.n	8006d4e <_dtoa_r+0xa6e>
 8006d8a:	f019 0f01 	tst.w	r9, #1
 8006d8e:	d0de      	beq.n	8006d4e <_dtoa_r+0xa6e>
 8006d90:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006d94:	d1d8      	bne.n	8006d48 <_dtoa_r+0xa68>
 8006d96:	9a01      	ldr	r2, [sp, #4]
 8006d98:	2339      	movs	r3, #57	; 0x39
 8006d9a:	7013      	strb	r3, [r2, #0]
 8006d9c:	462b      	mov	r3, r5
 8006d9e:	461d      	mov	r5, r3
 8006da0:	3b01      	subs	r3, #1
 8006da2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006da6:	2a39      	cmp	r2, #57	; 0x39
 8006da8:	d06c      	beq.n	8006e84 <_dtoa_r+0xba4>
 8006daa:	3201      	adds	r2, #1
 8006dac:	701a      	strb	r2, [r3, #0]
 8006dae:	e747      	b.n	8006c40 <_dtoa_r+0x960>
 8006db0:	2a00      	cmp	r2, #0
 8006db2:	dd07      	ble.n	8006dc4 <_dtoa_r+0xae4>
 8006db4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006db8:	d0ed      	beq.n	8006d96 <_dtoa_r+0xab6>
 8006dba:	9a01      	ldr	r2, [sp, #4]
 8006dbc:	f109 0301 	add.w	r3, r9, #1
 8006dc0:	7013      	strb	r3, [r2, #0]
 8006dc2:	e73d      	b.n	8006c40 <_dtoa_r+0x960>
 8006dc4:	9b04      	ldr	r3, [sp, #16]
 8006dc6:	9a08      	ldr	r2, [sp, #32]
 8006dc8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d043      	beq.n	8006e58 <_dtoa_r+0xb78>
 8006dd0:	4651      	mov	r1, sl
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	220a      	movs	r2, #10
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f000 f9d6 	bl	8007188 <__multadd>
 8006ddc:	45b8      	cmp	r8, r7
 8006dde:	4682      	mov	sl, r0
 8006de0:	f04f 0300 	mov.w	r3, #0
 8006de4:	f04f 020a 	mov.w	r2, #10
 8006de8:	4641      	mov	r1, r8
 8006dea:	4620      	mov	r0, r4
 8006dec:	d107      	bne.n	8006dfe <_dtoa_r+0xb1e>
 8006dee:	f000 f9cb 	bl	8007188 <__multadd>
 8006df2:	4680      	mov	r8, r0
 8006df4:	4607      	mov	r7, r0
 8006df6:	9b04      	ldr	r3, [sp, #16]
 8006df8:	3301      	adds	r3, #1
 8006dfa:	9304      	str	r3, [sp, #16]
 8006dfc:	e775      	b.n	8006cea <_dtoa_r+0xa0a>
 8006dfe:	f000 f9c3 	bl	8007188 <__multadd>
 8006e02:	4639      	mov	r1, r7
 8006e04:	4680      	mov	r8, r0
 8006e06:	2300      	movs	r3, #0
 8006e08:	220a      	movs	r2, #10
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f000 f9bc 	bl	8007188 <__multadd>
 8006e10:	4607      	mov	r7, r0
 8006e12:	e7f0      	b.n	8006df6 <_dtoa_r+0xb16>
 8006e14:	9b04      	ldr	r3, [sp, #16]
 8006e16:	9301      	str	r3, [sp, #4]
 8006e18:	9d00      	ldr	r5, [sp, #0]
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4650      	mov	r0, sl
 8006e1e:	f7ff f9d6 	bl	80061ce <quorem>
 8006e22:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006e26:	9b00      	ldr	r3, [sp, #0]
 8006e28:	f805 9b01 	strb.w	r9, [r5], #1
 8006e2c:	1aea      	subs	r2, r5, r3
 8006e2e:	9b01      	ldr	r3, [sp, #4]
 8006e30:	4293      	cmp	r3, r2
 8006e32:	dd07      	ble.n	8006e44 <_dtoa_r+0xb64>
 8006e34:	4651      	mov	r1, sl
 8006e36:	2300      	movs	r3, #0
 8006e38:	220a      	movs	r2, #10
 8006e3a:	4620      	mov	r0, r4
 8006e3c:	f000 f9a4 	bl	8007188 <__multadd>
 8006e40:	4682      	mov	sl, r0
 8006e42:	e7ea      	b.n	8006e1a <_dtoa_r+0xb3a>
 8006e44:	9b01      	ldr	r3, [sp, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	bfc8      	it	gt
 8006e4a:	461d      	movgt	r5, r3
 8006e4c:	9b00      	ldr	r3, [sp, #0]
 8006e4e:	bfd8      	it	le
 8006e50:	2501      	movle	r5, #1
 8006e52:	441d      	add	r5, r3
 8006e54:	f04f 0800 	mov.w	r8, #0
 8006e58:	4651      	mov	r1, sl
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	4620      	mov	r0, r4
 8006e5e:	f000 fb41 	bl	80074e4 <__lshift>
 8006e62:	4631      	mov	r1, r6
 8006e64:	4682      	mov	sl, r0
 8006e66:	f000 fba9 	bl	80075bc <__mcmp>
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	dc96      	bgt.n	8006d9c <_dtoa_r+0xabc>
 8006e6e:	d102      	bne.n	8006e76 <_dtoa_r+0xb96>
 8006e70:	f019 0f01 	tst.w	r9, #1
 8006e74:	d192      	bne.n	8006d9c <_dtoa_r+0xabc>
 8006e76:	462b      	mov	r3, r5
 8006e78:	461d      	mov	r5, r3
 8006e7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e7e:	2a30      	cmp	r2, #48	; 0x30
 8006e80:	d0fa      	beq.n	8006e78 <_dtoa_r+0xb98>
 8006e82:	e6dd      	b.n	8006c40 <_dtoa_r+0x960>
 8006e84:	9a00      	ldr	r2, [sp, #0]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d189      	bne.n	8006d9e <_dtoa_r+0xabe>
 8006e8a:	f10b 0b01 	add.w	fp, fp, #1
 8006e8e:	2331      	movs	r3, #49	; 0x31
 8006e90:	e796      	b.n	8006dc0 <_dtoa_r+0xae0>
 8006e92:	4b0a      	ldr	r3, [pc, #40]	; (8006ebc <_dtoa_r+0xbdc>)
 8006e94:	f7ff ba99 	b.w	80063ca <_dtoa_r+0xea>
 8006e98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	f47f aa6d 	bne.w	800637a <_dtoa_r+0x9a>
 8006ea0:	4b07      	ldr	r3, [pc, #28]	; (8006ec0 <_dtoa_r+0xbe0>)
 8006ea2:	f7ff ba92 	b.w	80063ca <_dtoa_r+0xea>
 8006ea6:	9b01      	ldr	r3, [sp, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	dcb5      	bgt.n	8006e18 <_dtoa_r+0xb38>
 8006eac:	9b07      	ldr	r3, [sp, #28]
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	f73f aeb1 	bgt.w	8006c16 <_dtoa_r+0x936>
 8006eb4:	e7b0      	b.n	8006e18 <_dtoa_r+0xb38>
 8006eb6:	bf00      	nop
 8006eb8:	080084b0 	.word	0x080084b0
 8006ebc:	08008410 	.word	0x08008410
 8006ec0:	08008434 	.word	0x08008434

08006ec4 <_free_r>:
 8006ec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ec6:	2900      	cmp	r1, #0
 8006ec8:	d044      	beq.n	8006f54 <_free_r+0x90>
 8006eca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ece:	9001      	str	r0, [sp, #4]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f1a1 0404 	sub.w	r4, r1, #4
 8006ed6:	bfb8      	it	lt
 8006ed8:	18e4      	addlt	r4, r4, r3
 8006eda:	f000 f8e7 	bl	80070ac <__malloc_lock>
 8006ede:	4a1e      	ldr	r2, [pc, #120]	; (8006f58 <_free_r+0x94>)
 8006ee0:	9801      	ldr	r0, [sp, #4]
 8006ee2:	6813      	ldr	r3, [r2, #0]
 8006ee4:	b933      	cbnz	r3, 8006ef4 <_free_r+0x30>
 8006ee6:	6063      	str	r3, [r4, #4]
 8006ee8:	6014      	str	r4, [r2, #0]
 8006eea:	b003      	add	sp, #12
 8006eec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ef0:	f000 b8e2 	b.w	80070b8 <__malloc_unlock>
 8006ef4:	42a3      	cmp	r3, r4
 8006ef6:	d908      	bls.n	8006f0a <_free_r+0x46>
 8006ef8:	6825      	ldr	r5, [r4, #0]
 8006efa:	1961      	adds	r1, r4, r5
 8006efc:	428b      	cmp	r3, r1
 8006efe:	bf01      	itttt	eq
 8006f00:	6819      	ldreq	r1, [r3, #0]
 8006f02:	685b      	ldreq	r3, [r3, #4]
 8006f04:	1949      	addeq	r1, r1, r5
 8006f06:	6021      	streq	r1, [r4, #0]
 8006f08:	e7ed      	b.n	8006ee6 <_free_r+0x22>
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	b10b      	cbz	r3, 8006f14 <_free_r+0x50>
 8006f10:	42a3      	cmp	r3, r4
 8006f12:	d9fa      	bls.n	8006f0a <_free_r+0x46>
 8006f14:	6811      	ldr	r1, [r2, #0]
 8006f16:	1855      	adds	r5, r2, r1
 8006f18:	42a5      	cmp	r5, r4
 8006f1a:	d10b      	bne.n	8006f34 <_free_r+0x70>
 8006f1c:	6824      	ldr	r4, [r4, #0]
 8006f1e:	4421      	add	r1, r4
 8006f20:	1854      	adds	r4, r2, r1
 8006f22:	42a3      	cmp	r3, r4
 8006f24:	6011      	str	r1, [r2, #0]
 8006f26:	d1e0      	bne.n	8006eea <_free_r+0x26>
 8006f28:	681c      	ldr	r4, [r3, #0]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	6053      	str	r3, [r2, #4]
 8006f2e:	440c      	add	r4, r1
 8006f30:	6014      	str	r4, [r2, #0]
 8006f32:	e7da      	b.n	8006eea <_free_r+0x26>
 8006f34:	d902      	bls.n	8006f3c <_free_r+0x78>
 8006f36:	230c      	movs	r3, #12
 8006f38:	6003      	str	r3, [r0, #0]
 8006f3a:	e7d6      	b.n	8006eea <_free_r+0x26>
 8006f3c:	6825      	ldr	r5, [r4, #0]
 8006f3e:	1961      	adds	r1, r4, r5
 8006f40:	428b      	cmp	r3, r1
 8006f42:	bf04      	itt	eq
 8006f44:	6819      	ldreq	r1, [r3, #0]
 8006f46:	685b      	ldreq	r3, [r3, #4]
 8006f48:	6063      	str	r3, [r4, #4]
 8006f4a:	bf04      	itt	eq
 8006f4c:	1949      	addeq	r1, r1, r5
 8006f4e:	6021      	streq	r1, [r4, #0]
 8006f50:	6054      	str	r4, [r2, #4]
 8006f52:	e7ca      	b.n	8006eea <_free_r+0x26>
 8006f54:	b003      	add	sp, #12
 8006f56:	bd30      	pop	{r4, r5, pc}
 8006f58:	20000574 	.word	0x20000574

08006f5c <malloc>:
 8006f5c:	4b02      	ldr	r3, [pc, #8]	; (8006f68 <malloc+0xc>)
 8006f5e:	4601      	mov	r1, r0
 8006f60:	6818      	ldr	r0, [r3, #0]
 8006f62:	f000 b823 	b.w	8006fac <_malloc_r>
 8006f66:	bf00      	nop
 8006f68:	20000064 	.word	0x20000064

08006f6c <sbrk_aligned>:
 8006f6c:	b570      	push	{r4, r5, r6, lr}
 8006f6e:	4e0e      	ldr	r6, [pc, #56]	; (8006fa8 <sbrk_aligned+0x3c>)
 8006f70:	460c      	mov	r4, r1
 8006f72:	6831      	ldr	r1, [r6, #0]
 8006f74:	4605      	mov	r5, r0
 8006f76:	b911      	cbnz	r1, 8006f7e <sbrk_aligned+0x12>
 8006f78:	f000 fe40 	bl	8007bfc <_sbrk_r>
 8006f7c:	6030      	str	r0, [r6, #0]
 8006f7e:	4621      	mov	r1, r4
 8006f80:	4628      	mov	r0, r5
 8006f82:	f000 fe3b 	bl	8007bfc <_sbrk_r>
 8006f86:	1c43      	adds	r3, r0, #1
 8006f88:	d00a      	beq.n	8006fa0 <sbrk_aligned+0x34>
 8006f8a:	1cc4      	adds	r4, r0, #3
 8006f8c:	f024 0403 	bic.w	r4, r4, #3
 8006f90:	42a0      	cmp	r0, r4
 8006f92:	d007      	beq.n	8006fa4 <sbrk_aligned+0x38>
 8006f94:	1a21      	subs	r1, r4, r0
 8006f96:	4628      	mov	r0, r5
 8006f98:	f000 fe30 	bl	8007bfc <_sbrk_r>
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	d101      	bne.n	8006fa4 <sbrk_aligned+0x38>
 8006fa0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	bd70      	pop	{r4, r5, r6, pc}
 8006fa8:	20000578 	.word	0x20000578

08006fac <_malloc_r>:
 8006fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fb0:	1ccd      	adds	r5, r1, #3
 8006fb2:	f025 0503 	bic.w	r5, r5, #3
 8006fb6:	3508      	adds	r5, #8
 8006fb8:	2d0c      	cmp	r5, #12
 8006fba:	bf38      	it	cc
 8006fbc:	250c      	movcc	r5, #12
 8006fbe:	2d00      	cmp	r5, #0
 8006fc0:	4607      	mov	r7, r0
 8006fc2:	db01      	blt.n	8006fc8 <_malloc_r+0x1c>
 8006fc4:	42a9      	cmp	r1, r5
 8006fc6:	d905      	bls.n	8006fd4 <_malloc_r+0x28>
 8006fc8:	230c      	movs	r3, #12
 8006fca:	603b      	str	r3, [r7, #0]
 8006fcc:	2600      	movs	r6, #0
 8006fce:	4630      	mov	r0, r6
 8006fd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fd4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80070a8 <_malloc_r+0xfc>
 8006fd8:	f000 f868 	bl	80070ac <__malloc_lock>
 8006fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8006fe0:	461c      	mov	r4, r3
 8006fe2:	bb5c      	cbnz	r4, 800703c <_malloc_r+0x90>
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	4638      	mov	r0, r7
 8006fe8:	f7ff ffc0 	bl	8006f6c <sbrk_aligned>
 8006fec:	1c43      	adds	r3, r0, #1
 8006fee:	4604      	mov	r4, r0
 8006ff0:	d155      	bne.n	800709e <_malloc_r+0xf2>
 8006ff2:	f8d8 4000 	ldr.w	r4, [r8]
 8006ff6:	4626      	mov	r6, r4
 8006ff8:	2e00      	cmp	r6, #0
 8006ffa:	d145      	bne.n	8007088 <_malloc_r+0xdc>
 8006ffc:	2c00      	cmp	r4, #0
 8006ffe:	d048      	beq.n	8007092 <_malloc_r+0xe6>
 8007000:	6823      	ldr	r3, [r4, #0]
 8007002:	4631      	mov	r1, r6
 8007004:	4638      	mov	r0, r7
 8007006:	eb04 0903 	add.w	r9, r4, r3
 800700a:	f000 fdf7 	bl	8007bfc <_sbrk_r>
 800700e:	4581      	cmp	r9, r0
 8007010:	d13f      	bne.n	8007092 <_malloc_r+0xe6>
 8007012:	6821      	ldr	r1, [r4, #0]
 8007014:	1a6d      	subs	r5, r5, r1
 8007016:	4629      	mov	r1, r5
 8007018:	4638      	mov	r0, r7
 800701a:	f7ff ffa7 	bl	8006f6c <sbrk_aligned>
 800701e:	3001      	adds	r0, #1
 8007020:	d037      	beq.n	8007092 <_malloc_r+0xe6>
 8007022:	6823      	ldr	r3, [r4, #0]
 8007024:	442b      	add	r3, r5
 8007026:	6023      	str	r3, [r4, #0]
 8007028:	f8d8 3000 	ldr.w	r3, [r8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d038      	beq.n	80070a2 <_malloc_r+0xf6>
 8007030:	685a      	ldr	r2, [r3, #4]
 8007032:	42a2      	cmp	r2, r4
 8007034:	d12b      	bne.n	800708e <_malloc_r+0xe2>
 8007036:	2200      	movs	r2, #0
 8007038:	605a      	str	r2, [r3, #4]
 800703a:	e00f      	b.n	800705c <_malloc_r+0xb0>
 800703c:	6822      	ldr	r2, [r4, #0]
 800703e:	1b52      	subs	r2, r2, r5
 8007040:	d41f      	bmi.n	8007082 <_malloc_r+0xd6>
 8007042:	2a0b      	cmp	r2, #11
 8007044:	d917      	bls.n	8007076 <_malloc_r+0xca>
 8007046:	1961      	adds	r1, r4, r5
 8007048:	42a3      	cmp	r3, r4
 800704a:	6025      	str	r5, [r4, #0]
 800704c:	bf18      	it	ne
 800704e:	6059      	strne	r1, [r3, #4]
 8007050:	6863      	ldr	r3, [r4, #4]
 8007052:	bf08      	it	eq
 8007054:	f8c8 1000 	streq.w	r1, [r8]
 8007058:	5162      	str	r2, [r4, r5]
 800705a:	604b      	str	r3, [r1, #4]
 800705c:	4638      	mov	r0, r7
 800705e:	f104 060b 	add.w	r6, r4, #11
 8007062:	f000 f829 	bl	80070b8 <__malloc_unlock>
 8007066:	f026 0607 	bic.w	r6, r6, #7
 800706a:	1d23      	adds	r3, r4, #4
 800706c:	1af2      	subs	r2, r6, r3
 800706e:	d0ae      	beq.n	8006fce <_malloc_r+0x22>
 8007070:	1b9b      	subs	r3, r3, r6
 8007072:	50a3      	str	r3, [r4, r2]
 8007074:	e7ab      	b.n	8006fce <_malloc_r+0x22>
 8007076:	42a3      	cmp	r3, r4
 8007078:	6862      	ldr	r2, [r4, #4]
 800707a:	d1dd      	bne.n	8007038 <_malloc_r+0x8c>
 800707c:	f8c8 2000 	str.w	r2, [r8]
 8007080:	e7ec      	b.n	800705c <_malloc_r+0xb0>
 8007082:	4623      	mov	r3, r4
 8007084:	6864      	ldr	r4, [r4, #4]
 8007086:	e7ac      	b.n	8006fe2 <_malloc_r+0x36>
 8007088:	4634      	mov	r4, r6
 800708a:	6876      	ldr	r6, [r6, #4]
 800708c:	e7b4      	b.n	8006ff8 <_malloc_r+0x4c>
 800708e:	4613      	mov	r3, r2
 8007090:	e7cc      	b.n	800702c <_malloc_r+0x80>
 8007092:	230c      	movs	r3, #12
 8007094:	603b      	str	r3, [r7, #0]
 8007096:	4638      	mov	r0, r7
 8007098:	f000 f80e 	bl	80070b8 <__malloc_unlock>
 800709c:	e797      	b.n	8006fce <_malloc_r+0x22>
 800709e:	6025      	str	r5, [r4, #0]
 80070a0:	e7dc      	b.n	800705c <_malloc_r+0xb0>
 80070a2:	605b      	str	r3, [r3, #4]
 80070a4:	deff      	udf	#255	; 0xff
 80070a6:	bf00      	nop
 80070a8:	20000574 	.word	0x20000574

080070ac <__malloc_lock>:
 80070ac:	4801      	ldr	r0, [pc, #4]	; (80070b4 <__malloc_lock+0x8>)
 80070ae:	f7ff b88c 	b.w	80061ca <__retarget_lock_acquire_recursive>
 80070b2:	bf00      	nop
 80070b4:	20000570 	.word	0x20000570

080070b8 <__malloc_unlock>:
 80070b8:	4801      	ldr	r0, [pc, #4]	; (80070c0 <__malloc_unlock+0x8>)
 80070ba:	f7ff b887 	b.w	80061cc <__retarget_lock_release_recursive>
 80070be:	bf00      	nop
 80070c0:	20000570 	.word	0x20000570

080070c4 <_Balloc>:
 80070c4:	b570      	push	{r4, r5, r6, lr}
 80070c6:	69c6      	ldr	r6, [r0, #28]
 80070c8:	4604      	mov	r4, r0
 80070ca:	460d      	mov	r5, r1
 80070cc:	b976      	cbnz	r6, 80070ec <_Balloc+0x28>
 80070ce:	2010      	movs	r0, #16
 80070d0:	f7ff ff44 	bl	8006f5c <malloc>
 80070d4:	4602      	mov	r2, r0
 80070d6:	61e0      	str	r0, [r4, #28]
 80070d8:	b920      	cbnz	r0, 80070e4 <_Balloc+0x20>
 80070da:	4b18      	ldr	r3, [pc, #96]	; (800713c <_Balloc+0x78>)
 80070dc:	4818      	ldr	r0, [pc, #96]	; (8007140 <_Balloc+0x7c>)
 80070de:	216b      	movs	r1, #107	; 0x6b
 80070e0:	f000 fdaa 	bl	8007c38 <__assert_func>
 80070e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070e8:	6006      	str	r6, [r0, #0]
 80070ea:	60c6      	str	r6, [r0, #12]
 80070ec:	69e6      	ldr	r6, [r4, #28]
 80070ee:	68f3      	ldr	r3, [r6, #12]
 80070f0:	b183      	cbz	r3, 8007114 <_Balloc+0x50>
 80070f2:	69e3      	ldr	r3, [r4, #28]
 80070f4:	68db      	ldr	r3, [r3, #12]
 80070f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80070fa:	b9b8      	cbnz	r0, 800712c <_Balloc+0x68>
 80070fc:	2101      	movs	r1, #1
 80070fe:	fa01 f605 	lsl.w	r6, r1, r5
 8007102:	1d72      	adds	r2, r6, #5
 8007104:	0092      	lsls	r2, r2, #2
 8007106:	4620      	mov	r0, r4
 8007108:	f000 fdb4 	bl	8007c74 <_calloc_r>
 800710c:	b160      	cbz	r0, 8007128 <_Balloc+0x64>
 800710e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007112:	e00e      	b.n	8007132 <_Balloc+0x6e>
 8007114:	2221      	movs	r2, #33	; 0x21
 8007116:	2104      	movs	r1, #4
 8007118:	4620      	mov	r0, r4
 800711a:	f000 fdab 	bl	8007c74 <_calloc_r>
 800711e:	69e3      	ldr	r3, [r4, #28]
 8007120:	60f0      	str	r0, [r6, #12]
 8007122:	68db      	ldr	r3, [r3, #12]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d1e4      	bne.n	80070f2 <_Balloc+0x2e>
 8007128:	2000      	movs	r0, #0
 800712a:	bd70      	pop	{r4, r5, r6, pc}
 800712c:	6802      	ldr	r2, [r0, #0]
 800712e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007132:	2300      	movs	r3, #0
 8007134:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007138:	e7f7      	b.n	800712a <_Balloc+0x66>
 800713a:	bf00      	nop
 800713c:	08008441 	.word	0x08008441
 8007140:	080084c1 	.word	0x080084c1

08007144 <_Bfree>:
 8007144:	b570      	push	{r4, r5, r6, lr}
 8007146:	69c6      	ldr	r6, [r0, #28]
 8007148:	4605      	mov	r5, r0
 800714a:	460c      	mov	r4, r1
 800714c:	b976      	cbnz	r6, 800716c <_Bfree+0x28>
 800714e:	2010      	movs	r0, #16
 8007150:	f7ff ff04 	bl	8006f5c <malloc>
 8007154:	4602      	mov	r2, r0
 8007156:	61e8      	str	r0, [r5, #28]
 8007158:	b920      	cbnz	r0, 8007164 <_Bfree+0x20>
 800715a:	4b09      	ldr	r3, [pc, #36]	; (8007180 <_Bfree+0x3c>)
 800715c:	4809      	ldr	r0, [pc, #36]	; (8007184 <_Bfree+0x40>)
 800715e:	218f      	movs	r1, #143	; 0x8f
 8007160:	f000 fd6a 	bl	8007c38 <__assert_func>
 8007164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007168:	6006      	str	r6, [r0, #0]
 800716a:	60c6      	str	r6, [r0, #12]
 800716c:	b13c      	cbz	r4, 800717e <_Bfree+0x3a>
 800716e:	69eb      	ldr	r3, [r5, #28]
 8007170:	6862      	ldr	r2, [r4, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007178:	6021      	str	r1, [r4, #0]
 800717a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800717e:	bd70      	pop	{r4, r5, r6, pc}
 8007180:	08008441 	.word	0x08008441
 8007184:	080084c1 	.word	0x080084c1

08007188 <__multadd>:
 8007188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718c:	690d      	ldr	r5, [r1, #16]
 800718e:	4607      	mov	r7, r0
 8007190:	460c      	mov	r4, r1
 8007192:	461e      	mov	r6, r3
 8007194:	f101 0c14 	add.w	ip, r1, #20
 8007198:	2000      	movs	r0, #0
 800719a:	f8dc 3000 	ldr.w	r3, [ip]
 800719e:	b299      	uxth	r1, r3
 80071a0:	fb02 6101 	mla	r1, r2, r1, r6
 80071a4:	0c1e      	lsrs	r6, r3, #16
 80071a6:	0c0b      	lsrs	r3, r1, #16
 80071a8:	fb02 3306 	mla	r3, r2, r6, r3
 80071ac:	b289      	uxth	r1, r1
 80071ae:	3001      	adds	r0, #1
 80071b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80071b4:	4285      	cmp	r5, r0
 80071b6:	f84c 1b04 	str.w	r1, [ip], #4
 80071ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80071be:	dcec      	bgt.n	800719a <__multadd+0x12>
 80071c0:	b30e      	cbz	r6, 8007206 <__multadd+0x7e>
 80071c2:	68a3      	ldr	r3, [r4, #8]
 80071c4:	42ab      	cmp	r3, r5
 80071c6:	dc19      	bgt.n	80071fc <__multadd+0x74>
 80071c8:	6861      	ldr	r1, [r4, #4]
 80071ca:	4638      	mov	r0, r7
 80071cc:	3101      	adds	r1, #1
 80071ce:	f7ff ff79 	bl	80070c4 <_Balloc>
 80071d2:	4680      	mov	r8, r0
 80071d4:	b928      	cbnz	r0, 80071e2 <__multadd+0x5a>
 80071d6:	4602      	mov	r2, r0
 80071d8:	4b0c      	ldr	r3, [pc, #48]	; (800720c <__multadd+0x84>)
 80071da:	480d      	ldr	r0, [pc, #52]	; (8007210 <__multadd+0x88>)
 80071dc:	21ba      	movs	r1, #186	; 0xba
 80071de:	f000 fd2b 	bl	8007c38 <__assert_func>
 80071e2:	6922      	ldr	r2, [r4, #16]
 80071e4:	3202      	adds	r2, #2
 80071e6:	f104 010c 	add.w	r1, r4, #12
 80071ea:	0092      	lsls	r2, r2, #2
 80071ec:	300c      	adds	r0, #12
 80071ee:	f000 fd15 	bl	8007c1c <memcpy>
 80071f2:	4621      	mov	r1, r4
 80071f4:	4638      	mov	r0, r7
 80071f6:	f7ff ffa5 	bl	8007144 <_Bfree>
 80071fa:	4644      	mov	r4, r8
 80071fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007200:	3501      	adds	r5, #1
 8007202:	615e      	str	r6, [r3, #20]
 8007204:	6125      	str	r5, [r4, #16]
 8007206:	4620      	mov	r0, r4
 8007208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800720c:	080084b0 	.word	0x080084b0
 8007210:	080084c1 	.word	0x080084c1

08007214 <__hi0bits>:
 8007214:	0c03      	lsrs	r3, r0, #16
 8007216:	041b      	lsls	r3, r3, #16
 8007218:	b9d3      	cbnz	r3, 8007250 <__hi0bits+0x3c>
 800721a:	0400      	lsls	r0, r0, #16
 800721c:	2310      	movs	r3, #16
 800721e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007222:	bf04      	itt	eq
 8007224:	0200      	lsleq	r0, r0, #8
 8007226:	3308      	addeq	r3, #8
 8007228:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800722c:	bf04      	itt	eq
 800722e:	0100      	lsleq	r0, r0, #4
 8007230:	3304      	addeq	r3, #4
 8007232:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007236:	bf04      	itt	eq
 8007238:	0080      	lsleq	r0, r0, #2
 800723a:	3302      	addeq	r3, #2
 800723c:	2800      	cmp	r0, #0
 800723e:	db05      	blt.n	800724c <__hi0bits+0x38>
 8007240:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007244:	f103 0301 	add.w	r3, r3, #1
 8007248:	bf08      	it	eq
 800724a:	2320      	moveq	r3, #32
 800724c:	4618      	mov	r0, r3
 800724e:	4770      	bx	lr
 8007250:	2300      	movs	r3, #0
 8007252:	e7e4      	b.n	800721e <__hi0bits+0xa>

08007254 <__lo0bits>:
 8007254:	6803      	ldr	r3, [r0, #0]
 8007256:	f013 0207 	ands.w	r2, r3, #7
 800725a:	d00c      	beq.n	8007276 <__lo0bits+0x22>
 800725c:	07d9      	lsls	r1, r3, #31
 800725e:	d422      	bmi.n	80072a6 <__lo0bits+0x52>
 8007260:	079a      	lsls	r2, r3, #30
 8007262:	bf49      	itett	mi
 8007264:	085b      	lsrmi	r3, r3, #1
 8007266:	089b      	lsrpl	r3, r3, #2
 8007268:	6003      	strmi	r3, [r0, #0]
 800726a:	2201      	movmi	r2, #1
 800726c:	bf5c      	itt	pl
 800726e:	6003      	strpl	r3, [r0, #0]
 8007270:	2202      	movpl	r2, #2
 8007272:	4610      	mov	r0, r2
 8007274:	4770      	bx	lr
 8007276:	b299      	uxth	r1, r3
 8007278:	b909      	cbnz	r1, 800727e <__lo0bits+0x2a>
 800727a:	0c1b      	lsrs	r3, r3, #16
 800727c:	2210      	movs	r2, #16
 800727e:	b2d9      	uxtb	r1, r3
 8007280:	b909      	cbnz	r1, 8007286 <__lo0bits+0x32>
 8007282:	3208      	adds	r2, #8
 8007284:	0a1b      	lsrs	r3, r3, #8
 8007286:	0719      	lsls	r1, r3, #28
 8007288:	bf04      	itt	eq
 800728a:	091b      	lsreq	r3, r3, #4
 800728c:	3204      	addeq	r2, #4
 800728e:	0799      	lsls	r1, r3, #30
 8007290:	bf04      	itt	eq
 8007292:	089b      	lsreq	r3, r3, #2
 8007294:	3202      	addeq	r2, #2
 8007296:	07d9      	lsls	r1, r3, #31
 8007298:	d403      	bmi.n	80072a2 <__lo0bits+0x4e>
 800729a:	085b      	lsrs	r3, r3, #1
 800729c:	f102 0201 	add.w	r2, r2, #1
 80072a0:	d003      	beq.n	80072aa <__lo0bits+0x56>
 80072a2:	6003      	str	r3, [r0, #0]
 80072a4:	e7e5      	b.n	8007272 <__lo0bits+0x1e>
 80072a6:	2200      	movs	r2, #0
 80072a8:	e7e3      	b.n	8007272 <__lo0bits+0x1e>
 80072aa:	2220      	movs	r2, #32
 80072ac:	e7e1      	b.n	8007272 <__lo0bits+0x1e>
	...

080072b0 <__i2b>:
 80072b0:	b510      	push	{r4, lr}
 80072b2:	460c      	mov	r4, r1
 80072b4:	2101      	movs	r1, #1
 80072b6:	f7ff ff05 	bl	80070c4 <_Balloc>
 80072ba:	4602      	mov	r2, r0
 80072bc:	b928      	cbnz	r0, 80072ca <__i2b+0x1a>
 80072be:	4b05      	ldr	r3, [pc, #20]	; (80072d4 <__i2b+0x24>)
 80072c0:	4805      	ldr	r0, [pc, #20]	; (80072d8 <__i2b+0x28>)
 80072c2:	f240 1145 	movw	r1, #325	; 0x145
 80072c6:	f000 fcb7 	bl	8007c38 <__assert_func>
 80072ca:	2301      	movs	r3, #1
 80072cc:	6144      	str	r4, [r0, #20]
 80072ce:	6103      	str	r3, [r0, #16]
 80072d0:	bd10      	pop	{r4, pc}
 80072d2:	bf00      	nop
 80072d4:	080084b0 	.word	0x080084b0
 80072d8:	080084c1 	.word	0x080084c1

080072dc <__multiply>:
 80072dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e0:	4691      	mov	r9, r2
 80072e2:	690a      	ldr	r2, [r1, #16]
 80072e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	bfb8      	it	lt
 80072ec:	460b      	movlt	r3, r1
 80072ee:	460c      	mov	r4, r1
 80072f0:	bfbc      	itt	lt
 80072f2:	464c      	movlt	r4, r9
 80072f4:	4699      	movlt	r9, r3
 80072f6:	6927      	ldr	r7, [r4, #16]
 80072f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80072fc:	68a3      	ldr	r3, [r4, #8]
 80072fe:	6861      	ldr	r1, [r4, #4]
 8007300:	eb07 060a 	add.w	r6, r7, sl
 8007304:	42b3      	cmp	r3, r6
 8007306:	b085      	sub	sp, #20
 8007308:	bfb8      	it	lt
 800730a:	3101      	addlt	r1, #1
 800730c:	f7ff feda 	bl	80070c4 <_Balloc>
 8007310:	b930      	cbnz	r0, 8007320 <__multiply+0x44>
 8007312:	4602      	mov	r2, r0
 8007314:	4b44      	ldr	r3, [pc, #272]	; (8007428 <__multiply+0x14c>)
 8007316:	4845      	ldr	r0, [pc, #276]	; (800742c <__multiply+0x150>)
 8007318:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800731c:	f000 fc8c 	bl	8007c38 <__assert_func>
 8007320:	f100 0514 	add.w	r5, r0, #20
 8007324:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007328:	462b      	mov	r3, r5
 800732a:	2200      	movs	r2, #0
 800732c:	4543      	cmp	r3, r8
 800732e:	d321      	bcc.n	8007374 <__multiply+0x98>
 8007330:	f104 0314 	add.w	r3, r4, #20
 8007334:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007338:	f109 0314 	add.w	r3, r9, #20
 800733c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007340:	9202      	str	r2, [sp, #8]
 8007342:	1b3a      	subs	r2, r7, r4
 8007344:	3a15      	subs	r2, #21
 8007346:	f022 0203 	bic.w	r2, r2, #3
 800734a:	3204      	adds	r2, #4
 800734c:	f104 0115 	add.w	r1, r4, #21
 8007350:	428f      	cmp	r7, r1
 8007352:	bf38      	it	cc
 8007354:	2204      	movcc	r2, #4
 8007356:	9201      	str	r2, [sp, #4]
 8007358:	9a02      	ldr	r2, [sp, #8]
 800735a:	9303      	str	r3, [sp, #12]
 800735c:	429a      	cmp	r2, r3
 800735e:	d80c      	bhi.n	800737a <__multiply+0x9e>
 8007360:	2e00      	cmp	r6, #0
 8007362:	dd03      	ble.n	800736c <__multiply+0x90>
 8007364:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007368:	2b00      	cmp	r3, #0
 800736a:	d05b      	beq.n	8007424 <__multiply+0x148>
 800736c:	6106      	str	r6, [r0, #16]
 800736e:	b005      	add	sp, #20
 8007370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007374:	f843 2b04 	str.w	r2, [r3], #4
 8007378:	e7d8      	b.n	800732c <__multiply+0x50>
 800737a:	f8b3 a000 	ldrh.w	sl, [r3]
 800737e:	f1ba 0f00 	cmp.w	sl, #0
 8007382:	d024      	beq.n	80073ce <__multiply+0xf2>
 8007384:	f104 0e14 	add.w	lr, r4, #20
 8007388:	46a9      	mov	r9, r5
 800738a:	f04f 0c00 	mov.w	ip, #0
 800738e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007392:	f8d9 1000 	ldr.w	r1, [r9]
 8007396:	fa1f fb82 	uxth.w	fp, r2
 800739a:	b289      	uxth	r1, r1
 800739c:	fb0a 110b 	mla	r1, sl, fp, r1
 80073a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80073a4:	f8d9 2000 	ldr.w	r2, [r9]
 80073a8:	4461      	add	r1, ip
 80073aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80073ae:	fb0a c20b 	mla	r2, sl, fp, ip
 80073b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80073b6:	b289      	uxth	r1, r1
 80073b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80073bc:	4577      	cmp	r7, lr
 80073be:	f849 1b04 	str.w	r1, [r9], #4
 80073c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80073c6:	d8e2      	bhi.n	800738e <__multiply+0xb2>
 80073c8:	9a01      	ldr	r2, [sp, #4]
 80073ca:	f845 c002 	str.w	ip, [r5, r2]
 80073ce:	9a03      	ldr	r2, [sp, #12]
 80073d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80073d4:	3304      	adds	r3, #4
 80073d6:	f1b9 0f00 	cmp.w	r9, #0
 80073da:	d021      	beq.n	8007420 <__multiply+0x144>
 80073dc:	6829      	ldr	r1, [r5, #0]
 80073de:	f104 0c14 	add.w	ip, r4, #20
 80073e2:	46ae      	mov	lr, r5
 80073e4:	f04f 0a00 	mov.w	sl, #0
 80073e8:	f8bc b000 	ldrh.w	fp, [ip]
 80073ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80073f0:	fb09 220b 	mla	r2, r9, fp, r2
 80073f4:	4452      	add	r2, sl
 80073f6:	b289      	uxth	r1, r1
 80073f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80073fc:	f84e 1b04 	str.w	r1, [lr], #4
 8007400:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007404:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007408:	f8be 1000 	ldrh.w	r1, [lr]
 800740c:	fb09 110a 	mla	r1, r9, sl, r1
 8007410:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007414:	4567      	cmp	r7, ip
 8007416:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800741a:	d8e5      	bhi.n	80073e8 <__multiply+0x10c>
 800741c:	9a01      	ldr	r2, [sp, #4]
 800741e:	50a9      	str	r1, [r5, r2]
 8007420:	3504      	adds	r5, #4
 8007422:	e799      	b.n	8007358 <__multiply+0x7c>
 8007424:	3e01      	subs	r6, #1
 8007426:	e79b      	b.n	8007360 <__multiply+0x84>
 8007428:	080084b0 	.word	0x080084b0
 800742c:	080084c1 	.word	0x080084c1

08007430 <__pow5mult>:
 8007430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007434:	4615      	mov	r5, r2
 8007436:	f012 0203 	ands.w	r2, r2, #3
 800743a:	4606      	mov	r6, r0
 800743c:	460f      	mov	r7, r1
 800743e:	d007      	beq.n	8007450 <__pow5mult+0x20>
 8007440:	4c25      	ldr	r4, [pc, #148]	; (80074d8 <__pow5mult+0xa8>)
 8007442:	3a01      	subs	r2, #1
 8007444:	2300      	movs	r3, #0
 8007446:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800744a:	f7ff fe9d 	bl	8007188 <__multadd>
 800744e:	4607      	mov	r7, r0
 8007450:	10ad      	asrs	r5, r5, #2
 8007452:	d03d      	beq.n	80074d0 <__pow5mult+0xa0>
 8007454:	69f4      	ldr	r4, [r6, #28]
 8007456:	b97c      	cbnz	r4, 8007478 <__pow5mult+0x48>
 8007458:	2010      	movs	r0, #16
 800745a:	f7ff fd7f 	bl	8006f5c <malloc>
 800745e:	4602      	mov	r2, r0
 8007460:	61f0      	str	r0, [r6, #28]
 8007462:	b928      	cbnz	r0, 8007470 <__pow5mult+0x40>
 8007464:	4b1d      	ldr	r3, [pc, #116]	; (80074dc <__pow5mult+0xac>)
 8007466:	481e      	ldr	r0, [pc, #120]	; (80074e0 <__pow5mult+0xb0>)
 8007468:	f240 11b3 	movw	r1, #435	; 0x1b3
 800746c:	f000 fbe4 	bl	8007c38 <__assert_func>
 8007470:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007474:	6004      	str	r4, [r0, #0]
 8007476:	60c4      	str	r4, [r0, #12]
 8007478:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800747c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007480:	b94c      	cbnz	r4, 8007496 <__pow5mult+0x66>
 8007482:	f240 2171 	movw	r1, #625	; 0x271
 8007486:	4630      	mov	r0, r6
 8007488:	f7ff ff12 	bl	80072b0 <__i2b>
 800748c:	2300      	movs	r3, #0
 800748e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007492:	4604      	mov	r4, r0
 8007494:	6003      	str	r3, [r0, #0]
 8007496:	f04f 0900 	mov.w	r9, #0
 800749a:	07eb      	lsls	r3, r5, #31
 800749c:	d50a      	bpl.n	80074b4 <__pow5mult+0x84>
 800749e:	4639      	mov	r1, r7
 80074a0:	4622      	mov	r2, r4
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7ff ff1a 	bl	80072dc <__multiply>
 80074a8:	4639      	mov	r1, r7
 80074aa:	4680      	mov	r8, r0
 80074ac:	4630      	mov	r0, r6
 80074ae:	f7ff fe49 	bl	8007144 <_Bfree>
 80074b2:	4647      	mov	r7, r8
 80074b4:	106d      	asrs	r5, r5, #1
 80074b6:	d00b      	beq.n	80074d0 <__pow5mult+0xa0>
 80074b8:	6820      	ldr	r0, [r4, #0]
 80074ba:	b938      	cbnz	r0, 80074cc <__pow5mult+0x9c>
 80074bc:	4622      	mov	r2, r4
 80074be:	4621      	mov	r1, r4
 80074c0:	4630      	mov	r0, r6
 80074c2:	f7ff ff0b 	bl	80072dc <__multiply>
 80074c6:	6020      	str	r0, [r4, #0]
 80074c8:	f8c0 9000 	str.w	r9, [r0]
 80074cc:	4604      	mov	r4, r0
 80074ce:	e7e4      	b.n	800749a <__pow5mult+0x6a>
 80074d0:	4638      	mov	r0, r7
 80074d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074d6:	bf00      	nop
 80074d8:	08008610 	.word	0x08008610
 80074dc:	08008441 	.word	0x08008441
 80074e0:	080084c1 	.word	0x080084c1

080074e4 <__lshift>:
 80074e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074e8:	460c      	mov	r4, r1
 80074ea:	6849      	ldr	r1, [r1, #4]
 80074ec:	6923      	ldr	r3, [r4, #16]
 80074ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80074f2:	68a3      	ldr	r3, [r4, #8]
 80074f4:	4607      	mov	r7, r0
 80074f6:	4691      	mov	r9, r2
 80074f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80074fc:	f108 0601 	add.w	r6, r8, #1
 8007500:	42b3      	cmp	r3, r6
 8007502:	db0b      	blt.n	800751c <__lshift+0x38>
 8007504:	4638      	mov	r0, r7
 8007506:	f7ff fddd 	bl	80070c4 <_Balloc>
 800750a:	4605      	mov	r5, r0
 800750c:	b948      	cbnz	r0, 8007522 <__lshift+0x3e>
 800750e:	4602      	mov	r2, r0
 8007510:	4b28      	ldr	r3, [pc, #160]	; (80075b4 <__lshift+0xd0>)
 8007512:	4829      	ldr	r0, [pc, #164]	; (80075b8 <__lshift+0xd4>)
 8007514:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007518:	f000 fb8e 	bl	8007c38 <__assert_func>
 800751c:	3101      	adds	r1, #1
 800751e:	005b      	lsls	r3, r3, #1
 8007520:	e7ee      	b.n	8007500 <__lshift+0x1c>
 8007522:	2300      	movs	r3, #0
 8007524:	f100 0114 	add.w	r1, r0, #20
 8007528:	f100 0210 	add.w	r2, r0, #16
 800752c:	4618      	mov	r0, r3
 800752e:	4553      	cmp	r3, sl
 8007530:	db33      	blt.n	800759a <__lshift+0xb6>
 8007532:	6920      	ldr	r0, [r4, #16]
 8007534:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007538:	f104 0314 	add.w	r3, r4, #20
 800753c:	f019 091f 	ands.w	r9, r9, #31
 8007540:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007544:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007548:	d02b      	beq.n	80075a2 <__lshift+0xbe>
 800754a:	f1c9 0e20 	rsb	lr, r9, #32
 800754e:	468a      	mov	sl, r1
 8007550:	2200      	movs	r2, #0
 8007552:	6818      	ldr	r0, [r3, #0]
 8007554:	fa00 f009 	lsl.w	r0, r0, r9
 8007558:	4310      	orrs	r0, r2
 800755a:	f84a 0b04 	str.w	r0, [sl], #4
 800755e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007562:	459c      	cmp	ip, r3
 8007564:	fa22 f20e 	lsr.w	r2, r2, lr
 8007568:	d8f3      	bhi.n	8007552 <__lshift+0x6e>
 800756a:	ebac 0304 	sub.w	r3, ip, r4
 800756e:	3b15      	subs	r3, #21
 8007570:	f023 0303 	bic.w	r3, r3, #3
 8007574:	3304      	adds	r3, #4
 8007576:	f104 0015 	add.w	r0, r4, #21
 800757a:	4584      	cmp	ip, r0
 800757c:	bf38      	it	cc
 800757e:	2304      	movcc	r3, #4
 8007580:	50ca      	str	r2, [r1, r3]
 8007582:	b10a      	cbz	r2, 8007588 <__lshift+0xa4>
 8007584:	f108 0602 	add.w	r6, r8, #2
 8007588:	3e01      	subs	r6, #1
 800758a:	4638      	mov	r0, r7
 800758c:	612e      	str	r6, [r5, #16]
 800758e:	4621      	mov	r1, r4
 8007590:	f7ff fdd8 	bl	8007144 <_Bfree>
 8007594:	4628      	mov	r0, r5
 8007596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800759a:	f842 0f04 	str.w	r0, [r2, #4]!
 800759e:	3301      	adds	r3, #1
 80075a0:	e7c5      	b.n	800752e <__lshift+0x4a>
 80075a2:	3904      	subs	r1, #4
 80075a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80075a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80075ac:	459c      	cmp	ip, r3
 80075ae:	d8f9      	bhi.n	80075a4 <__lshift+0xc0>
 80075b0:	e7ea      	b.n	8007588 <__lshift+0xa4>
 80075b2:	bf00      	nop
 80075b4:	080084b0 	.word	0x080084b0
 80075b8:	080084c1 	.word	0x080084c1

080075bc <__mcmp>:
 80075bc:	b530      	push	{r4, r5, lr}
 80075be:	6902      	ldr	r2, [r0, #16]
 80075c0:	690c      	ldr	r4, [r1, #16]
 80075c2:	1b12      	subs	r2, r2, r4
 80075c4:	d10e      	bne.n	80075e4 <__mcmp+0x28>
 80075c6:	f100 0314 	add.w	r3, r0, #20
 80075ca:	3114      	adds	r1, #20
 80075cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80075d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80075d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80075d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80075dc:	42a5      	cmp	r5, r4
 80075de:	d003      	beq.n	80075e8 <__mcmp+0x2c>
 80075e0:	d305      	bcc.n	80075ee <__mcmp+0x32>
 80075e2:	2201      	movs	r2, #1
 80075e4:	4610      	mov	r0, r2
 80075e6:	bd30      	pop	{r4, r5, pc}
 80075e8:	4283      	cmp	r3, r0
 80075ea:	d3f3      	bcc.n	80075d4 <__mcmp+0x18>
 80075ec:	e7fa      	b.n	80075e4 <__mcmp+0x28>
 80075ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075f2:	e7f7      	b.n	80075e4 <__mcmp+0x28>

080075f4 <__mdiff>:
 80075f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f8:	460c      	mov	r4, r1
 80075fa:	4606      	mov	r6, r0
 80075fc:	4611      	mov	r1, r2
 80075fe:	4620      	mov	r0, r4
 8007600:	4690      	mov	r8, r2
 8007602:	f7ff ffdb 	bl	80075bc <__mcmp>
 8007606:	1e05      	subs	r5, r0, #0
 8007608:	d110      	bne.n	800762c <__mdiff+0x38>
 800760a:	4629      	mov	r1, r5
 800760c:	4630      	mov	r0, r6
 800760e:	f7ff fd59 	bl	80070c4 <_Balloc>
 8007612:	b930      	cbnz	r0, 8007622 <__mdiff+0x2e>
 8007614:	4b3a      	ldr	r3, [pc, #232]	; (8007700 <__mdiff+0x10c>)
 8007616:	4602      	mov	r2, r0
 8007618:	f240 2137 	movw	r1, #567	; 0x237
 800761c:	4839      	ldr	r0, [pc, #228]	; (8007704 <__mdiff+0x110>)
 800761e:	f000 fb0b 	bl	8007c38 <__assert_func>
 8007622:	2301      	movs	r3, #1
 8007624:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007628:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800762c:	bfa4      	itt	ge
 800762e:	4643      	movge	r3, r8
 8007630:	46a0      	movge	r8, r4
 8007632:	4630      	mov	r0, r6
 8007634:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007638:	bfa6      	itte	ge
 800763a:	461c      	movge	r4, r3
 800763c:	2500      	movge	r5, #0
 800763e:	2501      	movlt	r5, #1
 8007640:	f7ff fd40 	bl	80070c4 <_Balloc>
 8007644:	b920      	cbnz	r0, 8007650 <__mdiff+0x5c>
 8007646:	4b2e      	ldr	r3, [pc, #184]	; (8007700 <__mdiff+0x10c>)
 8007648:	4602      	mov	r2, r0
 800764a:	f240 2145 	movw	r1, #581	; 0x245
 800764e:	e7e5      	b.n	800761c <__mdiff+0x28>
 8007650:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007654:	6926      	ldr	r6, [r4, #16]
 8007656:	60c5      	str	r5, [r0, #12]
 8007658:	f104 0914 	add.w	r9, r4, #20
 800765c:	f108 0514 	add.w	r5, r8, #20
 8007660:	f100 0e14 	add.w	lr, r0, #20
 8007664:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007668:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800766c:	f108 0210 	add.w	r2, r8, #16
 8007670:	46f2      	mov	sl, lr
 8007672:	2100      	movs	r1, #0
 8007674:	f859 3b04 	ldr.w	r3, [r9], #4
 8007678:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800767c:	fa11 f88b 	uxtah	r8, r1, fp
 8007680:	b299      	uxth	r1, r3
 8007682:	0c1b      	lsrs	r3, r3, #16
 8007684:	eba8 0801 	sub.w	r8, r8, r1
 8007688:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800768c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007690:	fa1f f888 	uxth.w	r8, r8
 8007694:	1419      	asrs	r1, r3, #16
 8007696:	454e      	cmp	r6, r9
 8007698:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800769c:	f84a 3b04 	str.w	r3, [sl], #4
 80076a0:	d8e8      	bhi.n	8007674 <__mdiff+0x80>
 80076a2:	1b33      	subs	r3, r6, r4
 80076a4:	3b15      	subs	r3, #21
 80076a6:	f023 0303 	bic.w	r3, r3, #3
 80076aa:	3304      	adds	r3, #4
 80076ac:	3415      	adds	r4, #21
 80076ae:	42a6      	cmp	r6, r4
 80076b0:	bf38      	it	cc
 80076b2:	2304      	movcc	r3, #4
 80076b4:	441d      	add	r5, r3
 80076b6:	4473      	add	r3, lr
 80076b8:	469e      	mov	lr, r3
 80076ba:	462e      	mov	r6, r5
 80076bc:	4566      	cmp	r6, ip
 80076be:	d30e      	bcc.n	80076de <__mdiff+0xea>
 80076c0:	f10c 0203 	add.w	r2, ip, #3
 80076c4:	1b52      	subs	r2, r2, r5
 80076c6:	f022 0203 	bic.w	r2, r2, #3
 80076ca:	3d03      	subs	r5, #3
 80076cc:	45ac      	cmp	ip, r5
 80076ce:	bf38      	it	cc
 80076d0:	2200      	movcc	r2, #0
 80076d2:	4413      	add	r3, r2
 80076d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80076d8:	b17a      	cbz	r2, 80076fa <__mdiff+0x106>
 80076da:	6107      	str	r7, [r0, #16]
 80076dc:	e7a4      	b.n	8007628 <__mdiff+0x34>
 80076de:	f856 8b04 	ldr.w	r8, [r6], #4
 80076e2:	fa11 f288 	uxtah	r2, r1, r8
 80076e6:	1414      	asrs	r4, r2, #16
 80076e8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80076ec:	b292      	uxth	r2, r2
 80076ee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80076f2:	f84e 2b04 	str.w	r2, [lr], #4
 80076f6:	1421      	asrs	r1, r4, #16
 80076f8:	e7e0      	b.n	80076bc <__mdiff+0xc8>
 80076fa:	3f01      	subs	r7, #1
 80076fc:	e7ea      	b.n	80076d4 <__mdiff+0xe0>
 80076fe:	bf00      	nop
 8007700:	080084b0 	.word	0x080084b0
 8007704:	080084c1 	.word	0x080084c1

08007708 <__d2b>:
 8007708:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800770c:	460f      	mov	r7, r1
 800770e:	2101      	movs	r1, #1
 8007710:	ec59 8b10 	vmov	r8, r9, d0
 8007714:	4616      	mov	r6, r2
 8007716:	f7ff fcd5 	bl	80070c4 <_Balloc>
 800771a:	4604      	mov	r4, r0
 800771c:	b930      	cbnz	r0, 800772c <__d2b+0x24>
 800771e:	4602      	mov	r2, r0
 8007720:	4b24      	ldr	r3, [pc, #144]	; (80077b4 <__d2b+0xac>)
 8007722:	4825      	ldr	r0, [pc, #148]	; (80077b8 <__d2b+0xb0>)
 8007724:	f240 310f 	movw	r1, #783	; 0x30f
 8007728:	f000 fa86 	bl	8007c38 <__assert_func>
 800772c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007730:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007734:	bb2d      	cbnz	r5, 8007782 <__d2b+0x7a>
 8007736:	9301      	str	r3, [sp, #4]
 8007738:	f1b8 0300 	subs.w	r3, r8, #0
 800773c:	d026      	beq.n	800778c <__d2b+0x84>
 800773e:	4668      	mov	r0, sp
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	f7ff fd87 	bl	8007254 <__lo0bits>
 8007746:	e9dd 1200 	ldrd	r1, r2, [sp]
 800774a:	b1e8      	cbz	r0, 8007788 <__d2b+0x80>
 800774c:	f1c0 0320 	rsb	r3, r0, #32
 8007750:	fa02 f303 	lsl.w	r3, r2, r3
 8007754:	430b      	orrs	r3, r1
 8007756:	40c2      	lsrs	r2, r0
 8007758:	6163      	str	r3, [r4, #20]
 800775a:	9201      	str	r2, [sp, #4]
 800775c:	9b01      	ldr	r3, [sp, #4]
 800775e:	61a3      	str	r3, [r4, #24]
 8007760:	2b00      	cmp	r3, #0
 8007762:	bf14      	ite	ne
 8007764:	2202      	movne	r2, #2
 8007766:	2201      	moveq	r2, #1
 8007768:	6122      	str	r2, [r4, #16]
 800776a:	b1bd      	cbz	r5, 800779c <__d2b+0x94>
 800776c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007770:	4405      	add	r5, r0
 8007772:	603d      	str	r5, [r7, #0]
 8007774:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007778:	6030      	str	r0, [r6, #0]
 800777a:	4620      	mov	r0, r4
 800777c:	b003      	add	sp, #12
 800777e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007786:	e7d6      	b.n	8007736 <__d2b+0x2e>
 8007788:	6161      	str	r1, [r4, #20]
 800778a:	e7e7      	b.n	800775c <__d2b+0x54>
 800778c:	a801      	add	r0, sp, #4
 800778e:	f7ff fd61 	bl	8007254 <__lo0bits>
 8007792:	9b01      	ldr	r3, [sp, #4]
 8007794:	6163      	str	r3, [r4, #20]
 8007796:	3020      	adds	r0, #32
 8007798:	2201      	movs	r2, #1
 800779a:	e7e5      	b.n	8007768 <__d2b+0x60>
 800779c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80077a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80077a4:	6038      	str	r0, [r7, #0]
 80077a6:	6918      	ldr	r0, [r3, #16]
 80077a8:	f7ff fd34 	bl	8007214 <__hi0bits>
 80077ac:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80077b0:	e7e2      	b.n	8007778 <__d2b+0x70>
 80077b2:	bf00      	nop
 80077b4:	080084b0 	.word	0x080084b0
 80077b8:	080084c1 	.word	0x080084c1

080077bc <__ssputs_r>:
 80077bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c0:	688e      	ldr	r6, [r1, #8]
 80077c2:	461f      	mov	r7, r3
 80077c4:	42be      	cmp	r6, r7
 80077c6:	680b      	ldr	r3, [r1, #0]
 80077c8:	4682      	mov	sl, r0
 80077ca:	460c      	mov	r4, r1
 80077cc:	4690      	mov	r8, r2
 80077ce:	d82c      	bhi.n	800782a <__ssputs_r+0x6e>
 80077d0:	898a      	ldrh	r2, [r1, #12]
 80077d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077d6:	d026      	beq.n	8007826 <__ssputs_r+0x6a>
 80077d8:	6965      	ldr	r5, [r4, #20]
 80077da:	6909      	ldr	r1, [r1, #16]
 80077dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077e0:	eba3 0901 	sub.w	r9, r3, r1
 80077e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077e8:	1c7b      	adds	r3, r7, #1
 80077ea:	444b      	add	r3, r9
 80077ec:	106d      	asrs	r5, r5, #1
 80077ee:	429d      	cmp	r5, r3
 80077f0:	bf38      	it	cc
 80077f2:	461d      	movcc	r5, r3
 80077f4:	0553      	lsls	r3, r2, #21
 80077f6:	d527      	bpl.n	8007848 <__ssputs_r+0x8c>
 80077f8:	4629      	mov	r1, r5
 80077fa:	f7ff fbd7 	bl	8006fac <_malloc_r>
 80077fe:	4606      	mov	r6, r0
 8007800:	b360      	cbz	r0, 800785c <__ssputs_r+0xa0>
 8007802:	6921      	ldr	r1, [r4, #16]
 8007804:	464a      	mov	r2, r9
 8007806:	f000 fa09 	bl	8007c1c <memcpy>
 800780a:	89a3      	ldrh	r3, [r4, #12]
 800780c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007814:	81a3      	strh	r3, [r4, #12]
 8007816:	6126      	str	r6, [r4, #16]
 8007818:	6165      	str	r5, [r4, #20]
 800781a:	444e      	add	r6, r9
 800781c:	eba5 0509 	sub.w	r5, r5, r9
 8007820:	6026      	str	r6, [r4, #0]
 8007822:	60a5      	str	r5, [r4, #8]
 8007824:	463e      	mov	r6, r7
 8007826:	42be      	cmp	r6, r7
 8007828:	d900      	bls.n	800782c <__ssputs_r+0x70>
 800782a:	463e      	mov	r6, r7
 800782c:	6820      	ldr	r0, [r4, #0]
 800782e:	4632      	mov	r2, r6
 8007830:	4641      	mov	r1, r8
 8007832:	f000 f9c9 	bl	8007bc8 <memmove>
 8007836:	68a3      	ldr	r3, [r4, #8]
 8007838:	1b9b      	subs	r3, r3, r6
 800783a:	60a3      	str	r3, [r4, #8]
 800783c:	6823      	ldr	r3, [r4, #0]
 800783e:	4433      	add	r3, r6
 8007840:	6023      	str	r3, [r4, #0]
 8007842:	2000      	movs	r0, #0
 8007844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007848:	462a      	mov	r2, r5
 800784a:	f000 fa3b 	bl	8007cc4 <_realloc_r>
 800784e:	4606      	mov	r6, r0
 8007850:	2800      	cmp	r0, #0
 8007852:	d1e0      	bne.n	8007816 <__ssputs_r+0x5a>
 8007854:	6921      	ldr	r1, [r4, #16]
 8007856:	4650      	mov	r0, sl
 8007858:	f7ff fb34 	bl	8006ec4 <_free_r>
 800785c:	230c      	movs	r3, #12
 800785e:	f8ca 3000 	str.w	r3, [sl]
 8007862:	89a3      	ldrh	r3, [r4, #12]
 8007864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007868:	81a3      	strh	r3, [r4, #12]
 800786a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800786e:	e7e9      	b.n	8007844 <__ssputs_r+0x88>

08007870 <_svfiprintf_r>:
 8007870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007874:	4698      	mov	r8, r3
 8007876:	898b      	ldrh	r3, [r1, #12]
 8007878:	061b      	lsls	r3, r3, #24
 800787a:	b09d      	sub	sp, #116	; 0x74
 800787c:	4607      	mov	r7, r0
 800787e:	460d      	mov	r5, r1
 8007880:	4614      	mov	r4, r2
 8007882:	d50e      	bpl.n	80078a2 <_svfiprintf_r+0x32>
 8007884:	690b      	ldr	r3, [r1, #16]
 8007886:	b963      	cbnz	r3, 80078a2 <_svfiprintf_r+0x32>
 8007888:	2140      	movs	r1, #64	; 0x40
 800788a:	f7ff fb8f 	bl	8006fac <_malloc_r>
 800788e:	6028      	str	r0, [r5, #0]
 8007890:	6128      	str	r0, [r5, #16]
 8007892:	b920      	cbnz	r0, 800789e <_svfiprintf_r+0x2e>
 8007894:	230c      	movs	r3, #12
 8007896:	603b      	str	r3, [r7, #0]
 8007898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800789c:	e0d0      	b.n	8007a40 <_svfiprintf_r+0x1d0>
 800789e:	2340      	movs	r3, #64	; 0x40
 80078a0:	616b      	str	r3, [r5, #20]
 80078a2:	2300      	movs	r3, #0
 80078a4:	9309      	str	r3, [sp, #36]	; 0x24
 80078a6:	2320      	movs	r3, #32
 80078a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80078b0:	2330      	movs	r3, #48	; 0x30
 80078b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007a58 <_svfiprintf_r+0x1e8>
 80078b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078ba:	f04f 0901 	mov.w	r9, #1
 80078be:	4623      	mov	r3, r4
 80078c0:	469a      	mov	sl, r3
 80078c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078c6:	b10a      	cbz	r2, 80078cc <_svfiprintf_r+0x5c>
 80078c8:	2a25      	cmp	r2, #37	; 0x25
 80078ca:	d1f9      	bne.n	80078c0 <_svfiprintf_r+0x50>
 80078cc:	ebba 0b04 	subs.w	fp, sl, r4
 80078d0:	d00b      	beq.n	80078ea <_svfiprintf_r+0x7a>
 80078d2:	465b      	mov	r3, fp
 80078d4:	4622      	mov	r2, r4
 80078d6:	4629      	mov	r1, r5
 80078d8:	4638      	mov	r0, r7
 80078da:	f7ff ff6f 	bl	80077bc <__ssputs_r>
 80078de:	3001      	adds	r0, #1
 80078e0:	f000 80a9 	beq.w	8007a36 <_svfiprintf_r+0x1c6>
 80078e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078e6:	445a      	add	r2, fp
 80078e8:	9209      	str	r2, [sp, #36]	; 0x24
 80078ea:	f89a 3000 	ldrb.w	r3, [sl]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f000 80a1 	beq.w	8007a36 <_svfiprintf_r+0x1c6>
 80078f4:	2300      	movs	r3, #0
 80078f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078fe:	f10a 0a01 	add.w	sl, sl, #1
 8007902:	9304      	str	r3, [sp, #16]
 8007904:	9307      	str	r3, [sp, #28]
 8007906:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800790a:	931a      	str	r3, [sp, #104]	; 0x68
 800790c:	4654      	mov	r4, sl
 800790e:	2205      	movs	r2, #5
 8007910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007914:	4850      	ldr	r0, [pc, #320]	; (8007a58 <_svfiprintf_r+0x1e8>)
 8007916:	f7f8 fc63 	bl	80001e0 <memchr>
 800791a:	9a04      	ldr	r2, [sp, #16]
 800791c:	b9d8      	cbnz	r0, 8007956 <_svfiprintf_r+0xe6>
 800791e:	06d0      	lsls	r0, r2, #27
 8007920:	bf44      	itt	mi
 8007922:	2320      	movmi	r3, #32
 8007924:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007928:	0711      	lsls	r1, r2, #28
 800792a:	bf44      	itt	mi
 800792c:	232b      	movmi	r3, #43	; 0x2b
 800792e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007932:	f89a 3000 	ldrb.w	r3, [sl]
 8007936:	2b2a      	cmp	r3, #42	; 0x2a
 8007938:	d015      	beq.n	8007966 <_svfiprintf_r+0xf6>
 800793a:	9a07      	ldr	r2, [sp, #28]
 800793c:	4654      	mov	r4, sl
 800793e:	2000      	movs	r0, #0
 8007940:	f04f 0c0a 	mov.w	ip, #10
 8007944:	4621      	mov	r1, r4
 8007946:	f811 3b01 	ldrb.w	r3, [r1], #1
 800794a:	3b30      	subs	r3, #48	; 0x30
 800794c:	2b09      	cmp	r3, #9
 800794e:	d94d      	bls.n	80079ec <_svfiprintf_r+0x17c>
 8007950:	b1b0      	cbz	r0, 8007980 <_svfiprintf_r+0x110>
 8007952:	9207      	str	r2, [sp, #28]
 8007954:	e014      	b.n	8007980 <_svfiprintf_r+0x110>
 8007956:	eba0 0308 	sub.w	r3, r0, r8
 800795a:	fa09 f303 	lsl.w	r3, r9, r3
 800795e:	4313      	orrs	r3, r2
 8007960:	9304      	str	r3, [sp, #16]
 8007962:	46a2      	mov	sl, r4
 8007964:	e7d2      	b.n	800790c <_svfiprintf_r+0x9c>
 8007966:	9b03      	ldr	r3, [sp, #12]
 8007968:	1d19      	adds	r1, r3, #4
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	9103      	str	r1, [sp, #12]
 800796e:	2b00      	cmp	r3, #0
 8007970:	bfbb      	ittet	lt
 8007972:	425b      	neglt	r3, r3
 8007974:	f042 0202 	orrlt.w	r2, r2, #2
 8007978:	9307      	strge	r3, [sp, #28]
 800797a:	9307      	strlt	r3, [sp, #28]
 800797c:	bfb8      	it	lt
 800797e:	9204      	strlt	r2, [sp, #16]
 8007980:	7823      	ldrb	r3, [r4, #0]
 8007982:	2b2e      	cmp	r3, #46	; 0x2e
 8007984:	d10c      	bne.n	80079a0 <_svfiprintf_r+0x130>
 8007986:	7863      	ldrb	r3, [r4, #1]
 8007988:	2b2a      	cmp	r3, #42	; 0x2a
 800798a:	d134      	bne.n	80079f6 <_svfiprintf_r+0x186>
 800798c:	9b03      	ldr	r3, [sp, #12]
 800798e:	1d1a      	adds	r2, r3, #4
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	9203      	str	r2, [sp, #12]
 8007994:	2b00      	cmp	r3, #0
 8007996:	bfb8      	it	lt
 8007998:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800799c:	3402      	adds	r4, #2
 800799e:	9305      	str	r3, [sp, #20]
 80079a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007a68 <_svfiprintf_r+0x1f8>
 80079a4:	7821      	ldrb	r1, [r4, #0]
 80079a6:	2203      	movs	r2, #3
 80079a8:	4650      	mov	r0, sl
 80079aa:	f7f8 fc19 	bl	80001e0 <memchr>
 80079ae:	b138      	cbz	r0, 80079c0 <_svfiprintf_r+0x150>
 80079b0:	9b04      	ldr	r3, [sp, #16]
 80079b2:	eba0 000a 	sub.w	r0, r0, sl
 80079b6:	2240      	movs	r2, #64	; 0x40
 80079b8:	4082      	lsls	r2, r0
 80079ba:	4313      	orrs	r3, r2
 80079bc:	3401      	adds	r4, #1
 80079be:	9304      	str	r3, [sp, #16]
 80079c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c4:	4825      	ldr	r0, [pc, #148]	; (8007a5c <_svfiprintf_r+0x1ec>)
 80079c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079ca:	2206      	movs	r2, #6
 80079cc:	f7f8 fc08 	bl	80001e0 <memchr>
 80079d0:	2800      	cmp	r0, #0
 80079d2:	d038      	beq.n	8007a46 <_svfiprintf_r+0x1d6>
 80079d4:	4b22      	ldr	r3, [pc, #136]	; (8007a60 <_svfiprintf_r+0x1f0>)
 80079d6:	bb1b      	cbnz	r3, 8007a20 <_svfiprintf_r+0x1b0>
 80079d8:	9b03      	ldr	r3, [sp, #12]
 80079da:	3307      	adds	r3, #7
 80079dc:	f023 0307 	bic.w	r3, r3, #7
 80079e0:	3308      	adds	r3, #8
 80079e2:	9303      	str	r3, [sp, #12]
 80079e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e6:	4433      	add	r3, r6
 80079e8:	9309      	str	r3, [sp, #36]	; 0x24
 80079ea:	e768      	b.n	80078be <_svfiprintf_r+0x4e>
 80079ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80079f0:	460c      	mov	r4, r1
 80079f2:	2001      	movs	r0, #1
 80079f4:	e7a6      	b.n	8007944 <_svfiprintf_r+0xd4>
 80079f6:	2300      	movs	r3, #0
 80079f8:	3401      	adds	r4, #1
 80079fa:	9305      	str	r3, [sp, #20]
 80079fc:	4619      	mov	r1, r3
 80079fe:	f04f 0c0a 	mov.w	ip, #10
 8007a02:	4620      	mov	r0, r4
 8007a04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a08:	3a30      	subs	r2, #48	; 0x30
 8007a0a:	2a09      	cmp	r2, #9
 8007a0c:	d903      	bls.n	8007a16 <_svfiprintf_r+0x1a6>
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d0c6      	beq.n	80079a0 <_svfiprintf_r+0x130>
 8007a12:	9105      	str	r1, [sp, #20]
 8007a14:	e7c4      	b.n	80079a0 <_svfiprintf_r+0x130>
 8007a16:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e7f0      	b.n	8007a02 <_svfiprintf_r+0x192>
 8007a20:	ab03      	add	r3, sp, #12
 8007a22:	9300      	str	r3, [sp, #0]
 8007a24:	462a      	mov	r2, r5
 8007a26:	4b0f      	ldr	r3, [pc, #60]	; (8007a64 <_svfiprintf_r+0x1f4>)
 8007a28:	a904      	add	r1, sp, #16
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	f7fd fe64 	bl	80056f8 <_printf_float>
 8007a30:	1c42      	adds	r2, r0, #1
 8007a32:	4606      	mov	r6, r0
 8007a34:	d1d6      	bne.n	80079e4 <_svfiprintf_r+0x174>
 8007a36:	89ab      	ldrh	r3, [r5, #12]
 8007a38:	065b      	lsls	r3, r3, #25
 8007a3a:	f53f af2d 	bmi.w	8007898 <_svfiprintf_r+0x28>
 8007a3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a40:	b01d      	add	sp, #116	; 0x74
 8007a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a46:	ab03      	add	r3, sp, #12
 8007a48:	9300      	str	r3, [sp, #0]
 8007a4a:	462a      	mov	r2, r5
 8007a4c:	4b05      	ldr	r3, [pc, #20]	; (8007a64 <_svfiprintf_r+0x1f4>)
 8007a4e:	a904      	add	r1, sp, #16
 8007a50:	4638      	mov	r0, r7
 8007a52:	f7fe f8f5 	bl	8005c40 <_printf_i>
 8007a56:	e7eb      	b.n	8007a30 <_svfiprintf_r+0x1c0>
 8007a58:	0800861c 	.word	0x0800861c
 8007a5c:	08008626 	.word	0x08008626
 8007a60:	080056f9 	.word	0x080056f9
 8007a64:	080077bd 	.word	0x080077bd
 8007a68:	08008622 	.word	0x08008622

08007a6c <__sflush_r>:
 8007a6c:	898a      	ldrh	r2, [r1, #12]
 8007a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a72:	4605      	mov	r5, r0
 8007a74:	0710      	lsls	r0, r2, #28
 8007a76:	460c      	mov	r4, r1
 8007a78:	d458      	bmi.n	8007b2c <__sflush_r+0xc0>
 8007a7a:	684b      	ldr	r3, [r1, #4]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	dc05      	bgt.n	8007a8c <__sflush_r+0x20>
 8007a80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	dc02      	bgt.n	8007a8c <__sflush_r+0x20>
 8007a86:	2000      	movs	r0, #0
 8007a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a8e:	2e00      	cmp	r6, #0
 8007a90:	d0f9      	beq.n	8007a86 <__sflush_r+0x1a>
 8007a92:	2300      	movs	r3, #0
 8007a94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a98:	682f      	ldr	r7, [r5, #0]
 8007a9a:	6a21      	ldr	r1, [r4, #32]
 8007a9c:	602b      	str	r3, [r5, #0]
 8007a9e:	d032      	beq.n	8007b06 <__sflush_r+0x9a>
 8007aa0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007aa2:	89a3      	ldrh	r3, [r4, #12]
 8007aa4:	075a      	lsls	r2, r3, #29
 8007aa6:	d505      	bpl.n	8007ab4 <__sflush_r+0x48>
 8007aa8:	6863      	ldr	r3, [r4, #4]
 8007aaa:	1ac0      	subs	r0, r0, r3
 8007aac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007aae:	b10b      	cbz	r3, 8007ab4 <__sflush_r+0x48>
 8007ab0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ab2:	1ac0      	subs	r0, r0, r3
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007aba:	6a21      	ldr	r1, [r4, #32]
 8007abc:	4628      	mov	r0, r5
 8007abe:	47b0      	blx	r6
 8007ac0:	1c43      	adds	r3, r0, #1
 8007ac2:	89a3      	ldrh	r3, [r4, #12]
 8007ac4:	d106      	bne.n	8007ad4 <__sflush_r+0x68>
 8007ac6:	6829      	ldr	r1, [r5, #0]
 8007ac8:	291d      	cmp	r1, #29
 8007aca:	d82b      	bhi.n	8007b24 <__sflush_r+0xb8>
 8007acc:	4a29      	ldr	r2, [pc, #164]	; (8007b74 <__sflush_r+0x108>)
 8007ace:	410a      	asrs	r2, r1
 8007ad0:	07d6      	lsls	r6, r2, #31
 8007ad2:	d427      	bmi.n	8007b24 <__sflush_r+0xb8>
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	6062      	str	r2, [r4, #4]
 8007ad8:	04d9      	lsls	r1, r3, #19
 8007ada:	6922      	ldr	r2, [r4, #16]
 8007adc:	6022      	str	r2, [r4, #0]
 8007ade:	d504      	bpl.n	8007aea <__sflush_r+0x7e>
 8007ae0:	1c42      	adds	r2, r0, #1
 8007ae2:	d101      	bne.n	8007ae8 <__sflush_r+0x7c>
 8007ae4:	682b      	ldr	r3, [r5, #0]
 8007ae6:	b903      	cbnz	r3, 8007aea <__sflush_r+0x7e>
 8007ae8:	6560      	str	r0, [r4, #84]	; 0x54
 8007aea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007aec:	602f      	str	r7, [r5, #0]
 8007aee:	2900      	cmp	r1, #0
 8007af0:	d0c9      	beq.n	8007a86 <__sflush_r+0x1a>
 8007af2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007af6:	4299      	cmp	r1, r3
 8007af8:	d002      	beq.n	8007b00 <__sflush_r+0x94>
 8007afa:	4628      	mov	r0, r5
 8007afc:	f7ff f9e2 	bl	8006ec4 <_free_r>
 8007b00:	2000      	movs	r0, #0
 8007b02:	6360      	str	r0, [r4, #52]	; 0x34
 8007b04:	e7c0      	b.n	8007a88 <__sflush_r+0x1c>
 8007b06:	2301      	movs	r3, #1
 8007b08:	4628      	mov	r0, r5
 8007b0a:	47b0      	blx	r6
 8007b0c:	1c41      	adds	r1, r0, #1
 8007b0e:	d1c8      	bne.n	8007aa2 <__sflush_r+0x36>
 8007b10:	682b      	ldr	r3, [r5, #0]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d0c5      	beq.n	8007aa2 <__sflush_r+0x36>
 8007b16:	2b1d      	cmp	r3, #29
 8007b18:	d001      	beq.n	8007b1e <__sflush_r+0xb2>
 8007b1a:	2b16      	cmp	r3, #22
 8007b1c:	d101      	bne.n	8007b22 <__sflush_r+0xb6>
 8007b1e:	602f      	str	r7, [r5, #0]
 8007b20:	e7b1      	b.n	8007a86 <__sflush_r+0x1a>
 8007b22:	89a3      	ldrh	r3, [r4, #12]
 8007b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b28:	81a3      	strh	r3, [r4, #12]
 8007b2a:	e7ad      	b.n	8007a88 <__sflush_r+0x1c>
 8007b2c:	690f      	ldr	r7, [r1, #16]
 8007b2e:	2f00      	cmp	r7, #0
 8007b30:	d0a9      	beq.n	8007a86 <__sflush_r+0x1a>
 8007b32:	0793      	lsls	r3, r2, #30
 8007b34:	680e      	ldr	r6, [r1, #0]
 8007b36:	bf08      	it	eq
 8007b38:	694b      	ldreq	r3, [r1, #20]
 8007b3a:	600f      	str	r7, [r1, #0]
 8007b3c:	bf18      	it	ne
 8007b3e:	2300      	movne	r3, #0
 8007b40:	eba6 0807 	sub.w	r8, r6, r7
 8007b44:	608b      	str	r3, [r1, #8]
 8007b46:	f1b8 0f00 	cmp.w	r8, #0
 8007b4a:	dd9c      	ble.n	8007a86 <__sflush_r+0x1a>
 8007b4c:	6a21      	ldr	r1, [r4, #32]
 8007b4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b50:	4643      	mov	r3, r8
 8007b52:	463a      	mov	r2, r7
 8007b54:	4628      	mov	r0, r5
 8007b56:	47b0      	blx	r6
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	dc06      	bgt.n	8007b6a <__sflush_r+0xfe>
 8007b5c:	89a3      	ldrh	r3, [r4, #12]
 8007b5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b62:	81a3      	strh	r3, [r4, #12]
 8007b64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b68:	e78e      	b.n	8007a88 <__sflush_r+0x1c>
 8007b6a:	4407      	add	r7, r0
 8007b6c:	eba8 0800 	sub.w	r8, r8, r0
 8007b70:	e7e9      	b.n	8007b46 <__sflush_r+0xda>
 8007b72:	bf00      	nop
 8007b74:	dfbffffe 	.word	0xdfbffffe

08007b78 <_fflush_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	690b      	ldr	r3, [r1, #16]
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	b913      	cbnz	r3, 8007b88 <_fflush_r+0x10>
 8007b82:	2500      	movs	r5, #0
 8007b84:	4628      	mov	r0, r5
 8007b86:	bd38      	pop	{r3, r4, r5, pc}
 8007b88:	b118      	cbz	r0, 8007b92 <_fflush_r+0x1a>
 8007b8a:	6a03      	ldr	r3, [r0, #32]
 8007b8c:	b90b      	cbnz	r3, 8007b92 <_fflush_r+0x1a>
 8007b8e:	f7fe fa05 	bl	8005f9c <__sinit>
 8007b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d0f3      	beq.n	8007b82 <_fflush_r+0xa>
 8007b9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b9c:	07d0      	lsls	r0, r2, #31
 8007b9e:	d404      	bmi.n	8007baa <_fflush_r+0x32>
 8007ba0:	0599      	lsls	r1, r3, #22
 8007ba2:	d402      	bmi.n	8007baa <_fflush_r+0x32>
 8007ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ba6:	f7fe fb10 	bl	80061ca <__retarget_lock_acquire_recursive>
 8007baa:	4628      	mov	r0, r5
 8007bac:	4621      	mov	r1, r4
 8007bae:	f7ff ff5d 	bl	8007a6c <__sflush_r>
 8007bb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bb4:	07da      	lsls	r2, r3, #31
 8007bb6:	4605      	mov	r5, r0
 8007bb8:	d4e4      	bmi.n	8007b84 <_fflush_r+0xc>
 8007bba:	89a3      	ldrh	r3, [r4, #12]
 8007bbc:	059b      	lsls	r3, r3, #22
 8007bbe:	d4e1      	bmi.n	8007b84 <_fflush_r+0xc>
 8007bc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bc2:	f7fe fb03 	bl	80061cc <__retarget_lock_release_recursive>
 8007bc6:	e7dd      	b.n	8007b84 <_fflush_r+0xc>

08007bc8 <memmove>:
 8007bc8:	4288      	cmp	r0, r1
 8007bca:	b510      	push	{r4, lr}
 8007bcc:	eb01 0402 	add.w	r4, r1, r2
 8007bd0:	d902      	bls.n	8007bd8 <memmove+0x10>
 8007bd2:	4284      	cmp	r4, r0
 8007bd4:	4623      	mov	r3, r4
 8007bd6:	d807      	bhi.n	8007be8 <memmove+0x20>
 8007bd8:	1e43      	subs	r3, r0, #1
 8007bda:	42a1      	cmp	r1, r4
 8007bdc:	d008      	beq.n	8007bf0 <memmove+0x28>
 8007bde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007be2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007be6:	e7f8      	b.n	8007bda <memmove+0x12>
 8007be8:	4402      	add	r2, r0
 8007bea:	4601      	mov	r1, r0
 8007bec:	428a      	cmp	r2, r1
 8007bee:	d100      	bne.n	8007bf2 <memmove+0x2a>
 8007bf0:	bd10      	pop	{r4, pc}
 8007bf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bfa:	e7f7      	b.n	8007bec <memmove+0x24>

08007bfc <_sbrk_r>:
 8007bfc:	b538      	push	{r3, r4, r5, lr}
 8007bfe:	4d06      	ldr	r5, [pc, #24]	; (8007c18 <_sbrk_r+0x1c>)
 8007c00:	2300      	movs	r3, #0
 8007c02:	4604      	mov	r4, r0
 8007c04:	4608      	mov	r0, r1
 8007c06:	602b      	str	r3, [r5, #0]
 8007c08:	f7fa f9f4 	bl	8001ff4 <_sbrk>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d102      	bne.n	8007c16 <_sbrk_r+0x1a>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	b103      	cbz	r3, 8007c16 <_sbrk_r+0x1a>
 8007c14:	6023      	str	r3, [r4, #0]
 8007c16:	bd38      	pop	{r3, r4, r5, pc}
 8007c18:	2000056c 	.word	0x2000056c

08007c1c <memcpy>:
 8007c1c:	440a      	add	r2, r1
 8007c1e:	4291      	cmp	r1, r2
 8007c20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007c24:	d100      	bne.n	8007c28 <memcpy+0xc>
 8007c26:	4770      	bx	lr
 8007c28:	b510      	push	{r4, lr}
 8007c2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c32:	4291      	cmp	r1, r2
 8007c34:	d1f9      	bne.n	8007c2a <memcpy+0xe>
 8007c36:	bd10      	pop	{r4, pc}

08007c38 <__assert_func>:
 8007c38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c3a:	4614      	mov	r4, r2
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	4b09      	ldr	r3, [pc, #36]	; (8007c64 <__assert_func+0x2c>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4605      	mov	r5, r0
 8007c44:	68d8      	ldr	r0, [r3, #12]
 8007c46:	b14c      	cbz	r4, 8007c5c <__assert_func+0x24>
 8007c48:	4b07      	ldr	r3, [pc, #28]	; (8007c68 <__assert_func+0x30>)
 8007c4a:	9100      	str	r1, [sp, #0]
 8007c4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007c50:	4906      	ldr	r1, [pc, #24]	; (8007c6c <__assert_func+0x34>)
 8007c52:	462b      	mov	r3, r5
 8007c54:	f000 f872 	bl	8007d3c <fiprintf>
 8007c58:	f000 f882 	bl	8007d60 <abort>
 8007c5c:	4b04      	ldr	r3, [pc, #16]	; (8007c70 <__assert_func+0x38>)
 8007c5e:	461c      	mov	r4, r3
 8007c60:	e7f3      	b.n	8007c4a <__assert_func+0x12>
 8007c62:	bf00      	nop
 8007c64:	20000064 	.word	0x20000064
 8007c68:	08008637 	.word	0x08008637
 8007c6c:	08008644 	.word	0x08008644
 8007c70:	08008672 	.word	0x08008672

08007c74 <_calloc_r>:
 8007c74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c76:	fba1 2402 	umull	r2, r4, r1, r2
 8007c7a:	b94c      	cbnz	r4, 8007c90 <_calloc_r+0x1c>
 8007c7c:	4611      	mov	r1, r2
 8007c7e:	9201      	str	r2, [sp, #4]
 8007c80:	f7ff f994 	bl	8006fac <_malloc_r>
 8007c84:	9a01      	ldr	r2, [sp, #4]
 8007c86:	4605      	mov	r5, r0
 8007c88:	b930      	cbnz	r0, 8007c98 <_calloc_r+0x24>
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	b003      	add	sp, #12
 8007c8e:	bd30      	pop	{r4, r5, pc}
 8007c90:	220c      	movs	r2, #12
 8007c92:	6002      	str	r2, [r0, #0]
 8007c94:	2500      	movs	r5, #0
 8007c96:	e7f8      	b.n	8007c8a <_calloc_r+0x16>
 8007c98:	4621      	mov	r1, r4
 8007c9a:	f7fe fa18 	bl	80060ce <memset>
 8007c9e:	e7f4      	b.n	8007c8a <_calloc_r+0x16>

08007ca0 <__ascii_mbtowc>:
 8007ca0:	b082      	sub	sp, #8
 8007ca2:	b901      	cbnz	r1, 8007ca6 <__ascii_mbtowc+0x6>
 8007ca4:	a901      	add	r1, sp, #4
 8007ca6:	b142      	cbz	r2, 8007cba <__ascii_mbtowc+0x1a>
 8007ca8:	b14b      	cbz	r3, 8007cbe <__ascii_mbtowc+0x1e>
 8007caa:	7813      	ldrb	r3, [r2, #0]
 8007cac:	600b      	str	r3, [r1, #0]
 8007cae:	7812      	ldrb	r2, [r2, #0]
 8007cb0:	1e10      	subs	r0, r2, #0
 8007cb2:	bf18      	it	ne
 8007cb4:	2001      	movne	r0, #1
 8007cb6:	b002      	add	sp, #8
 8007cb8:	4770      	bx	lr
 8007cba:	4610      	mov	r0, r2
 8007cbc:	e7fb      	b.n	8007cb6 <__ascii_mbtowc+0x16>
 8007cbe:	f06f 0001 	mvn.w	r0, #1
 8007cc2:	e7f8      	b.n	8007cb6 <__ascii_mbtowc+0x16>

08007cc4 <_realloc_r>:
 8007cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cc8:	4680      	mov	r8, r0
 8007cca:	4614      	mov	r4, r2
 8007ccc:	460e      	mov	r6, r1
 8007cce:	b921      	cbnz	r1, 8007cda <_realloc_r+0x16>
 8007cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd4:	4611      	mov	r1, r2
 8007cd6:	f7ff b969 	b.w	8006fac <_malloc_r>
 8007cda:	b92a      	cbnz	r2, 8007ce8 <_realloc_r+0x24>
 8007cdc:	f7ff f8f2 	bl	8006ec4 <_free_r>
 8007ce0:	4625      	mov	r5, r4
 8007ce2:	4628      	mov	r0, r5
 8007ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ce8:	f000 f841 	bl	8007d6e <_malloc_usable_size_r>
 8007cec:	4284      	cmp	r4, r0
 8007cee:	4607      	mov	r7, r0
 8007cf0:	d802      	bhi.n	8007cf8 <_realloc_r+0x34>
 8007cf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cf6:	d812      	bhi.n	8007d1e <_realloc_r+0x5a>
 8007cf8:	4621      	mov	r1, r4
 8007cfa:	4640      	mov	r0, r8
 8007cfc:	f7ff f956 	bl	8006fac <_malloc_r>
 8007d00:	4605      	mov	r5, r0
 8007d02:	2800      	cmp	r0, #0
 8007d04:	d0ed      	beq.n	8007ce2 <_realloc_r+0x1e>
 8007d06:	42bc      	cmp	r4, r7
 8007d08:	4622      	mov	r2, r4
 8007d0a:	4631      	mov	r1, r6
 8007d0c:	bf28      	it	cs
 8007d0e:	463a      	movcs	r2, r7
 8007d10:	f7ff ff84 	bl	8007c1c <memcpy>
 8007d14:	4631      	mov	r1, r6
 8007d16:	4640      	mov	r0, r8
 8007d18:	f7ff f8d4 	bl	8006ec4 <_free_r>
 8007d1c:	e7e1      	b.n	8007ce2 <_realloc_r+0x1e>
 8007d1e:	4635      	mov	r5, r6
 8007d20:	e7df      	b.n	8007ce2 <_realloc_r+0x1e>

08007d22 <__ascii_wctomb>:
 8007d22:	b149      	cbz	r1, 8007d38 <__ascii_wctomb+0x16>
 8007d24:	2aff      	cmp	r2, #255	; 0xff
 8007d26:	bf85      	ittet	hi
 8007d28:	238a      	movhi	r3, #138	; 0x8a
 8007d2a:	6003      	strhi	r3, [r0, #0]
 8007d2c:	700a      	strbls	r2, [r1, #0]
 8007d2e:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007d32:	bf98      	it	ls
 8007d34:	2001      	movls	r0, #1
 8007d36:	4770      	bx	lr
 8007d38:	4608      	mov	r0, r1
 8007d3a:	4770      	bx	lr

08007d3c <fiprintf>:
 8007d3c:	b40e      	push	{r1, r2, r3}
 8007d3e:	b503      	push	{r0, r1, lr}
 8007d40:	4601      	mov	r1, r0
 8007d42:	ab03      	add	r3, sp, #12
 8007d44:	4805      	ldr	r0, [pc, #20]	; (8007d5c <fiprintf+0x20>)
 8007d46:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d4a:	6800      	ldr	r0, [r0, #0]
 8007d4c:	9301      	str	r3, [sp, #4]
 8007d4e:	f000 f83f 	bl	8007dd0 <_vfiprintf_r>
 8007d52:	b002      	add	sp, #8
 8007d54:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d58:	b003      	add	sp, #12
 8007d5a:	4770      	bx	lr
 8007d5c:	20000064 	.word	0x20000064

08007d60 <abort>:
 8007d60:	b508      	push	{r3, lr}
 8007d62:	2006      	movs	r0, #6
 8007d64:	f000 fa0c 	bl	8008180 <raise>
 8007d68:	2001      	movs	r0, #1
 8007d6a:	f7fa f8cb 	bl	8001f04 <_exit>

08007d6e <_malloc_usable_size_r>:
 8007d6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d72:	1f18      	subs	r0, r3, #4
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	bfbc      	itt	lt
 8007d78:	580b      	ldrlt	r3, [r1, r0]
 8007d7a:	18c0      	addlt	r0, r0, r3
 8007d7c:	4770      	bx	lr

08007d7e <__sfputc_r>:
 8007d7e:	6893      	ldr	r3, [r2, #8]
 8007d80:	3b01      	subs	r3, #1
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	b410      	push	{r4}
 8007d86:	6093      	str	r3, [r2, #8]
 8007d88:	da08      	bge.n	8007d9c <__sfputc_r+0x1e>
 8007d8a:	6994      	ldr	r4, [r2, #24]
 8007d8c:	42a3      	cmp	r3, r4
 8007d8e:	db01      	blt.n	8007d94 <__sfputc_r+0x16>
 8007d90:	290a      	cmp	r1, #10
 8007d92:	d103      	bne.n	8007d9c <__sfputc_r+0x1e>
 8007d94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d98:	f000 b934 	b.w	8008004 <__swbuf_r>
 8007d9c:	6813      	ldr	r3, [r2, #0]
 8007d9e:	1c58      	adds	r0, r3, #1
 8007da0:	6010      	str	r0, [r2, #0]
 8007da2:	7019      	strb	r1, [r3, #0]
 8007da4:	4608      	mov	r0, r1
 8007da6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <__sfputs_r>:
 8007dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dae:	4606      	mov	r6, r0
 8007db0:	460f      	mov	r7, r1
 8007db2:	4614      	mov	r4, r2
 8007db4:	18d5      	adds	r5, r2, r3
 8007db6:	42ac      	cmp	r4, r5
 8007db8:	d101      	bne.n	8007dbe <__sfputs_r+0x12>
 8007dba:	2000      	movs	r0, #0
 8007dbc:	e007      	b.n	8007dce <__sfputs_r+0x22>
 8007dbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dc2:	463a      	mov	r2, r7
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7ff ffda 	bl	8007d7e <__sfputc_r>
 8007dca:	1c43      	adds	r3, r0, #1
 8007dcc:	d1f3      	bne.n	8007db6 <__sfputs_r+0xa>
 8007dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007dd0 <_vfiprintf_r>:
 8007dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd4:	460d      	mov	r5, r1
 8007dd6:	b09d      	sub	sp, #116	; 0x74
 8007dd8:	4614      	mov	r4, r2
 8007dda:	4698      	mov	r8, r3
 8007ddc:	4606      	mov	r6, r0
 8007dde:	b118      	cbz	r0, 8007de8 <_vfiprintf_r+0x18>
 8007de0:	6a03      	ldr	r3, [r0, #32]
 8007de2:	b90b      	cbnz	r3, 8007de8 <_vfiprintf_r+0x18>
 8007de4:	f7fe f8da 	bl	8005f9c <__sinit>
 8007de8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007dea:	07d9      	lsls	r1, r3, #31
 8007dec:	d405      	bmi.n	8007dfa <_vfiprintf_r+0x2a>
 8007dee:	89ab      	ldrh	r3, [r5, #12]
 8007df0:	059a      	lsls	r2, r3, #22
 8007df2:	d402      	bmi.n	8007dfa <_vfiprintf_r+0x2a>
 8007df4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007df6:	f7fe f9e8 	bl	80061ca <__retarget_lock_acquire_recursive>
 8007dfa:	89ab      	ldrh	r3, [r5, #12]
 8007dfc:	071b      	lsls	r3, r3, #28
 8007dfe:	d501      	bpl.n	8007e04 <_vfiprintf_r+0x34>
 8007e00:	692b      	ldr	r3, [r5, #16]
 8007e02:	b99b      	cbnz	r3, 8007e2c <_vfiprintf_r+0x5c>
 8007e04:	4629      	mov	r1, r5
 8007e06:	4630      	mov	r0, r6
 8007e08:	f000 f93a 	bl	8008080 <__swsetup_r>
 8007e0c:	b170      	cbz	r0, 8007e2c <_vfiprintf_r+0x5c>
 8007e0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e10:	07dc      	lsls	r4, r3, #31
 8007e12:	d504      	bpl.n	8007e1e <_vfiprintf_r+0x4e>
 8007e14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e18:	b01d      	add	sp, #116	; 0x74
 8007e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1e:	89ab      	ldrh	r3, [r5, #12]
 8007e20:	0598      	lsls	r0, r3, #22
 8007e22:	d4f7      	bmi.n	8007e14 <_vfiprintf_r+0x44>
 8007e24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e26:	f7fe f9d1 	bl	80061cc <__retarget_lock_release_recursive>
 8007e2a:	e7f3      	b.n	8007e14 <_vfiprintf_r+0x44>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007e30:	2320      	movs	r3, #32
 8007e32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e36:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e3a:	2330      	movs	r3, #48	; 0x30
 8007e3c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007ff0 <_vfiprintf_r+0x220>
 8007e40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e44:	f04f 0901 	mov.w	r9, #1
 8007e48:	4623      	mov	r3, r4
 8007e4a:	469a      	mov	sl, r3
 8007e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e50:	b10a      	cbz	r2, 8007e56 <_vfiprintf_r+0x86>
 8007e52:	2a25      	cmp	r2, #37	; 0x25
 8007e54:	d1f9      	bne.n	8007e4a <_vfiprintf_r+0x7a>
 8007e56:	ebba 0b04 	subs.w	fp, sl, r4
 8007e5a:	d00b      	beq.n	8007e74 <_vfiprintf_r+0xa4>
 8007e5c:	465b      	mov	r3, fp
 8007e5e:	4622      	mov	r2, r4
 8007e60:	4629      	mov	r1, r5
 8007e62:	4630      	mov	r0, r6
 8007e64:	f7ff ffa2 	bl	8007dac <__sfputs_r>
 8007e68:	3001      	adds	r0, #1
 8007e6a:	f000 80a9 	beq.w	8007fc0 <_vfiprintf_r+0x1f0>
 8007e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e70:	445a      	add	r2, fp
 8007e72:	9209      	str	r2, [sp, #36]	; 0x24
 8007e74:	f89a 3000 	ldrb.w	r3, [sl]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 80a1 	beq.w	8007fc0 <_vfiprintf_r+0x1f0>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e88:	f10a 0a01 	add.w	sl, sl, #1
 8007e8c:	9304      	str	r3, [sp, #16]
 8007e8e:	9307      	str	r3, [sp, #28]
 8007e90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e94:	931a      	str	r3, [sp, #104]	; 0x68
 8007e96:	4654      	mov	r4, sl
 8007e98:	2205      	movs	r2, #5
 8007e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e9e:	4854      	ldr	r0, [pc, #336]	; (8007ff0 <_vfiprintf_r+0x220>)
 8007ea0:	f7f8 f99e 	bl	80001e0 <memchr>
 8007ea4:	9a04      	ldr	r2, [sp, #16]
 8007ea6:	b9d8      	cbnz	r0, 8007ee0 <_vfiprintf_r+0x110>
 8007ea8:	06d1      	lsls	r1, r2, #27
 8007eaa:	bf44      	itt	mi
 8007eac:	2320      	movmi	r3, #32
 8007eae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007eb2:	0713      	lsls	r3, r2, #28
 8007eb4:	bf44      	itt	mi
 8007eb6:	232b      	movmi	r3, #43	; 0x2b
 8007eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8007ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ec2:	d015      	beq.n	8007ef0 <_vfiprintf_r+0x120>
 8007ec4:	9a07      	ldr	r2, [sp, #28]
 8007ec6:	4654      	mov	r4, sl
 8007ec8:	2000      	movs	r0, #0
 8007eca:	f04f 0c0a 	mov.w	ip, #10
 8007ece:	4621      	mov	r1, r4
 8007ed0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ed4:	3b30      	subs	r3, #48	; 0x30
 8007ed6:	2b09      	cmp	r3, #9
 8007ed8:	d94d      	bls.n	8007f76 <_vfiprintf_r+0x1a6>
 8007eda:	b1b0      	cbz	r0, 8007f0a <_vfiprintf_r+0x13a>
 8007edc:	9207      	str	r2, [sp, #28]
 8007ede:	e014      	b.n	8007f0a <_vfiprintf_r+0x13a>
 8007ee0:	eba0 0308 	sub.w	r3, r0, r8
 8007ee4:	fa09 f303 	lsl.w	r3, r9, r3
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	9304      	str	r3, [sp, #16]
 8007eec:	46a2      	mov	sl, r4
 8007eee:	e7d2      	b.n	8007e96 <_vfiprintf_r+0xc6>
 8007ef0:	9b03      	ldr	r3, [sp, #12]
 8007ef2:	1d19      	adds	r1, r3, #4
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	9103      	str	r1, [sp, #12]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	bfbb      	ittet	lt
 8007efc:	425b      	neglt	r3, r3
 8007efe:	f042 0202 	orrlt.w	r2, r2, #2
 8007f02:	9307      	strge	r3, [sp, #28]
 8007f04:	9307      	strlt	r3, [sp, #28]
 8007f06:	bfb8      	it	lt
 8007f08:	9204      	strlt	r2, [sp, #16]
 8007f0a:	7823      	ldrb	r3, [r4, #0]
 8007f0c:	2b2e      	cmp	r3, #46	; 0x2e
 8007f0e:	d10c      	bne.n	8007f2a <_vfiprintf_r+0x15a>
 8007f10:	7863      	ldrb	r3, [r4, #1]
 8007f12:	2b2a      	cmp	r3, #42	; 0x2a
 8007f14:	d134      	bne.n	8007f80 <_vfiprintf_r+0x1b0>
 8007f16:	9b03      	ldr	r3, [sp, #12]
 8007f18:	1d1a      	adds	r2, r3, #4
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	9203      	str	r2, [sp, #12]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	bfb8      	it	lt
 8007f22:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007f26:	3402      	adds	r4, #2
 8007f28:	9305      	str	r3, [sp, #20]
 8007f2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008000 <_vfiprintf_r+0x230>
 8007f2e:	7821      	ldrb	r1, [r4, #0]
 8007f30:	2203      	movs	r2, #3
 8007f32:	4650      	mov	r0, sl
 8007f34:	f7f8 f954 	bl	80001e0 <memchr>
 8007f38:	b138      	cbz	r0, 8007f4a <_vfiprintf_r+0x17a>
 8007f3a:	9b04      	ldr	r3, [sp, #16]
 8007f3c:	eba0 000a 	sub.w	r0, r0, sl
 8007f40:	2240      	movs	r2, #64	; 0x40
 8007f42:	4082      	lsls	r2, r0
 8007f44:	4313      	orrs	r3, r2
 8007f46:	3401      	adds	r4, #1
 8007f48:	9304      	str	r3, [sp, #16]
 8007f4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f4e:	4829      	ldr	r0, [pc, #164]	; (8007ff4 <_vfiprintf_r+0x224>)
 8007f50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f54:	2206      	movs	r2, #6
 8007f56:	f7f8 f943 	bl	80001e0 <memchr>
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	d03f      	beq.n	8007fde <_vfiprintf_r+0x20e>
 8007f5e:	4b26      	ldr	r3, [pc, #152]	; (8007ff8 <_vfiprintf_r+0x228>)
 8007f60:	bb1b      	cbnz	r3, 8007faa <_vfiprintf_r+0x1da>
 8007f62:	9b03      	ldr	r3, [sp, #12]
 8007f64:	3307      	adds	r3, #7
 8007f66:	f023 0307 	bic.w	r3, r3, #7
 8007f6a:	3308      	adds	r3, #8
 8007f6c:	9303      	str	r3, [sp, #12]
 8007f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f70:	443b      	add	r3, r7
 8007f72:	9309      	str	r3, [sp, #36]	; 0x24
 8007f74:	e768      	b.n	8007e48 <_vfiprintf_r+0x78>
 8007f76:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f7a:	460c      	mov	r4, r1
 8007f7c:	2001      	movs	r0, #1
 8007f7e:	e7a6      	b.n	8007ece <_vfiprintf_r+0xfe>
 8007f80:	2300      	movs	r3, #0
 8007f82:	3401      	adds	r4, #1
 8007f84:	9305      	str	r3, [sp, #20]
 8007f86:	4619      	mov	r1, r3
 8007f88:	f04f 0c0a 	mov.w	ip, #10
 8007f8c:	4620      	mov	r0, r4
 8007f8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f92:	3a30      	subs	r2, #48	; 0x30
 8007f94:	2a09      	cmp	r2, #9
 8007f96:	d903      	bls.n	8007fa0 <_vfiprintf_r+0x1d0>
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d0c6      	beq.n	8007f2a <_vfiprintf_r+0x15a>
 8007f9c:	9105      	str	r1, [sp, #20]
 8007f9e:	e7c4      	b.n	8007f2a <_vfiprintf_r+0x15a>
 8007fa0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e7f0      	b.n	8007f8c <_vfiprintf_r+0x1bc>
 8007faa:	ab03      	add	r3, sp, #12
 8007fac:	9300      	str	r3, [sp, #0]
 8007fae:	462a      	mov	r2, r5
 8007fb0:	4b12      	ldr	r3, [pc, #72]	; (8007ffc <_vfiprintf_r+0x22c>)
 8007fb2:	a904      	add	r1, sp, #16
 8007fb4:	4630      	mov	r0, r6
 8007fb6:	f7fd fb9f 	bl	80056f8 <_printf_float>
 8007fba:	4607      	mov	r7, r0
 8007fbc:	1c78      	adds	r0, r7, #1
 8007fbe:	d1d6      	bne.n	8007f6e <_vfiprintf_r+0x19e>
 8007fc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fc2:	07d9      	lsls	r1, r3, #31
 8007fc4:	d405      	bmi.n	8007fd2 <_vfiprintf_r+0x202>
 8007fc6:	89ab      	ldrh	r3, [r5, #12]
 8007fc8:	059a      	lsls	r2, r3, #22
 8007fca:	d402      	bmi.n	8007fd2 <_vfiprintf_r+0x202>
 8007fcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fce:	f7fe f8fd 	bl	80061cc <__retarget_lock_release_recursive>
 8007fd2:	89ab      	ldrh	r3, [r5, #12]
 8007fd4:	065b      	lsls	r3, r3, #25
 8007fd6:	f53f af1d 	bmi.w	8007e14 <_vfiprintf_r+0x44>
 8007fda:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fdc:	e71c      	b.n	8007e18 <_vfiprintf_r+0x48>
 8007fde:	ab03      	add	r3, sp, #12
 8007fe0:	9300      	str	r3, [sp, #0]
 8007fe2:	462a      	mov	r2, r5
 8007fe4:	4b05      	ldr	r3, [pc, #20]	; (8007ffc <_vfiprintf_r+0x22c>)
 8007fe6:	a904      	add	r1, sp, #16
 8007fe8:	4630      	mov	r0, r6
 8007fea:	f7fd fe29 	bl	8005c40 <_printf_i>
 8007fee:	e7e4      	b.n	8007fba <_vfiprintf_r+0x1ea>
 8007ff0:	0800861c 	.word	0x0800861c
 8007ff4:	08008626 	.word	0x08008626
 8007ff8:	080056f9 	.word	0x080056f9
 8007ffc:	08007dad 	.word	0x08007dad
 8008000:	08008622 	.word	0x08008622

08008004 <__swbuf_r>:
 8008004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008006:	460e      	mov	r6, r1
 8008008:	4614      	mov	r4, r2
 800800a:	4605      	mov	r5, r0
 800800c:	b118      	cbz	r0, 8008016 <__swbuf_r+0x12>
 800800e:	6a03      	ldr	r3, [r0, #32]
 8008010:	b90b      	cbnz	r3, 8008016 <__swbuf_r+0x12>
 8008012:	f7fd ffc3 	bl	8005f9c <__sinit>
 8008016:	69a3      	ldr	r3, [r4, #24]
 8008018:	60a3      	str	r3, [r4, #8]
 800801a:	89a3      	ldrh	r3, [r4, #12]
 800801c:	071a      	lsls	r2, r3, #28
 800801e:	d525      	bpl.n	800806c <__swbuf_r+0x68>
 8008020:	6923      	ldr	r3, [r4, #16]
 8008022:	b31b      	cbz	r3, 800806c <__swbuf_r+0x68>
 8008024:	6823      	ldr	r3, [r4, #0]
 8008026:	6922      	ldr	r2, [r4, #16]
 8008028:	1a98      	subs	r0, r3, r2
 800802a:	6963      	ldr	r3, [r4, #20]
 800802c:	b2f6      	uxtb	r6, r6
 800802e:	4283      	cmp	r3, r0
 8008030:	4637      	mov	r7, r6
 8008032:	dc04      	bgt.n	800803e <__swbuf_r+0x3a>
 8008034:	4621      	mov	r1, r4
 8008036:	4628      	mov	r0, r5
 8008038:	f7ff fd9e 	bl	8007b78 <_fflush_r>
 800803c:	b9e0      	cbnz	r0, 8008078 <__swbuf_r+0x74>
 800803e:	68a3      	ldr	r3, [r4, #8]
 8008040:	3b01      	subs	r3, #1
 8008042:	60a3      	str	r3, [r4, #8]
 8008044:	6823      	ldr	r3, [r4, #0]
 8008046:	1c5a      	adds	r2, r3, #1
 8008048:	6022      	str	r2, [r4, #0]
 800804a:	701e      	strb	r6, [r3, #0]
 800804c:	6962      	ldr	r2, [r4, #20]
 800804e:	1c43      	adds	r3, r0, #1
 8008050:	429a      	cmp	r2, r3
 8008052:	d004      	beq.n	800805e <__swbuf_r+0x5a>
 8008054:	89a3      	ldrh	r3, [r4, #12]
 8008056:	07db      	lsls	r3, r3, #31
 8008058:	d506      	bpl.n	8008068 <__swbuf_r+0x64>
 800805a:	2e0a      	cmp	r6, #10
 800805c:	d104      	bne.n	8008068 <__swbuf_r+0x64>
 800805e:	4621      	mov	r1, r4
 8008060:	4628      	mov	r0, r5
 8008062:	f7ff fd89 	bl	8007b78 <_fflush_r>
 8008066:	b938      	cbnz	r0, 8008078 <__swbuf_r+0x74>
 8008068:	4638      	mov	r0, r7
 800806a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800806c:	4621      	mov	r1, r4
 800806e:	4628      	mov	r0, r5
 8008070:	f000 f806 	bl	8008080 <__swsetup_r>
 8008074:	2800      	cmp	r0, #0
 8008076:	d0d5      	beq.n	8008024 <__swbuf_r+0x20>
 8008078:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800807c:	e7f4      	b.n	8008068 <__swbuf_r+0x64>
	...

08008080 <__swsetup_r>:
 8008080:	b538      	push	{r3, r4, r5, lr}
 8008082:	4b2a      	ldr	r3, [pc, #168]	; (800812c <__swsetup_r+0xac>)
 8008084:	4605      	mov	r5, r0
 8008086:	6818      	ldr	r0, [r3, #0]
 8008088:	460c      	mov	r4, r1
 800808a:	b118      	cbz	r0, 8008094 <__swsetup_r+0x14>
 800808c:	6a03      	ldr	r3, [r0, #32]
 800808e:	b90b      	cbnz	r3, 8008094 <__swsetup_r+0x14>
 8008090:	f7fd ff84 	bl	8005f9c <__sinit>
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800809a:	0718      	lsls	r0, r3, #28
 800809c:	d422      	bmi.n	80080e4 <__swsetup_r+0x64>
 800809e:	06d9      	lsls	r1, r3, #27
 80080a0:	d407      	bmi.n	80080b2 <__swsetup_r+0x32>
 80080a2:	2309      	movs	r3, #9
 80080a4:	602b      	str	r3, [r5, #0]
 80080a6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80080aa:	81a3      	strh	r3, [r4, #12]
 80080ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080b0:	e034      	b.n	800811c <__swsetup_r+0x9c>
 80080b2:	0758      	lsls	r0, r3, #29
 80080b4:	d512      	bpl.n	80080dc <__swsetup_r+0x5c>
 80080b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080b8:	b141      	cbz	r1, 80080cc <__swsetup_r+0x4c>
 80080ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080be:	4299      	cmp	r1, r3
 80080c0:	d002      	beq.n	80080c8 <__swsetup_r+0x48>
 80080c2:	4628      	mov	r0, r5
 80080c4:	f7fe fefe 	bl	8006ec4 <_free_r>
 80080c8:	2300      	movs	r3, #0
 80080ca:	6363      	str	r3, [r4, #52]	; 0x34
 80080cc:	89a3      	ldrh	r3, [r4, #12]
 80080ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080d2:	81a3      	strh	r3, [r4, #12]
 80080d4:	2300      	movs	r3, #0
 80080d6:	6063      	str	r3, [r4, #4]
 80080d8:	6923      	ldr	r3, [r4, #16]
 80080da:	6023      	str	r3, [r4, #0]
 80080dc:	89a3      	ldrh	r3, [r4, #12]
 80080de:	f043 0308 	orr.w	r3, r3, #8
 80080e2:	81a3      	strh	r3, [r4, #12]
 80080e4:	6923      	ldr	r3, [r4, #16]
 80080e6:	b94b      	cbnz	r3, 80080fc <__swsetup_r+0x7c>
 80080e8:	89a3      	ldrh	r3, [r4, #12]
 80080ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080f2:	d003      	beq.n	80080fc <__swsetup_r+0x7c>
 80080f4:	4621      	mov	r1, r4
 80080f6:	4628      	mov	r0, r5
 80080f8:	f000 f884 	bl	8008204 <__smakebuf_r>
 80080fc:	89a0      	ldrh	r0, [r4, #12]
 80080fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008102:	f010 0301 	ands.w	r3, r0, #1
 8008106:	d00a      	beq.n	800811e <__swsetup_r+0x9e>
 8008108:	2300      	movs	r3, #0
 800810a:	60a3      	str	r3, [r4, #8]
 800810c:	6963      	ldr	r3, [r4, #20]
 800810e:	425b      	negs	r3, r3
 8008110:	61a3      	str	r3, [r4, #24]
 8008112:	6923      	ldr	r3, [r4, #16]
 8008114:	b943      	cbnz	r3, 8008128 <__swsetup_r+0xa8>
 8008116:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800811a:	d1c4      	bne.n	80080a6 <__swsetup_r+0x26>
 800811c:	bd38      	pop	{r3, r4, r5, pc}
 800811e:	0781      	lsls	r1, r0, #30
 8008120:	bf58      	it	pl
 8008122:	6963      	ldrpl	r3, [r4, #20]
 8008124:	60a3      	str	r3, [r4, #8]
 8008126:	e7f4      	b.n	8008112 <__swsetup_r+0x92>
 8008128:	2000      	movs	r0, #0
 800812a:	e7f7      	b.n	800811c <__swsetup_r+0x9c>
 800812c:	20000064 	.word	0x20000064

08008130 <_raise_r>:
 8008130:	291f      	cmp	r1, #31
 8008132:	b538      	push	{r3, r4, r5, lr}
 8008134:	4604      	mov	r4, r0
 8008136:	460d      	mov	r5, r1
 8008138:	d904      	bls.n	8008144 <_raise_r+0x14>
 800813a:	2316      	movs	r3, #22
 800813c:	6003      	str	r3, [r0, #0]
 800813e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008142:	bd38      	pop	{r3, r4, r5, pc}
 8008144:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008146:	b112      	cbz	r2, 800814e <_raise_r+0x1e>
 8008148:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800814c:	b94b      	cbnz	r3, 8008162 <_raise_r+0x32>
 800814e:	4620      	mov	r0, r4
 8008150:	f000 f830 	bl	80081b4 <_getpid_r>
 8008154:	462a      	mov	r2, r5
 8008156:	4601      	mov	r1, r0
 8008158:	4620      	mov	r0, r4
 800815a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800815e:	f000 b817 	b.w	8008190 <_kill_r>
 8008162:	2b01      	cmp	r3, #1
 8008164:	d00a      	beq.n	800817c <_raise_r+0x4c>
 8008166:	1c59      	adds	r1, r3, #1
 8008168:	d103      	bne.n	8008172 <_raise_r+0x42>
 800816a:	2316      	movs	r3, #22
 800816c:	6003      	str	r3, [r0, #0]
 800816e:	2001      	movs	r0, #1
 8008170:	e7e7      	b.n	8008142 <_raise_r+0x12>
 8008172:	2400      	movs	r4, #0
 8008174:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008178:	4628      	mov	r0, r5
 800817a:	4798      	blx	r3
 800817c:	2000      	movs	r0, #0
 800817e:	e7e0      	b.n	8008142 <_raise_r+0x12>

08008180 <raise>:
 8008180:	4b02      	ldr	r3, [pc, #8]	; (800818c <raise+0xc>)
 8008182:	4601      	mov	r1, r0
 8008184:	6818      	ldr	r0, [r3, #0]
 8008186:	f7ff bfd3 	b.w	8008130 <_raise_r>
 800818a:	bf00      	nop
 800818c:	20000064 	.word	0x20000064

08008190 <_kill_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d07      	ldr	r5, [pc, #28]	; (80081b0 <_kill_r+0x20>)
 8008194:	2300      	movs	r3, #0
 8008196:	4604      	mov	r4, r0
 8008198:	4608      	mov	r0, r1
 800819a:	4611      	mov	r1, r2
 800819c:	602b      	str	r3, [r5, #0]
 800819e:	f7f9 fea1 	bl	8001ee4 <_kill>
 80081a2:	1c43      	adds	r3, r0, #1
 80081a4:	d102      	bne.n	80081ac <_kill_r+0x1c>
 80081a6:	682b      	ldr	r3, [r5, #0]
 80081a8:	b103      	cbz	r3, 80081ac <_kill_r+0x1c>
 80081aa:	6023      	str	r3, [r4, #0]
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
 80081ae:	bf00      	nop
 80081b0:	2000056c 	.word	0x2000056c

080081b4 <_getpid_r>:
 80081b4:	f7f9 be8e 	b.w	8001ed4 <_getpid>

080081b8 <__swhatbuf_r>:
 80081b8:	b570      	push	{r4, r5, r6, lr}
 80081ba:	460c      	mov	r4, r1
 80081bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081c0:	2900      	cmp	r1, #0
 80081c2:	b096      	sub	sp, #88	; 0x58
 80081c4:	4615      	mov	r5, r2
 80081c6:	461e      	mov	r6, r3
 80081c8:	da0d      	bge.n	80081e6 <__swhatbuf_r+0x2e>
 80081ca:	89a3      	ldrh	r3, [r4, #12]
 80081cc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80081d0:	f04f 0100 	mov.w	r1, #0
 80081d4:	bf0c      	ite	eq
 80081d6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80081da:	2340      	movne	r3, #64	; 0x40
 80081dc:	2000      	movs	r0, #0
 80081de:	6031      	str	r1, [r6, #0]
 80081e0:	602b      	str	r3, [r5, #0]
 80081e2:	b016      	add	sp, #88	; 0x58
 80081e4:	bd70      	pop	{r4, r5, r6, pc}
 80081e6:	466a      	mov	r2, sp
 80081e8:	f000 f848 	bl	800827c <_fstat_r>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	dbec      	blt.n	80081ca <__swhatbuf_r+0x12>
 80081f0:	9901      	ldr	r1, [sp, #4]
 80081f2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80081f6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80081fa:	4259      	negs	r1, r3
 80081fc:	4159      	adcs	r1, r3
 80081fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008202:	e7eb      	b.n	80081dc <__swhatbuf_r+0x24>

08008204 <__smakebuf_r>:
 8008204:	898b      	ldrh	r3, [r1, #12]
 8008206:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008208:	079d      	lsls	r5, r3, #30
 800820a:	4606      	mov	r6, r0
 800820c:	460c      	mov	r4, r1
 800820e:	d507      	bpl.n	8008220 <__smakebuf_r+0x1c>
 8008210:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008214:	6023      	str	r3, [r4, #0]
 8008216:	6123      	str	r3, [r4, #16]
 8008218:	2301      	movs	r3, #1
 800821a:	6163      	str	r3, [r4, #20]
 800821c:	b002      	add	sp, #8
 800821e:	bd70      	pop	{r4, r5, r6, pc}
 8008220:	ab01      	add	r3, sp, #4
 8008222:	466a      	mov	r2, sp
 8008224:	f7ff ffc8 	bl	80081b8 <__swhatbuf_r>
 8008228:	9900      	ldr	r1, [sp, #0]
 800822a:	4605      	mov	r5, r0
 800822c:	4630      	mov	r0, r6
 800822e:	f7fe febd 	bl	8006fac <_malloc_r>
 8008232:	b948      	cbnz	r0, 8008248 <__smakebuf_r+0x44>
 8008234:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008238:	059a      	lsls	r2, r3, #22
 800823a:	d4ef      	bmi.n	800821c <__smakebuf_r+0x18>
 800823c:	f023 0303 	bic.w	r3, r3, #3
 8008240:	f043 0302 	orr.w	r3, r3, #2
 8008244:	81a3      	strh	r3, [r4, #12]
 8008246:	e7e3      	b.n	8008210 <__smakebuf_r+0xc>
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	6020      	str	r0, [r4, #0]
 800824c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008250:	81a3      	strh	r3, [r4, #12]
 8008252:	9b00      	ldr	r3, [sp, #0]
 8008254:	6163      	str	r3, [r4, #20]
 8008256:	9b01      	ldr	r3, [sp, #4]
 8008258:	6120      	str	r0, [r4, #16]
 800825a:	b15b      	cbz	r3, 8008274 <__smakebuf_r+0x70>
 800825c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008260:	4630      	mov	r0, r6
 8008262:	f000 f81d 	bl	80082a0 <_isatty_r>
 8008266:	b128      	cbz	r0, 8008274 <__smakebuf_r+0x70>
 8008268:	89a3      	ldrh	r3, [r4, #12]
 800826a:	f023 0303 	bic.w	r3, r3, #3
 800826e:	f043 0301 	orr.w	r3, r3, #1
 8008272:	81a3      	strh	r3, [r4, #12]
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	431d      	orrs	r5, r3
 8008278:	81a5      	strh	r5, [r4, #12]
 800827a:	e7cf      	b.n	800821c <__smakebuf_r+0x18>

0800827c <_fstat_r>:
 800827c:	b538      	push	{r3, r4, r5, lr}
 800827e:	4d07      	ldr	r5, [pc, #28]	; (800829c <_fstat_r+0x20>)
 8008280:	2300      	movs	r3, #0
 8008282:	4604      	mov	r4, r0
 8008284:	4608      	mov	r0, r1
 8008286:	4611      	mov	r1, r2
 8008288:	602b      	str	r3, [r5, #0]
 800828a:	f7f9 fe8a 	bl	8001fa2 <_fstat>
 800828e:	1c43      	adds	r3, r0, #1
 8008290:	d102      	bne.n	8008298 <_fstat_r+0x1c>
 8008292:	682b      	ldr	r3, [r5, #0]
 8008294:	b103      	cbz	r3, 8008298 <_fstat_r+0x1c>
 8008296:	6023      	str	r3, [r4, #0]
 8008298:	bd38      	pop	{r3, r4, r5, pc}
 800829a:	bf00      	nop
 800829c:	2000056c 	.word	0x2000056c

080082a0 <_isatty_r>:
 80082a0:	b538      	push	{r3, r4, r5, lr}
 80082a2:	4d06      	ldr	r5, [pc, #24]	; (80082bc <_isatty_r+0x1c>)
 80082a4:	2300      	movs	r3, #0
 80082a6:	4604      	mov	r4, r0
 80082a8:	4608      	mov	r0, r1
 80082aa:	602b      	str	r3, [r5, #0]
 80082ac:	f7f9 fe89 	bl	8001fc2 <_isatty>
 80082b0:	1c43      	adds	r3, r0, #1
 80082b2:	d102      	bne.n	80082ba <_isatty_r+0x1a>
 80082b4:	682b      	ldr	r3, [r5, #0]
 80082b6:	b103      	cbz	r3, 80082ba <_isatty_r+0x1a>
 80082b8:	6023      	str	r3, [r4, #0]
 80082ba:	bd38      	pop	{r3, r4, r5, pc}
 80082bc:	2000056c 	.word	0x2000056c

080082c0 <_init>:
 80082c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c2:	bf00      	nop
 80082c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082c6:	bc08      	pop	{r3}
 80082c8:	469e      	mov	lr, r3
 80082ca:	4770      	bx	lr

080082cc <_fini>:
 80082cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ce:	bf00      	nop
 80082d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082d2:	bc08      	pop	{r3}
 80082d4:	469e      	mov	lr, r3
 80082d6:	4770      	bx	lr
