/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:39 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_V3D_CTL_0_H__
#define BCHP_V3D_CTL_0_H__

/***************************************************************************
 *V3D_CTL_0 - V3D Global Control Registers
 ***************************************************************************/
#define BCHP_V3D_CTL_0_IDENT0                    0x21308000 /* [RO][32] V3D Identification 0 (V3D block identity) */
#define BCHP_V3D_CTL_0_IDENT1                    0x21308004 /* [RO][32] V3D Identification 1 (V3D Configuration A) */
#define BCHP_V3D_CTL_0_IDENT2                    0x21308008 /* [RO][32] V3D Identification 1 (V3D Configuration B) */
#define BCHP_V3D_CTL_0_IDENT3                    0x2130800c /* [RO][32] V3D Identification 3 */
#define BCHP_V3D_CTL_0_SCRATCH                   0x21308010 /* [RW][32] Scratch Register */
#define BCHP_V3D_CTL_0_AXICFG                    0x21308014 /* [RW][32] AXI configuration */
#define BCHP_V3D_CTL_0_MISCCFG                   0x21308018 /* [RW][32] Misc configuration */
#define BCHP_V3D_CTL_0_L2CACTL                   0x21308020 /* [RW][32] L2 Cache Control */
#define BCHP_V3D_CTL_0_SLCACTL                   0x21308024 /* [WO][32] Slices Cache Control */
#define BCHP_V3D_CTL_0_L2TCACTL                  0x21308030 /* [RW][32] L2T Cache Control */
#define BCHP_V3D_CTL_0_L2TFLSTA                  0x21308034 /* [RW][32] L2T Flush Start Address */
#define BCHP_V3D_CTL_0_L2TFLEND                  0x21308038 /* [RW][32] L2T Flush End Address */
#define BCHP_V3D_CTL_0_ENDSWP                    0x21308040 /* [RO][32] Swap Endian Behaviour */
#define BCHP_V3D_CTL_0_UIFCFG                    0x21308044 /* [RW][32] UIF Image Format Configuration */
#define BCHP_V3D_CTL_0_INT_STS                   0x21308050 /* [RO][32] V3D Interrupt Status */
#define BCHP_V3D_CTL_0_INT_SET                   0x21308054 /* [WO][32] V3D Interrupt Set */
#define BCHP_V3D_CTL_0_INT_CLR                   0x21308058 /* [WO][32] V3D Interrupt Clear */
#define BCHP_V3D_CTL_0_INT_MSK_STS               0x2130805c /* [RO][32] V3D Interrupt Mask Status */
#define BCHP_V3D_CTL_0_INT_MSK_SET               0x21308060 /* [WO][32] V3D Interrupt Mask Set */
#define BCHP_V3D_CTL_0_INT_MSK_CLR               0x21308064 /* [WO][32] V3D Interrupt Mask Clear */
#define BCHP_V3D_CTL_0_INT_STS_PCI               0x21308068 /* [RO][32] Duplicate V3D Interrupt Status, reads 0 when BCG_INT in IDENT2 is 0 */
#define BCHP_V3D_CTL_0_INT_SET_PCI               0x2130806c /* [WO][32] Duplicate V3D Interrupt Set, write has no effect when BCG_INT in IDENT2 is 0 */
#define BCHP_V3D_CTL_0_INT_CLR_PCI               0x21308070 /* [WO][32] Duplicate V3D Interrupt Clear, write has no effect when BCG_INT in IDENT2 is 0 */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI           0x21308074 /* [RO][32] Duplicate V3D Interrupt Mask Status, reads 0 when BCG_INT in IDENT2 is 0 */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI           0x21308078 /* [WO][32] Duplicate V3D Interrupt Mask Set, write has no effect when BCG_INT in IDENT2 is 0 */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI           0x2130807c /* [WO][32] Duplicate V3D Interrupt Mask Clear, write has noeffect when BCG_INT in IDENT2 is 0 */

/***************************************************************************
 *IDENT0 - V3D Identification 0 (V3D block identity)
 ***************************************************************************/
/* V3D_CTL_0 :: IDENT0 :: TVER [31:24] */
#define BCHP_V3D_CTL_0_IDENT0_TVER_MASK                            0xff000000
#define BCHP_V3D_CTL_0_IDENT0_TVER_SHIFT                           24
#define BCHP_V3D_CTL_0_IDENT0_TVER_DEFAULT                         0x00000003

/* V3D_CTL_0 :: IDENT0 :: IDSTR [23:00] */
#define BCHP_V3D_CTL_0_IDENT0_IDSTR_MASK                           0x00ffffff
#define BCHP_V3D_CTL_0_IDENT0_IDSTR_SHIFT                          0
#define BCHP_V3D_CTL_0_IDENT0_IDSTR_DEFAULT                        0x00443356

/***************************************************************************
 *IDENT1 - V3D Identification 1 (V3D Configuration A)
 ***************************************************************************/
/* V3D_CTL_0 :: IDENT1 :: VPMSZ [31:28] */
#define BCHP_V3D_CTL_0_IDENT1_VPMSZ_MASK                           0xf0000000
#define BCHP_V3D_CTL_0_IDENT1_VPMSZ_SHIFT                          28
#define BCHP_V3D_CTL_0_IDENT1_VPMSZ_DEFAULT                        0x00000002

/* V3D_CTL_0 :: IDENT1 :: HDRT [27:24] */
#define BCHP_V3D_CTL_0_IDENT1_HDRT_MASK                            0x0f000000
#define BCHP_V3D_CTL_0_IDENT1_HDRT_SHIFT                           24
#define BCHP_V3D_CTL_0_IDENT1_HDRT_DEFAULT                         0x00000001

/* V3D_CTL_0 :: IDENT1 :: NSEM [23:16] */
#define BCHP_V3D_CTL_0_IDENT1_NSEM_MASK                            0x00ff0000
#define BCHP_V3D_CTL_0_IDENT1_NSEM_SHIFT                           16
#define BCHP_V3D_CTL_0_IDENT1_NSEM_DEFAULT                         0x00000010

/* V3D_CTL_0 :: IDENT1 :: NTMU [15:12] */
#define BCHP_V3D_CTL_0_IDENT1_NTMU_MASK                            0x0000f000
#define BCHP_V3D_CTL_0_IDENT1_NTMU_SHIFT                           12
#define BCHP_V3D_CTL_0_IDENT1_NTMU_DEFAULT                         0x00000001

/* V3D_CTL_0 :: IDENT1 :: QUPS [11:08] */
#define BCHP_V3D_CTL_0_IDENT1_QUPS_MASK                            0x00000f00
#define BCHP_V3D_CTL_0_IDENT1_QUPS_SHIFT                           8
#define BCHP_V3D_CTL_0_IDENT1_QUPS_DEFAULT                         0x00000004

/* V3D_CTL_0 :: IDENT1 :: NSLC [07:04] */
#define BCHP_V3D_CTL_0_IDENT1_NSLC_MASK                            0x000000f0
#define BCHP_V3D_CTL_0_IDENT1_NSLC_SHIFT                           4
#define BCHP_V3D_CTL_0_IDENT1_NSLC_DEFAULT                         0x00000001

/* V3D_CTL_0 :: IDENT1 :: REV [03:00] */
#define BCHP_V3D_CTL_0_IDENT1_REV_MASK                             0x0000000f
#define BCHP_V3D_CTL_0_IDENT1_REV_SHIFT                            0
#define BCHP_V3D_CTL_0_IDENT1_REV_DEFAULT                          0x00000003

/***************************************************************************
 *IDENT2 - V3D Identification 1 (V3D Configuration B)
 ***************************************************************************/
/* V3D_CTL_0 :: IDENT2 :: reserved0 [31:31] */
#define BCHP_V3D_CTL_0_IDENT2_reserved0_MASK                       0x80000000
#define BCHP_V3D_CTL_0_IDENT2_reserved0_SHIFT                      31

/* V3D_CTL_0 :: IDENT2 :: WITH_ASTC [30:30] */
#define BCHP_V3D_CTL_0_IDENT2_WITH_ASTC_MASK                       0x40000000
#define BCHP_V3D_CTL_0_IDENT2_WITH_ASTC_SHIFT                      30
#define BCHP_V3D_CTL_0_IDENT2_WITH_ASTC_DEFAULT                    0x00000000

/* V3D_CTL_0 :: IDENT2 :: WITH_TFU [29:29] */
#define BCHP_V3D_CTL_0_IDENT2_WITH_TFU_MASK                        0x20000000
#define BCHP_V3D_CTL_0_IDENT2_WITH_TFU_SHIFT                       29
#define BCHP_V3D_CTL_0_IDENT2_WITH_TFU_DEFAULT                     0x00000000

/* V3D_CTL_0 :: IDENT2 :: BCG_INT [28:28] */
#define BCHP_V3D_CTL_0_IDENT2_BCG_INT_MASK                         0x10000000
#define BCHP_V3D_CTL_0_IDENT2_BCG_INT_SHIFT                        28
#define BCHP_V3D_CTL_0_IDENT2_BCG_INT_DEFAULT                      0x00000000

/* V3D_CTL_0 :: IDENT2 :: CORE_INDEX [27:24] */
#define BCHP_V3D_CTL_0_IDENT2_CORE_INDEX_MASK                      0x0f000000
#define BCHP_V3D_CTL_0_IDENT2_CORE_INDEX_SHIFT                     24
#define BCHP_V3D_CTL_0_IDENT2_CORE_INDEX_DEFAULT                   0x00000000

/* V3D_CTL_0 :: IDENT2 :: NOEARLYZ [23:23] */
#define BCHP_V3D_CTL_0_IDENT2_NOEARLYZ_MASK                        0x00800000
#define BCHP_V3D_CTL_0_IDENT2_NOEARLYZ_SHIFT                       23
#define BCHP_V3D_CTL_0_IDENT2_NOEARLYZ_DEFAULT                     0x00000000

/* V3D_CTL_0 :: IDENT2 :: AXI_RW_REORDER [22:22] */
#define BCHP_V3D_CTL_0_IDENT2_AXI_RW_REORDER_MASK                  0x00400000
#define BCHP_V3D_CTL_0_IDENT2_AXI_RW_REORDER_SHIFT                 22
#define BCHP_V3D_CTL_0_IDENT2_AXI_RW_REORDER_DEFAULT               0x00000000

/* V3D_CTL_0 :: IDENT2 :: ENDSWP [21:21] */
#define BCHP_V3D_CTL_0_IDENT2_ENDSWP_MASK                          0x00200000
#define BCHP_V3D_CTL_0_IDENT2_ENDSWP_SHIFT                         21
#define BCHP_V3D_CTL_0_IDENT2_ENDSWP_DEFAULT                       0x00000000

/* V3D_CTL_0 :: IDENT2 :: BIGEND [20:20] */
#define BCHP_V3D_CTL_0_IDENT2_BIGEND_MASK                          0x00100000
#define BCHP_V3D_CTL_0_IDENT2_BIGEND_SHIFT                         20
#define BCHP_V3D_CTL_0_IDENT2_BIGEND_DEFAULT                       0x00000000

/* V3D_CTL_0 :: IDENT2 :: QUCSZ [19:16] */
#define BCHP_V3D_CTL_0_IDENT2_QUCSZ_MASK                           0x000f0000
#define BCHP_V3D_CTL_0_IDENT2_QUCSZ_SHIFT                          16
#define BCHP_V3D_CTL_0_IDENT2_QUCSZ_DEFAULT                        0x00000007

/* V3D_CTL_0 :: IDENT2 :: QICSZ [15:12] */
#define BCHP_V3D_CTL_0_IDENT2_QICSZ_MASK                           0x0000f000
#define BCHP_V3D_CTL_0_IDENT2_QICSZ_SHIFT                          12
#define BCHP_V3D_CTL_0_IDENT2_QICSZ_DEFAULT                        0x00000008

/* V3D_CTL_0 :: IDENT2 :: TLBDB [11:08] */
#define BCHP_V3D_CTL_0_IDENT2_TLBDB_MASK                           0x00000f00
#define BCHP_V3D_CTL_0_IDENT2_TLBDB_SHIFT                          8
#define BCHP_V3D_CTL_0_IDENT2_TLBDB_DEFAULT                        0x00000001

/* V3D_CTL_0 :: IDENT2 :: TLBSZ [07:04] */
#define BCHP_V3D_CTL_0_IDENT2_TLBSZ_MASK                           0x000000f0
#define BCHP_V3D_CTL_0_IDENT2_TLBSZ_SHIFT                          4
#define BCHP_V3D_CTL_0_IDENT2_TLBSZ_DEFAULT                        0x00000002

/* V3D_CTL_0 :: IDENT2 :: VRISZ [03:00] */
#define BCHP_V3D_CTL_0_IDENT2_VRISZ_MASK                           0x0000000f
#define BCHP_V3D_CTL_0_IDENT2_VRISZ_SHIFT                          0
#define BCHP_V3D_CTL_0_IDENT2_VRISZ_DEFAULT                        0x00000001

/***************************************************************************
 *IDENT3 - V3D Identification 3
 ***************************************************************************/
/* V3D_CTL_0 :: IDENT3 :: reserved0 [31:16] */
#define BCHP_V3D_CTL_0_IDENT3_reserved0_MASK                       0xffff0000
#define BCHP_V3D_CTL_0_IDENT3_reserved0_SHIFT                      16

/* V3D_CTL_0 :: IDENT3 :: IPREV [15:08] */
#define BCHP_V3D_CTL_0_IDENT3_IPREV_MASK                           0x0000ff00
#define BCHP_V3D_CTL_0_IDENT3_IPREV_SHIFT                          8
#define BCHP_V3D_CTL_0_IDENT3_IPREV_DEFAULT                        0x00000000

/* V3D_CTL_0 :: IDENT3 :: IPIDX [07:00] */
#define BCHP_V3D_CTL_0_IDENT3_IPIDX_MASK                           0x000000ff
#define BCHP_V3D_CTL_0_IDENT3_IPIDX_SHIFT                          0
#define BCHP_V3D_CTL_0_IDENT3_IPIDX_DEFAULT                        0x00000001

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* V3D_CTL_0 :: SCRATCH :: SCRATCH [31:00] */
#define BCHP_V3D_CTL_0_SCRATCH_SCRATCH_MASK                        0xffffffff
#define BCHP_V3D_CTL_0_SCRATCH_SCRATCH_SHIFT                       0
#define BCHP_V3D_CTL_0_SCRATCH_SCRATCH_DEFAULT                     0x00000000

/***************************************************************************
 *AXICFG - AXI configuration
 ***************************************************************************/
/* V3D_CTL_0 :: AXICFG :: reserved0 [31:16] */
#define BCHP_V3D_CTL_0_AXICFG_reserved0_MASK                       0xffff0000
#define BCHP_V3D_CTL_0_AXICFG_reserved0_SHIFT                      16

/* V3D_CTL_0 :: AXICFG :: QOS [15:12] */
#define BCHP_V3D_CTL_0_AXICFG_QOS_MASK                             0x0000f000
#define BCHP_V3D_CTL_0_AXICFG_QOS_SHIFT                            12
#define BCHP_V3D_CTL_0_AXICFG_QOS_DEFAULT                          0x00000000

/* V3D_CTL_0 :: AXICFG :: MAXREQS [11:04] */
#define BCHP_V3D_CTL_0_AXICFG_MAXREQS_MASK                         0x00000ff0
#define BCHP_V3D_CTL_0_AXICFG_MAXREQS_SHIFT                        4
#define BCHP_V3D_CTL_0_AXICFG_MAXREQS_DEFAULT                      0x000000ff

/* V3D_CTL_0 :: AXICFG :: MAXLEN [03:00] */
#define BCHP_V3D_CTL_0_AXICFG_MAXLEN_MASK                          0x0000000f
#define BCHP_V3D_CTL_0_AXICFG_MAXLEN_SHIFT                         0
#define BCHP_V3D_CTL_0_AXICFG_MAXLEN_DEFAULT                       0x0000000f

/***************************************************************************
 *MISCCFG - Misc configuration
 ***************************************************************************/
/* V3D_CTL_0 :: MISCCFG :: reserved0 [31:04] */
#define BCHP_V3D_CTL_0_MISCCFG_reserved0_MASK                      0xfffffff0
#define BCHP_V3D_CTL_0_MISCCFG_reserved0_SHIFT                     4

/* V3D_CTL_0 :: MISCCFG :: QRMAXCNT [03:01] */
#define BCHP_V3D_CTL_0_MISCCFG_QRMAXCNT_MASK                       0x0000000e
#define BCHP_V3D_CTL_0_MISCCFG_QRMAXCNT_SHIFT                      1
#define BCHP_V3D_CTL_0_MISCCFG_QRMAXCNT_DEFAULT                    0x00000003

/* V3D_CTL_0 :: MISCCFG :: OVRTMUOUT [00:00] */
#define BCHP_V3D_CTL_0_MISCCFG_OVRTMUOUT_MASK                      0x00000001
#define BCHP_V3D_CTL_0_MISCCFG_OVRTMUOUT_SHIFT                     0
#define BCHP_V3D_CTL_0_MISCCFG_OVRTMUOUT_DEFAULT                   0x00000000

/***************************************************************************
 *L2CACTL - L2 Cache Control
 ***************************************************************************/
/* V3D_CTL_0 :: L2CACTL :: reserved0 [31:03] */
#define BCHP_V3D_CTL_0_L2CACTL_reserved0_MASK                      0xfffffff8
#define BCHP_V3D_CTL_0_L2CACTL_reserved0_SHIFT                     3

/* V3D_CTL_0 :: L2CACTL :: L2CCLR [02:02] */
#define BCHP_V3D_CTL_0_L2CACTL_L2CCLR_MASK                         0x00000004
#define BCHP_V3D_CTL_0_L2CACTL_L2CCLR_SHIFT                        2
#define BCHP_V3D_CTL_0_L2CACTL_L2CCLR_DEFAULT                      0x00000000

/* V3D_CTL_0 :: L2CACTL :: L2CDIS [01:01] */
#define BCHP_V3D_CTL_0_L2CACTL_L2CDIS_MASK                         0x00000002
#define BCHP_V3D_CTL_0_L2CACTL_L2CDIS_SHIFT                        1
#define BCHP_V3D_CTL_0_L2CACTL_L2CDIS_DEFAULT                      0x00000000

/* V3D_CTL_0 :: L2CACTL :: L2CENA [00:00] */
#define BCHP_V3D_CTL_0_L2CACTL_L2CENA_MASK                         0x00000001
#define BCHP_V3D_CTL_0_L2CACTL_L2CENA_SHIFT                        0
#define BCHP_V3D_CTL_0_L2CACTL_L2CENA_DEFAULT                      0x00000001

/***************************************************************************
 *SLCACTL - Slices Cache Control
 ***************************************************************************/
/* V3D_CTL_0 :: SLCACTL :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_SLCACTL_reserved0_MASK                      0xf0000000
#define BCHP_V3D_CTL_0_SLCACTL_reserved0_SHIFT                     28

/* V3D_CTL_0 :: SLCACTL :: TVCCS0_to_TVCCS3 [27:24] */
#define BCHP_V3D_CTL_0_SLCACTL_TVCCS0_to_TVCCS3_MASK               0x0f000000
#define BCHP_V3D_CTL_0_SLCACTL_TVCCS0_to_TVCCS3_SHIFT              24
#define BCHP_V3D_CTL_0_SLCACTL_TVCCS0_to_TVCCS3_DEFAULT            0x00000000

/* V3D_CTL_0 :: SLCACTL :: reserved1 [23:20] */
#define BCHP_V3D_CTL_0_SLCACTL_reserved1_MASK                      0x00f00000
#define BCHP_V3D_CTL_0_SLCACTL_reserved1_SHIFT                     20

/* V3D_CTL_0 :: SLCACTL :: TDCCS0_to_TDCCS3 [19:16] */
#define BCHP_V3D_CTL_0_SLCACTL_TDCCS0_to_TDCCS3_MASK               0x000f0000
#define BCHP_V3D_CTL_0_SLCACTL_TDCCS0_to_TDCCS3_SHIFT              16
#define BCHP_V3D_CTL_0_SLCACTL_TDCCS0_to_TDCCS3_DEFAULT            0x00000000

/* V3D_CTL_0 :: SLCACTL :: reserved2 [15:12] */
#define BCHP_V3D_CTL_0_SLCACTL_reserved2_MASK                      0x0000f000
#define BCHP_V3D_CTL_0_SLCACTL_reserved2_SHIFT                     12

/* V3D_CTL_0 :: SLCACTL :: UCCS0_to_UCCS3 [11:08] */
#define BCHP_V3D_CTL_0_SLCACTL_UCCS0_to_UCCS3_MASK                 0x00000f00
#define BCHP_V3D_CTL_0_SLCACTL_UCCS0_to_UCCS3_SHIFT                8
#define BCHP_V3D_CTL_0_SLCACTL_UCCS0_to_UCCS3_DEFAULT              0x00000000

/* V3D_CTL_0 :: SLCACTL :: reserved3 [07:04] */
#define BCHP_V3D_CTL_0_SLCACTL_reserved3_MASK                      0x000000f0
#define BCHP_V3D_CTL_0_SLCACTL_reserved3_SHIFT                     4

/* V3D_CTL_0 :: SLCACTL :: ICCS0_to_ICCS3 [03:00] */
#define BCHP_V3D_CTL_0_SLCACTL_ICCS0_to_ICCS3_MASK                 0x0000000f
#define BCHP_V3D_CTL_0_SLCACTL_ICCS0_to_ICCS3_SHIFT                0
#define BCHP_V3D_CTL_0_SLCACTL_ICCS0_to_ICCS3_DEFAULT              0x00000000

/***************************************************************************
 *L2TCACTL - L2T Cache Control
 ***************************************************************************/
/* V3D_CTL_0 :: L2TCACTL :: reserved0 [31:09] */
#define BCHP_V3D_CTL_0_L2TCACTL_reserved0_MASK                     0xfffffe00
#define BCHP_V3D_CTL_0_L2TCACTL_reserved0_SHIFT                    9

/* V3D_CTL_0 :: L2TCACTL :: TMUWCF [08:08] */
#define BCHP_V3D_CTL_0_L2TCACTL_TMUWCF_MASK                        0x00000100
#define BCHP_V3D_CTL_0_L2TCACTL_TMUWCF_SHIFT                       8
#define BCHP_V3D_CTL_0_L2TCACTL_TMUWCF_DEFAULT                     0x00000000

/* V3D_CTL_0 :: L2TCACTL :: reserved1 [07:05] */
#define BCHP_V3D_CTL_0_L2TCACTL_reserved1_MASK                     0x000000e0
#define BCHP_V3D_CTL_0_L2TCACTL_reserved1_SHIFT                    5

/* V3D_CTL_0 :: L2TCACTL :: L2T_NO_WM [04:04] */
#define BCHP_V3D_CTL_0_L2TCACTL_L2T_NO_WM_MASK                     0x00000010
#define BCHP_V3D_CTL_0_L2TCACTL_L2T_NO_WM_SHIFT                    4
#define BCHP_V3D_CTL_0_L2TCACTL_L2T_NO_WM_DEFAULT                  0x00000000

/* V3D_CTL_0 :: L2TCACTL :: reserved2 [03:03] */
#define BCHP_V3D_CTL_0_L2TCACTL_reserved2_MASK                     0x00000008
#define BCHP_V3D_CTL_0_L2TCACTL_reserved2_SHIFT                    3

/* V3D_CTL_0 :: L2TCACTL :: L2TFLM [02:01] */
#define BCHP_V3D_CTL_0_L2TCACTL_L2TFLM_MASK                        0x00000006
#define BCHP_V3D_CTL_0_L2TCACTL_L2TFLM_SHIFT                       1
#define BCHP_V3D_CTL_0_L2TCACTL_L2TFLM_DEFAULT                     0x00000000

/* V3D_CTL_0 :: L2TCACTL :: L2TFLS [00:00] */
#define BCHP_V3D_CTL_0_L2TCACTL_L2TFLS_MASK                        0x00000001
#define BCHP_V3D_CTL_0_L2TCACTL_L2TFLS_SHIFT                       0
#define BCHP_V3D_CTL_0_L2TCACTL_L2TFLS_DEFAULT                     0x00000000

/***************************************************************************
 *L2TFLSTA - L2T Flush Start Address
 ***************************************************************************/
/* V3D_CTL_0 :: L2TFLSTA :: FLSADDR [31:00] */
#define BCHP_V3D_CTL_0_L2TFLSTA_FLSADDR_MASK                       0xffffffff
#define BCHP_V3D_CTL_0_L2TFLSTA_FLSADDR_SHIFT                      0
#define BCHP_V3D_CTL_0_L2TFLSTA_FLSADDR_DEFAULT                    0x00000000

/***************************************************************************
 *L2TFLEND - L2T Flush End Address
 ***************************************************************************/
/* V3D_CTL_0 :: L2TFLEND :: FLEADDR [31:00] */
#define BCHP_V3D_CTL_0_L2TFLEND_FLEADDR_MASK                       0xffffffff
#define BCHP_V3D_CTL_0_L2TFLEND_FLEADDR_SHIFT                      0
#define BCHP_V3D_CTL_0_L2TFLEND_FLEADDR_DEFAULT                    0xffffffff

/***************************************************************************
 *ENDSWP - Swap Endian Behaviour
 ***************************************************************************/
/* V3D_CTL_0 :: ENDSWP :: reserved0 [31:01] */
#define BCHP_V3D_CTL_0_ENDSWP_reserved0_MASK                       0xfffffffe
#define BCHP_V3D_CTL_0_ENDSWP_reserved0_SHIFT                      1

/* V3D_CTL_0 :: ENDSWP :: ENDSWP [00:00] */
#define BCHP_V3D_CTL_0_ENDSWP_ENDSWP_MASK                          0x00000001
#define BCHP_V3D_CTL_0_ENDSWP_ENDSWP_SHIFT                         0
#define BCHP_V3D_CTL_0_ENDSWP_ENDSWP_DEFAULT                       0x00000000

/***************************************************************************
 *UIFCFG - UIF Image Format Configuration
 ***************************************************************************/
/* V3D_CTL_0 :: UIFCFG :: reserved0 [31:08] */
#define BCHP_V3D_CTL_0_UIFCFG_reserved0_MASK                       0xffffff00
#define BCHP_V3D_CTL_0_UIFCFG_reserved0_SHIFT                      8

/* V3D_CTL_0 :: UIFCFG :: XORADDR [07:04] */
#define BCHP_V3D_CTL_0_UIFCFG_XORADDR_MASK                         0x000000f0
#define BCHP_V3D_CTL_0_UIFCFG_XORADDR_SHIFT                        4
#define BCHP_V3D_CTL_0_UIFCFG_XORADDR_DEFAULT                      0x00000004

/* V3D_CTL_0 :: UIFCFG :: NUMBANKS [03:02] */
#define BCHP_V3D_CTL_0_UIFCFG_NUMBANKS_MASK                        0x0000000c
#define BCHP_V3D_CTL_0_UIFCFG_NUMBANKS_SHIFT                       2
#define BCHP_V3D_CTL_0_UIFCFG_NUMBANKS_DEFAULT                     0x00000001

/* V3D_CTL_0 :: UIFCFG :: PAGESIZE [01:00] */
#define BCHP_V3D_CTL_0_UIFCFG_PAGESIZE_MASK                        0x00000003
#define BCHP_V3D_CTL_0_UIFCFG_PAGESIZE_SHIFT                       0
#define BCHP_V3D_CTL_0_UIFCFG_PAGESIZE_DEFAULT                     0x00000001

/***************************************************************************
 *INT_STS - V3D Interrupt Status
 ***************************************************************************/
/* V3D_CTL_0 :: INT_STS :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_STS_reserved0_MASK                      0xf0000000
#define BCHP_V3D_CTL_0_INT_STS_reserved0_SHIFT                     28

/* V3D_CTL_0 :: INT_STS :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_STS_INT_QPU_MASK                        0x0fff0000
#define BCHP_V3D_CTL_0_INT_STS_INT_QPU_SHIFT                       16
#define BCHP_V3D_CTL_0_INT_STS_INT_QPU_DEFAULT                     0x00000000

/* V3D_CTL_0 :: INT_STS :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_STS_reserved1_MASK                      0x0000ffc0
#define BCHP_V3D_CTL_0_INT_STS_reserved1_SHIFT                     6

/* V3D_CTL_0 :: INT_STS :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_STS_INT_GMPV_MASK                       0x00000020
#define BCHP_V3D_CTL_0_INT_STS_INT_GMPV_SHIFT                      5
#define BCHP_V3D_CTL_0_INT_STS_INT_GMPV_DEFAULT                    0x00000000

/* V3D_CTL_0 :: INT_STS :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_STS_INT_TRFB_MASK                       0x00000010
#define BCHP_V3D_CTL_0_INT_STS_INT_TRFB_SHIFT                      4
#define BCHP_V3D_CTL_0_INT_STS_INT_TRFB_DEFAULT                    0x00000000

/* V3D_CTL_0 :: INT_STS :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_STS_INT_SPILLUSE_MASK                   0x00000008
#define BCHP_V3D_CTL_0_INT_STS_INT_SPILLUSE_SHIFT                  3
#define BCHP_V3D_CTL_0_INT_STS_INT_SPILLUSE_DEFAULT                0x00000000

/* V3D_CTL_0 :: INT_STS :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_STS_INT_OUTOMEM_MASK                    0x00000004
#define BCHP_V3D_CTL_0_INT_STS_INT_OUTOMEM_SHIFT                   2
#define BCHP_V3D_CTL_0_INT_STS_INT_OUTOMEM_DEFAULT                 0x00000000

/* V3D_CTL_0 :: INT_STS :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_STS_INT_FLDONE_MASK                     0x00000002
#define BCHP_V3D_CTL_0_INT_STS_INT_FLDONE_SHIFT                    1
#define BCHP_V3D_CTL_0_INT_STS_INT_FLDONE_DEFAULT                  0x00000000

/* V3D_CTL_0 :: INT_STS :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_STS_INT_FRDONE_MASK                     0x00000001
#define BCHP_V3D_CTL_0_INT_STS_INT_FRDONE_SHIFT                    0
#define BCHP_V3D_CTL_0_INT_STS_INT_FRDONE_DEFAULT                  0x00000000

/***************************************************************************
 *INT_SET - V3D Interrupt Set
 ***************************************************************************/
/* V3D_CTL_0 :: INT_SET :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_SET_reserved0_MASK                      0xf0000000
#define BCHP_V3D_CTL_0_INT_SET_reserved0_SHIFT                     28

/* V3D_CTL_0 :: INT_SET :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_SET_INT_QPU_MASK                        0x0fff0000
#define BCHP_V3D_CTL_0_INT_SET_INT_QPU_SHIFT                       16

/* V3D_CTL_0 :: INT_SET :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_SET_reserved1_MASK                      0x0000ffc0
#define BCHP_V3D_CTL_0_INT_SET_reserved1_SHIFT                     6

/* V3D_CTL_0 :: INT_SET :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_SET_INT_GMPV_MASK                       0x00000020
#define BCHP_V3D_CTL_0_INT_SET_INT_GMPV_SHIFT                      5

/* V3D_CTL_0 :: INT_SET :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_SET_INT_TRFB_MASK                       0x00000010
#define BCHP_V3D_CTL_0_INT_SET_INT_TRFB_SHIFT                      4

/* V3D_CTL_0 :: INT_SET :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_SET_INT_SPILLUSE_MASK                   0x00000008
#define BCHP_V3D_CTL_0_INT_SET_INT_SPILLUSE_SHIFT                  3

/* V3D_CTL_0 :: INT_SET :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_SET_INT_OUTOMEM_MASK                    0x00000004
#define BCHP_V3D_CTL_0_INT_SET_INT_OUTOMEM_SHIFT                   2

/* V3D_CTL_0 :: INT_SET :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_SET_INT_FLDONE_MASK                     0x00000002
#define BCHP_V3D_CTL_0_INT_SET_INT_FLDONE_SHIFT                    1

/* V3D_CTL_0 :: INT_SET :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_SET_INT_FRDONE_MASK                     0x00000001
#define BCHP_V3D_CTL_0_INT_SET_INT_FRDONE_SHIFT                    0

/***************************************************************************
 *INT_CLR - V3D Interrupt Clear
 ***************************************************************************/
/* V3D_CTL_0 :: INT_CLR :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_CLR_reserved0_MASK                      0xf0000000
#define BCHP_V3D_CTL_0_INT_CLR_reserved0_SHIFT                     28

/* V3D_CTL_0 :: INT_CLR :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_CLR_INT_QPU_MASK                        0x0fff0000
#define BCHP_V3D_CTL_0_INT_CLR_INT_QPU_SHIFT                       16

/* V3D_CTL_0 :: INT_CLR :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_CLR_reserved1_MASK                      0x0000ffc0
#define BCHP_V3D_CTL_0_INT_CLR_reserved1_SHIFT                     6

/* V3D_CTL_0 :: INT_CLR :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_CLR_INT_GMPV_MASK                       0x00000020
#define BCHP_V3D_CTL_0_INT_CLR_INT_GMPV_SHIFT                      5

/* V3D_CTL_0 :: INT_CLR :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_CLR_INT_TRFB_MASK                       0x00000010
#define BCHP_V3D_CTL_0_INT_CLR_INT_TRFB_SHIFT                      4

/* V3D_CTL_0 :: INT_CLR :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_CLR_INT_SPILLUSE_MASK                   0x00000008
#define BCHP_V3D_CTL_0_INT_CLR_INT_SPILLUSE_SHIFT                  3

/* V3D_CTL_0 :: INT_CLR :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_CLR_INT_OUTOMEM_MASK                    0x00000004
#define BCHP_V3D_CTL_0_INT_CLR_INT_OUTOMEM_SHIFT                   2

/* V3D_CTL_0 :: INT_CLR :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_CLR_INT_FLDONE_MASK                     0x00000002
#define BCHP_V3D_CTL_0_INT_CLR_INT_FLDONE_SHIFT                    1

/* V3D_CTL_0 :: INT_CLR :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_CLR_INT_FRDONE_MASK                     0x00000001
#define BCHP_V3D_CTL_0_INT_CLR_INT_FRDONE_SHIFT                    0

/***************************************************************************
 *INT_MSK_STS - V3D Interrupt Mask Status
 ***************************************************************************/
/* V3D_CTL_0 :: INT_MSK_STS :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_reserved0_MASK                  0xf0000000
#define BCHP_V3D_CTL_0_INT_MSK_STS_reserved0_SHIFT                 28

/* V3D_CTL_0 :: INT_MSK_STS :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_QPU_MASK                    0x0fff0000
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_QPU_SHIFT                   16
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_QPU_DEFAULT                 0x00000000

/* V3D_CTL_0 :: INT_MSK_STS :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_reserved1_MASK                  0x0000ffc0
#define BCHP_V3D_CTL_0_INT_MSK_STS_reserved1_SHIFT                 6

/* V3D_CTL_0 :: INT_MSK_STS :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_GMPV_MASK                   0x00000020
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_GMPV_SHIFT                  5
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_GMPV_DEFAULT                0x00000000

/* V3D_CTL_0 :: INT_MSK_STS :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_TRFB_MASK                   0x00000010
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_TRFB_SHIFT                  4
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_TRFB_DEFAULT                0x00000000

/* V3D_CTL_0 :: INT_MSK_STS :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_SPILLUSE_MASK               0x00000008
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_SPILLUSE_SHIFT              3
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_SPILLUSE_DEFAULT            0x00000000

/* V3D_CTL_0 :: INT_MSK_STS :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_OUTOMEM_MASK                0x00000004
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_OUTOMEM_SHIFT               2
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_OUTOMEM_DEFAULT             0x00000000

/* V3D_CTL_0 :: INT_MSK_STS :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_FLDONE_MASK                 0x00000002
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_FLDONE_SHIFT                1
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_FLDONE_DEFAULT              0x00000000

/* V3D_CTL_0 :: INT_MSK_STS :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_FRDONE_MASK                 0x00000001
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_FRDONE_SHIFT                0
#define BCHP_V3D_CTL_0_INT_MSK_STS_INT_FRDONE_DEFAULT              0x00000000

/***************************************************************************
 *INT_MSK_SET - V3D Interrupt Mask Set
 ***************************************************************************/
/* V3D_CTL_0 :: INT_MSK_SET :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_reserved0_MASK                  0xf0000000
#define BCHP_V3D_CTL_0_INT_MSK_SET_reserved0_SHIFT                 28

/* V3D_CTL_0 :: INT_MSK_SET :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_QPU_MASK                    0x0fff0000
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_QPU_SHIFT                   16

/* V3D_CTL_0 :: INT_MSK_SET :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_reserved1_MASK                  0x0000ffc0
#define BCHP_V3D_CTL_0_INT_MSK_SET_reserved1_SHIFT                 6

/* V3D_CTL_0 :: INT_MSK_SET :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_GMPV_MASK                   0x00000020
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_GMPV_SHIFT                  5

/* V3D_CTL_0 :: INT_MSK_SET :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_TRFB_MASK                   0x00000010
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_TRFB_SHIFT                  4

/* V3D_CTL_0 :: INT_MSK_SET :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_SPILLUSE_MASK               0x00000008
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_SPILLUSE_SHIFT              3

/* V3D_CTL_0 :: INT_MSK_SET :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_OUTOMEM_MASK                0x00000004
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_OUTOMEM_SHIFT               2

/* V3D_CTL_0 :: INT_MSK_SET :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_FLDONE_MASK                 0x00000002
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_FLDONE_SHIFT                1

/* V3D_CTL_0 :: INT_MSK_SET :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_FRDONE_MASK                 0x00000001
#define BCHP_V3D_CTL_0_INT_MSK_SET_INT_FRDONE_SHIFT                0

/***************************************************************************
 *INT_MSK_CLR - V3D Interrupt Mask Clear
 ***************************************************************************/
/* V3D_CTL_0 :: INT_MSK_CLR :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_reserved0_MASK                  0xf0000000
#define BCHP_V3D_CTL_0_INT_MSK_CLR_reserved0_SHIFT                 28

/* V3D_CTL_0 :: INT_MSK_CLR :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_QPU_MASK                    0x0fff0000
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_QPU_SHIFT                   16

/* V3D_CTL_0 :: INT_MSK_CLR :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_reserved1_MASK                  0x0000ffc0
#define BCHP_V3D_CTL_0_INT_MSK_CLR_reserved1_SHIFT                 6

/* V3D_CTL_0 :: INT_MSK_CLR :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_GMPV_MASK                   0x00000020
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_GMPV_SHIFT                  5

/* V3D_CTL_0 :: INT_MSK_CLR :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_TRFB_MASK                   0x00000010
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_TRFB_SHIFT                  4

/* V3D_CTL_0 :: INT_MSK_CLR :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_SPILLUSE_MASK               0x00000008
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_SPILLUSE_SHIFT              3

/* V3D_CTL_0 :: INT_MSK_CLR :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_OUTOMEM_MASK                0x00000004
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_OUTOMEM_SHIFT               2

/* V3D_CTL_0 :: INT_MSK_CLR :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_FLDONE_MASK                 0x00000002
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_FLDONE_SHIFT                1

/* V3D_CTL_0 :: INT_MSK_CLR :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_FRDONE_MASK                 0x00000001
#define BCHP_V3D_CTL_0_INT_MSK_CLR_INT_FRDONE_SHIFT                0

/***************************************************************************
 *INT_STS_PCI - Duplicate V3D Interrupt Status, reads 0 when BCG_INT in IDENT2 is 0
 ***************************************************************************/
/* V3D_CTL_0 :: INT_STS_PCI :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_reserved0_MASK                  0xf0000000
#define BCHP_V3D_CTL_0_INT_STS_PCI_reserved0_SHIFT                 28

/* V3D_CTL_0 :: INT_STS_PCI :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_QPU_MASK                    0x0fff0000
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_QPU_SHIFT                   16
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_QPU_DEFAULT                 0x00000000

/* V3D_CTL_0 :: INT_STS_PCI :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_reserved1_MASK                  0x0000ffc0
#define BCHP_V3D_CTL_0_INT_STS_PCI_reserved1_SHIFT                 6

/* V3D_CTL_0 :: INT_STS_PCI :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_GMPV_MASK                   0x00000020
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_GMPV_SHIFT                  5
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_GMPV_DEFAULT                0x00000000

/* V3D_CTL_0 :: INT_STS_PCI :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_TRFB_MASK                   0x00000010
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_TRFB_SHIFT                  4
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_TRFB_DEFAULT                0x00000000

/* V3D_CTL_0 :: INT_STS_PCI :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_SPILLUSE_MASK               0x00000008
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_SPILLUSE_SHIFT              3
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_SPILLUSE_DEFAULT            0x00000000

/* V3D_CTL_0 :: INT_STS_PCI :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_OUTOMEM_MASK                0x00000004
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_OUTOMEM_SHIFT               2
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_OUTOMEM_DEFAULT             0x00000000

/* V3D_CTL_0 :: INT_STS_PCI :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_FLDONE_MASK                 0x00000002
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_FLDONE_SHIFT                1
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_FLDONE_DEFAULT              0x00000000

/* V3D_CTL_0 :: INT_STS_PCI :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_FRDONE_MASK                 0x00000001
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_FRDONE_SHIFT                0
#define BCHP_V3D_CTL_0_INT_STS_PCI_INT_FRDONE_DEFAULT              0x00000000

/***************************************************************************
 *INT_SET_PCI - Duplicate V3D Interrupt Set, write has no effect when BCG_INT in IDENT2 is 0
 ***************************************************************************/
/* V3D_CTL_0 :: INT_SET_PCI :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_reserved0_MASK                  0xf0000000
#define BCHP_V3D_CTL_0_INT_SET_PCI_reserved0_SHIFT                 28

/* V3D_CTL_0 :: INT_SET_PCI :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_QPU_MASK                    0x0fff0000
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_QPU_SHIFT                   16

/* V3D_CTL_0 :: INT_SET_PCI :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_reserved1_MASK                  0x0000ffc0
#define BCHP_V3D_CTL_0_INT_SET_PCI_reserved1_SHIFT                 6

/* V3D_CTL_0 :: INT_SET_PCI :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_GMPV_MASK                   0x00000020
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_GMPV_SHIFT                  5

/* V3D_CTL_0 :: INT_SET_PCI :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_TRFB_MASK                   0x00000010
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_TRFB_SHIFT                  4

/* V3D_CTL_0 :: INT_SET_PCI :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_SPILLUSE_MASK               0x00000008
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_SPILLUSE_SHIFT              3

/* V3D_CTL_0 :: INT_SET_PCI :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_OUTOMEM_MASK                0x00000004
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_OUTOMEM_SHIFT               2

/* V3D_CTL_0 :: INT_SET_PCI :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_FLDONE_MASK                 0x00000002
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_FLDONE_SHIFT                1

/* V3D_CTL_0 :: INT_SET_PCI :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_FRDONE_MASK                 0x00000001
#define BCHP_V3D_CTL_0_INT_SET_PCI_INT_FRDONE_SHIFT                0

/***************************************************************************
 *INT_CLR_PCI - Duplicate V3D Interrupt Clear, write has no effect when BCG_INT in IDENT2 is 0
 ***************************************************************************/
/* V3D_CTL_0 :: INT_CLR_PCI :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_reserved0_MASK                  0xf0000000
#define BCHP_V3D_CTL_0_INT_CLR_PCI_reserved0_SHIFT                 28

/* V3D_CTL_0 :: INT_CLR_PCI :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_QPU_MASK                    0x0fff0000
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_QPU_SHIFT                   16

/* V3D_CTL_0 :: INT_CLR_PCI :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_reserved1_MASK                  0x0000ffc0
#define BCHP_V3D_CTL_0_INT_CLR_PCI_reserved1_SHIFT                 6

/* V3D_CTL_0 :: INT_CLR_PCI :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_GMPV_MASK                   0x00000020
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_GMPV_SHIFT                  5

/* V3D_CTL_0 :: INT_CLR_PCI :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_TRFB_MASK                   0x00000010
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_TRFB_SHIFT                  4

/* V3D_CTL_0 :: INT_CLR_PCI :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_SPILLUSE_MASK               0x00000008
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_SPILLUSE_SHIFT              3

/* V3D_CTL_0 :: INT_CLR_PCI :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_OUTOMEM_MASK                0x00000004
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_OUTOMEM_SHIFT               2

/* V3D_CTL_0 :: INT_CLR_PCI :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_FLDONE_MASK                 0x00000002
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_FLDONE_SHIFT                1

/* V3D_CTL_0 :: INT_CLR_PCI :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_FRDONE_MASK                 0x00000001
#define BCHP_V3D_CTL_0_INT_CLR_PCI_INT_FRDONE_SHIFT                0

/***************************************************************************
 *INT_MSK_STS_PCI - Duplicate V3D Interrupt Mask Status, reads 0 when BCG_INT in IDENT2 is 0
 ***************************************************************************/
/* V3D_CTL_0 :: INT_MSK_STS_PCI :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_reserved0_MASK              0xf0000000
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_reserved0_SHIFT             28

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_QPU_MASK                0x0fff0000
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_QPU_SHIFT               16
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_QPU_DEFAULT             0x00000000

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_reserved1_MASK              0x0000ffc0
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_reserved1_SHIFT             6

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_GMPV_MASK               0x00000020
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_GMPV_SHIFT              5
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_GMPV_DEFAULT            0x00000000

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_TRFB_MASK               0x00000010
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_TRFB_SHIFT              4
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_TRFB_DEFAULT            0x00000000

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_SPILLUSE_MASK           0x00000008
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_SPILLUSE_SHIFT          3
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_SPILLUSE_DEFAULT        0x00000000

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_OUTOMEM_MASK            0x00000004
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_OUTOMEM_SHIFT           2
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_OUTOMEM_DEFAULT         0x00000000

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_FLDONE_MASK             0x00000002
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_FLDONE_SHIFT            1
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_FLDONE_DEFAULT          0x00000000

/* V3D_CTL_0 :: INT_MSK_STS_PCI :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_FRDONE_MASK             0x00000001
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_FRDONE_SHIFT            0
#define BCHP_V3D_CTL_0_INT_MSK_STS_PCI_INT_FRDONE_DEFAULT          0x00000000

/***************************************************************************
 *INT_MSK_SET_PCI - Duplicate V3D Interrupt Mask Set, write has no effect when BCG_INT in IDENT2 is 0
 ***************************************************************************/
/* V3D_CTL_0 :: INT_MSK_SET_PCI :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_reserved0_MASK              0xf0000000
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_reserved0_SHIFT             28

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_QPU_MASK                0x0fff0000
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_QPU_SHIFT               16

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_reserved1_MASK              0x0000ffc0
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_reserved1_SHIFT             6

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_GMPV_MASK               0x00000020
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_GMPV_SHIFT              5

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_TRFB_MASK               0x00000010
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_TRFB_SHIFT              4

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_SPILLUSE_MASK           0x00000008
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_SPILLUSE_SHIFT          3

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_OUTOMEM_MASK            0x00000004
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_OUTOMEM_SHIFT           2

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_FLDONE_MASK             0x00000002
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_FLDONE_SHIFT            1

/* V3D_CTL_0 :: INT_MSK_SET_PCI :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_FRDONE_MASK             0x00000001
#define BCHP_V3D_CTL_0_INT_MSK_SET_PCI_INT_FRDONE_SHIFT            0

/***************************************************************************
 *INT_MSK_CLR_PCI - Duplicate V3D Interrupt Mask Clear, write has noeffect when BCG_INT in IDENT2 is 0
 ***************************************************************************/
/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: reserved0 [31:28] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_reserved0_MASK              0xf0000000
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_reserved0_SHIFT             28

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: INT_QPU [27:16] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_QPU_MASK                0x0fff0000
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_QPU_SHIFT               16

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: reserved1 [15:06] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_reserved1_MASK              0x0000ffc0
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_reserved1_SHIFT             6

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: INT_GMPV [05:05] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_GMPV_MASK               0x00000020
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_GMPV_SHIFT              5

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: INT_TRFB [04:04] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_TRFB_MASK               0x00000010
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_TRFB_SHIFT              4

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: INT_SPILLUSE [03:03] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_SPILLUSE_MASK           0x00000008
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_SPILLUSE_SHIFT          3

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: INT_OUTOMEM [02:02] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_OUTOMEM_MASK            0x00000004
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_OUTOMEM_SHIFT           2

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: INT_FLDONE [01:01] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_FLDONE_MASK             0x00000002
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_FLDONE_SHIFT            1

/* V3D_CTL_0 :: INT_MSK_CLR_PCI :: INT_FRDONE [00:00] */
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_FRDONE_MASK             0x00000001
#define BCHP_V3D_CTL_0_INT_MSK_CLR_PCI_INT_FRDONE_SHIFT            0

#endif /* #ifndef BCHP_V3D_CTL_0_H__ */

/* End of File */
