
 * Platform driver for the Realtek RTL8366RB ethernet switch
 *
 * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
 * Copyright (C) 2010 Antti Sepp채l채 <a.seppala@gmail.com>
 * Copyright (C) 2010 Roman Yeryomin <roman@advem.lv>
 * Copyright (C) 2011 Colin Leitner <colin.leitner@googlemail.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published
 * by the Free Software Foundation.
  Switch Global Configuration register  Port Enable Control register  Port Mirror Control Register  Switch Security Control registers  PHY registers control  LED control registers  In userspace port 0  In userspace port 1  In userspace port 2  In userspace port 3  In userspace port 4  CPU port  Port ingress bandwidth control  Port egress bandwidth control  QOS  Include/Exclude Preamble and IFG (20 bytes). 0:Exclude, 1:Include.  IfInOctets  IfOutOctets  set maximum packet length to 1536 bytes  enable learning for all ports  enable auto ageing for all ports 
	 * discard VLAN tagged packets if the port is not a member of
	 * the VLAN with which the packets is associated.
	  don't drop packets whose DA has not been learned 
	 * Writing access counter address first
	 * then ASIC will prepare 64bits counter wait for being retrived
	  writing data will be discard by ASIC  read MIB control register  write VID  write table access control word  write table access control word  set learning for all ports  set auto ageing for all ports  flush write 
 * Platform driver for the Realtek RTL8366RB ethernet switch
 *
 * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
 * Copyright (C) 2010 Antti Sepp채l채 <a.seppala@gmail.com>
 * Copyright (C) 2010 Roman Yeryomin <roman@advem.lv>
 * Copyright (C) 2011 Colin Leitner <colin.leitner@googlemail.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published
 * by the Free Software Foundation.
  Switch Global Configuration register  Port Enable Control register  Port Mirror Control Register  Switch Security Control registers  PHY registers control  LED control registers  In userspace port 0  In userspace port 1  In userspace port 2  In userspace port 3  In userspace port 4  CPU port  Port ingress bandwidth control  Port egress bandwidth control  QOS  Include/Exclude Preamble and IFG (20 bytes). 0:Exclude, 1:Include.  IfInOctets  IfOutOctets  set maximum packet length to 1536 bytes  enable learning for all ports  enable auto ageing for all ports 
	 * discard VLAN tagged packets if the port is not a member of
	 * the VLAN with which the packets is associated.
	  don't drop packets whose DA has not been learned 
	 * Writing access counter address first
	 * then ASIC will prepare 64bits counter wait for being retrived
	  writing data will be discard by ASIC  read MIB control register  write VID  write table access control word  write table access control word  set learning for all ports  set auto ageing for all ports  flush write 