// Seed: 815379102
module module_0 ();
  wire id_1;
  assign module_1.id_5 = 0;
  assign id_1 = id_1;
  parameter id_2 = 1 + 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_4 = 32'd53,
    parameter id_5 = 32'd35
) (
    id_1,
    id_2[id_4==id_3+1*id_5 : 1'b0],
    _id_3[1 : 1],
    _id_4,
    _id_5
);
  output wire _id_5;
  output wire _id_4;
  input logic [7:0] _id_3;
  input logic [7:0] id_2;
  input wire id_1;
  logic id_6 = "";
  assign id_5 = id_2;
  assign id_6 = id_6;
  final $clog2(id_5);
  ;
  wire id_7;
  ;
  module_0 modCall_1 ();
  always return id_3;
endmodule
