/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [18:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_40z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [4:0] celloutsig_0_55z;
  wire [34:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_60z;
  wire [14:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_24z ? celloutsig_0_17z[12] : celloutsig_0_26z[9]);
  assign celloutsig_0_0z = ~(in_data[34] | in_data[71]);
  assign celloutsig_0_33z = ~(celloutsig_0_14z[0] | celloutsig_0_26z[16]);
  assign celloutsig_0_35z = ~(celloutsig_0_12z | in_data[87]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z[0] | in_data[72]);
  assign celloutsig_0_13z = ~(celloutsig_0_12z | celloutsig_0_9z[9]);
  assign celloutsig_0_18z = ~(celloutsig_0_16z[10] | celloutsig_0_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_15z | celloutsig_0_22z[0]);
  assign celloutsig_0_25z = ~(1'h0 | celloutsig_0_19z[6]);
  assign celloutsig_0_54z = ~((celloutsig_0_34z | celloutsig_0_4z[2]) & celloutsig_0_51z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_31z = ~((celloutsig_0_21z[10] | celloutsig_0_14z[9]) & celloutsig_0_30z[1]);
  assign celloutsig_1_15z = celloutsig_1_10z[3] ^ celloutsig_1_11z[2];
  assign celloutsig_1_19z = celloutsig_1_2z[0] ^ celloutsig_1_9z[4];
  assign celloutsig_0_8z = celloutsig_0_2z[1] ^ celloutsig_0_6z;
  assign celloutsig_0_15z = celloutsig_0_8z ^ celloutsig_0_4z[3];
  assign celloutsig_0_20z = celloutsig_0_4z[13] ^ celloutsig_0_17z[8];
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 26'h0000000;
    else _00_ <= { celloutsig_0_27z[4:3], celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_55z };
  assign celloutsig_0_26z = { celloutsig_0_11z[24:7], celloutsig_0_6z } & { celloutsig_0_17z[16], celloutsig_0_17z };
  assign celloutsig_0_27z = { celloutsig_0_4z[5:2], celloutsig_0_25z } & celloutsig_0_16z[7:3];
  assign celloutsig_0_34z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_0z, 1'h0, celloutsig_0_29z } == { celloutsig_0_7z[5:3], celloutsig_0_31z, celloutsig_0_12z };
  assign celloutsig_0_51z = { celloutsig_0_40z[2:0], celloutsig_0_33z } == celloutsig_0_16z[17:14];
  assign celloutsig_1_4z = celloutsig_1_1z == in_data[118];
  assign celloutsig_1_0z = in_data[127:125] || in_data[187:185];
  assign celloutsig_0_6z = in_data[70:48] || in_data[51:29];
  assign celloutsig_1_2z = { in_data[141], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } * { in_data[160:159], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } * { in_data[186:178], celloutsig_1_2z };
  assign celloutsig_0_22z = celloutsig_0_4z[11:9] * celloutsig_0_5z[22:20];
  assign celloutsig_0_5z = celloutsig_0_2z[7] ? { in_data[78:45], celloutsig_0_0z } : in_data[87:53];
  assign celloutsig_1_5z[23:13] = in_data[184] ? in_data[115:105] : { celloutsig_1_3z[12:6], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_7z[3] ? { celloutsig_0_11z[9:2], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_12z } : celloutsig_0_5z[25:11];
  assign celloutsig_0_2z = celloutsig_0_1z ? in_data[60:50] : in_data[55:45];
  assign celloutsig_0_29z = & { celloutsig_0_4z[15:13], celloutsig_0_4z[11:4], in_data[59] };
  assign celloutsig_1_18z = { celloutsig_1_7z[4:0], celloutsig_1_15z } << in_data[169:164];
  assign celloutsig_0_9z = in_data[75:66] << { celloutsig_0_4z[18:13], in_data[59], celloutsig_0_4z[11:9] };
  assign celloutsig_0_11z = { in_data[10:0], celloutsig_0_7z } << in_data[56:31];
  assign celloutsig_0_23z = { celloutsig_0_4z[19:17], 1'h0 } << celloutsig_0_17z[3:0];
  assign celloutsig_1_9z = { celloutsig_1_5z[22:19], celloutsig_1_0z } >> celloutsig_1_3z[12:8];
  assign celloutsig_1_10z = { celloutsig_1_3z[10:0], celloutsig_1_4z } >> { celloutsig_1_7z[7:0], celloutsig_1_2z };
  assign celloutsig_0_30z = in_data[67:60] >> { celloutsig_0_26z[3:2], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_0_60z = { celloutsig_0_54z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_55z, celloutsig_0_22z } <<< { celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_40z };
  assign celloutsig_0_40z = celloutsig_0_26z[6:3] - { celloutsig_0_11z[6:5], celloutsig_0_35z, celloutsig_0_29z };
  assign celloutsig_0_55z = celloutsig_0_21z[7:3] - celloutsig_0_11z[11:7];
  assign celloutsig_0_16z = { celloutsig_0_11z[14:4], celloutsig_0_12z, celloutsig_0_8z, 1'h0, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z } - { celloutsig_0_5z[24:15], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_61z = { _00_[25:17], celloutsig_0_33z, celloutsig_0_10z } ^ { celloutsig_0_5z[12:5], celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_35z };
  assign celloutsig_1_7z = { celloutsig_1_5z[14:13], celloutsig_1_3z[12:6] } ^ { in_data[177:170], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_10z[11:9] ^ celloutsig_1_9z[4:2];
  assign celloutsig_0_7z = celloutsig_0_5z[34:20] ^ { in_data[36:24], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_10z = in_data[53:49] ^ celloutsig_0_7z[10:6];
  assign celloutsig_0_17z = { celloutsig_0_10z[2:1], celloutsig_0_10z, celloutsig_0_2z } ^ { celloutsig_0_11z[17:15], celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_37z = ~((celloutsig_0_0z & celloutsig_0_25z) | celloutsig_0_5z[13]);
  assign celloutsig_1_1z = ~((in_data[170] & celloutsig_1_0z) | in_data[110]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_14z = in_data[54:45];
  assign { celloutsig_0_4z[10:0], celloutsig_0_4z[11], celloutsig_0_4z[19:13] } = { celloutsig_0_2z, celloutsig_0_1z, in_data[45:40], celloutsig_0_0z } | { in_data[57:49], celloutsig_0_0z, celloutsig_0_0z, in_data[58], in_data[66:60] };
  assign { celloutsig_0_19z[1], celloutsig_0_19z[2], celloutsig_0_19z[0], celloutsig_0_19z[4], celloutsig_0_19z[7:5] } = { celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z[12:10] } ^ { celloutsig_0_9z[2], celloutsig_0_9z[3], celloutsig_0_8z, celloutsig_0_9z[5], celloutsig_0_9z[8:6] };
  assign celloutsig_0_19z[3] = celloutsig_0_9z[4];
  assign celloutsig_0_4z[12] = in_data[59];
  assign celloutsig_1_5z[12:0] = celloutsig_1_3z;
  assign { out_data[133:128], out_data[96], out_data[45:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
