{
  "Top": "execute",
  "RtlTop": "execute",
  "RtlPrefix": "",
  "RtlSubPrefix": "execute_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "-clg225",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "opcode": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<4>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "opcode",
          "name": "opcode",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ra_addr": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<5>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ra_addr",
          "name": "ra_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rb_addr": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<5>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "rb_addr",
          "name": "rb_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rc_addr": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<5>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "rc_addr",
          "name": "rc_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "imd_data": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "imd_data",
          "name": "imd_data",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "ap_uint<32>",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -rtl=vhdl",
      "config_cosim -trace_level=none",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "execute"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4 ~ 5",
    "Latency": "3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "execute",
    "Version": "1.0",
    "DisplayName": "Execute",
    "Revision": "2114359833",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_execute_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/loadstore.cpp",
      "..\/..\/loadstore.h"
    ],
    "TestBench": ["..\/..\/test_lsm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/execute_lsm_instance_mem_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/execute_lsm_instance_reg_file_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/execute.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/execute_lsm_instance_mem_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/execute_lsm_instance_mem_RAM_AUTO_1R1W.v",
      "impl\/verilog\/execute_lsm_instance_reg_file_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/execute_lsm_instance_reg_file_RAM_AUTO_1R1W.v",
      "impl\/verilog\/execute.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/execute.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "opcode": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"opcode": "DATA"},
      "ports": ["opcode"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "opcode"
        }]
    },
    "ra_addr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "5",
      "portMap": {"ra_addr": "DATA"},
      "ports": ["ra_addr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ra_addr"
        }]
    },
    "rb_addr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "5",
      "portMap": {"rb_addr": "DATA"},
      "ports": ["rb_addr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rb_addr"
        }]
    },
    "rc_addr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "5",
      "portMap": {"rc_addr": "DATA"},
      "ports": ["rc_addr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rc_addr"
        }]
    },
    "imd_data": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"imd_data": "DATA"},
      "ports": ["imd_data"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "imd_data"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "opcode": {
      "dir": "in",
      "width": "4"
    },
    "ra_addr": {
      "dir": "in",
      "width": "5"
    },
    "rb_addr": {
      "dir": "in",
      "width": "5"
    },
    "rc_addr": {
      "dir": "in",
      "width": "5"
    },
    "imd_data": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "execute",
      "BindInstances": "result_4_fu_224_p2 result_3_fu_234_p2 result_2_fu_240_p2 result_1_fu_246_p2 result_fu_252_p2 icmp_ln12_2_fu_276_p2 grp_fu_189_p2 grp_fu_189_p2 lsm_instance_reg_file_U lsm_instance_mem_U"
    },
    "Info": {"execute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"execute": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineIIMin": "4",
          "PipelineIIMax": "5",
          "PipelineII": "4 ~ 5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.542"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "4",
          "FF": "63",
          "AVAIL_FF": "28800",
          "UTIL_FF": "~0",
          "LUT": "306",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-22 20:33:40 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
