#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG3` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG3` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec>;
#[doc = "Field `ENABLE_96_CLR` reader - 0:0\\]
Enable clear for slv_events_in\\[32\\]"]
pub type Enable96ClrR = crate::BitReader;
#[doc = "Field `ENABLE_96_CLR` writer - 0:0\\]
Enable clear for slv_events_in\\[32\\]"]
pub type Enable96ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_97_CLR` reader - 1:1\\]
Enable clear for slv_events_in\\[33\\]"]
pub type Enable97ClrR = crate::BitReader;
#[doc = "Field `ENABLE_97_CLR` writer - 1:1\\]
Enable clear for slv_events_in\\[33\\]"]
pub type Enable97ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_98_CLR` reader - 2:2\\]
Enable clear for slv_events_in\\[34\\]"]
pub type Enable98ClrR = crate::BitReader;
#[doc = "Field `ENABLE_98_CLR` writer - 2:2\\]
Enable clear for slv_events_in\\[34\\]"]
pub type Enable98ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_99_CLR` reader - 3:3\\]
Enable clear for slv_events_in\\[35\\]"]
pub type Enable99ClrR = crate::BitReader;
#[doc = "Field `ENABLE_99_CLR` writer - 3:3\\]
Enable clear for slv_events_in\\[35\\]"]
pub type Enable99ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_100_CLR` reader - 4:4\\]
Enable clear for slv_events_in\\[36\\]"]
pub type Enable100ClrR = crate::BitReader;
#[doc = "Field `ENABLE_100_CLR` writer - 4:4\\]
Enable clear for slv_events_in\\[36\\]"]
pub type Enable100ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_101_CLR` reader - 5:5\\]
Enable clear for slv_events_in\\[37\\]"]
pub type Enable101ClrR = crate::BitReader;
#[doc = "Field `ENABLE_101_CLR` writer - 5:5\\]
Enable clear for slv_events_in\\[37\\]"]
pub type Enable101ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_102_CLR` reader - 6:6\\]
Enable clear for slv_events_in\\[38\\]"]
pub type Enable102ClrR = crate::BitReader;
#[doc = "Field `ENABLE_102_CLR` writer - 6:6\\]
Enable clear for slv_events_in\\[38\\]"]
pub type Enable102ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_103_CLR` reader - 7:7\\]
Enable clear for slv_events_in\\[39\\]"]
pub type Enable103ClrR = crate::BitReader;
#[doc = "Field `ENABLE_103_CLR` writer - 7:7\\]
Enable clear for slv_events_in\\[39\\]"]
pub type Enable103ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_104_CLR` reader - 8:8\\]
Enable clear for slv_events_in\\[40\\]"]
pub type Enable104ClrR = crate::BitReader;
#[doc = "Field `ENABLE_104_CLR` writer - 8:8\\]
Enable clear for slv_events_in\\[40\\]"]
pub type Enable104ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_105_CLR` reader - 9:9\\]
Enable clear for slv_events_in\\[41\\]"]
pub type Enable105ClrR = crate::BitReader;
#[doc = "Field `ENABLE_105_CLR` writer - 9:9\\]
Enable clear for slv_events_in\\[41\\]"]
pub type Enable105ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_106_CLR` reader - 10:10\\]
Enable clear for slv_events_in\\[42\\]"]
pub type Enable106ClrR = crate::BitReader;
#[doc = "Field `ENABLE_106_CLR` writer - 10:10\\]
Enable clear for slv_events_in\\[42\\]"]
pub type Enable106ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_107_CLR` reader - 11:11\\]
Enable clear for slv_events_in\\[43\\]"]
pub type Enable107ClrR = crate::BitReader;
#[doc = "Field `ENABLE_107_CLR` writer - 11:11\\]
Enable clear for slv_events_in\\[43\\]"]
pub type Enable107ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_108_CLR` reader - 12:12\\]
Enable clear for slv_events_in\\[44\\]"]
pub type Enable108ClrR = crate::BitReader;
#[doc = "Field `ENABLE_108_CLR` writer - 12:12\\]
Enable clear for slv_events_in\\[44\\]"]
pub type Enable108ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_109_CLR` reader - 13:13\\]
Enable clear for slv_events_in\\[45\\]"]
pub type Enable109ClrR = crate::BitReader;
#[doc = "Field `ENABLE_109_CLR` writer - 13:13\\]
Enable clear for slv_events_in\\[45\\]"]
pub type Enable109ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_110_CLR` reader - 14:14\\]
Enable clear for slv_events_in\\[46\\]"]
pub type Enable110ClrR = crate::BitReader;
#[doc = "Field `ENABLE_110_CLR` writer - 14:14\\]
Enable clear for slv_events_in\\[46\\]"]
pub type Enable110ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_111_CLR` reader - 15:15\\]
Enable clear for slv_events_in\\[47\\]"]
pub type Enable111ClrR = crate::BitReader;
#[doc = "Field `ENABLE_111_CLR` writer - 15:15\\]
Enable clear for slv_events_in\\[47\\]"]
pub type Enable111ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_112_CLR` reader - 16:16\\]
Enable clear for slv_events_in\\[48\\]"]
pub type Enable112ClrR = crate::BitReader;
#[doc = "Field `ENABLE_112_CLR` writer - 16:16\\]
Enable clear for slv_events_in\\[48\\]"]
pub type Enable112ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_113_CLR` reader - 17:17\\]
Enable clear for slv_events_in\\[49\\]"]
pub type Enable113ClrR = crate::BitReader;
#[doc = "Field `ENABLE_113_CLR` writer - 17:17\\]
Enable clear for slv_events_in\\[49\\]"]
pub type Enable113ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_114_CLR` reader - 18:18\\]
Enable clear for slv_events_in\\[50\\]"]
pub type Enable114ClrR = crate::BitReader;
#[doc = "Field `ENABLE_114_CLR` writer - 18:18\\]
Enable clear for slv_events_in\\[50\\]"]
pub type Enable114ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_115_CLR` reader - 19:19\\]
Enable clear for slv_events_in\\[51\\]"]
pub type Enable115ClrR = crate::BitReader;
#[doc = "Field `ENABLE_115_CLR` writer - 19:19\\]
Enable clear for slv_events_in\\[51\\]"]
pub type Enable115ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_116_CLR` reader - 20:20\\]
Enable clear for slv_events_in\\[52\\]"]
pub type Enable116ClrR = crate::BitReader;
#[doc = "Field `ENABLE_116_CLR` writer - 20:20\\]
Enable clear for slv_events_in\\[52\\]"]
pub type Enable116ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_117_CLR` reader - 21:21\\]
Enable clear for slv_events_in\\[53\\]"]
pub type Enable117ClrR = crate::BitReader;
#[doc = "Field `ENABLE_117_CLR` writer - 21:21\\]
Enable clear for slv_events_in\\[53\\]"]
pub type Enable117ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_118_CLR` reader - 22:22\\]
Enable clear for slv_events_in\\[54\\]"]
pub type Enable118ClrR = crate::BitReader;
#[doc = "Field `ENABLE_118_CLR` writer - 22:22\\]
Enable clear for slv_events_in\\[54\\]"]
pub type Enable118ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_119_CLR` reader - 23:23\\]
Enable clear for slv_events_in\\[55\\]"]
pub type Enable119ClrR = crate::BitReader;
#[doc = "Field `ENABLE_119_CLR` writer - 23:23\\]
Enable clear for slv_events_in\\[55\\]"]
pub type Enable119ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_120_CLR` reader - 24:24\\]
Enable clear for slv_events_in\\[56\\]"]
pub type Enable120ClrR = crate::BitReader;
#[doc = "Field `ENABLE_120_CLR` writer - 24:24\\]
Enable clear for slv_events_in\\[56\\]"]
pub type Enable120ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_121_CLR` reader - 25:25\\]
Enable clear for slv_events_in\\[57\\]"]
pub type Enable121ClrR = crate::BitReader;
#[doc = "Field `ENABLE_121_CLR` writer - 25:25\\]
Enable clear for slv_events_in\\[57\\]"]
pub type Enable121ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_122_CLR` reader - 26:26\\]
Enable clear for slv_events_in\\[58\\]"]
pub type Enable122ClrR = crate::BitReader;
#[doc = "Field `ENABLE_122_CLR` writer - 26:26\\]
Enable clear for slv_events_in\\[58\\]"]
pub type Enable122ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_123_CLR` reader - 27:27\\]
Enable clear for slv_events_in\\[59\\]"]
pub type Enable123ClrR = crate::BitReader;
#[doc = "Field `ENABLE_123_CLR` writer - 27:27\\]
Enable clear for slv_events_in\\[59\\]"]
pub type Enable123ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_124_CLR` reader - 28:28\\]
Enable clear for slv_events_in\\[60\\]"]
pub type Enable124ClrR = crate::BitReader;
#[doc = "Field `ENABLE_124_CLR` writer - 28:28\\]
Enable clear for slv_events_in\\[60\\]"]
pub type Enable124ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_125_CLR` reader - 29:29\\]
Enable clear for slv_events_in\\[61\\]"]
pub type Enable125ClrR = crate::BitReader;
#[doc = "Field `ENABLE_125_CLR` writer - 29:29\\]
Enable clear for slv_events_in\\[61\\]"]
pub type Enable125ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_126_CLR` reader - 30:30\\]
Enable clear for slv_events_in\\[62\\]"]
pub type Enable126ClrR = crate::BitReader;
#[doc = "Field `ENABLE_126_CLR` writer - 30:30\\]
Enable clear for slv_events_in\\[62\\]"]
pub type Enable126ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_127_CLR` reader - 31:31\\]
Enable clear for slv_events_in\\[63\\]"]
pub type Enable127ClrR = crate::BitReader;
#[doc = "Field `ENABLE_127_CLR` writer - 31:31\\]
Enable clear for slv_events_in\\[63\\]"]
pub type Enable127ClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for slv_events_in\\[32\\]"]
    #[inline(always)]
    pub fn enable_96_clr(&self) -> Enable96ClrR {
        Enable96ClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for slv_events_in\\[33\\]"]
    #[inline(always)]
    pub fn enable_97_clr(&self) -> Enable97ClrR {
        Enable97ClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for slv_events_in\\[34\\]"]
    #[inline(always)]
    pub fn enable_98_clr(&self) -> Enable98ClrR {
        Enable98ClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for slv_events_in\\[35\\]"]
    #[inline(always)]
    pub fn enable_99_clr(&self) -> Enable99ClrR {
        Enable99ClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for slv_events_in\\[36\\]"]
    #[inline(always)]
    pub fn enable_100_clr(&self) -> Enable100ClrR {
        Enable100ClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for slv_events_in\\[37\\]"]
    #[inline(always)]
    pub fn enable_101_clr(&self) -> Enable101ClrR {
        Enable101ClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for slv_events_in\\[38\\]"]
    #[inline(always)]
    pub fn enable_102_clr(&self) -> Enable102ClrR {
        Enable102ClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for slv_events_in\\[39\\]"]
    #[inline(always)]
    pub fn enable_103_clr(&self) -> Enable103ClrR {
        Enable103ClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for slv_events_in\\[40\\]"]
    #[inline(always)]
    pub fn enable_104_clr(&self) -> Enable104ClrR {
        Enable104ClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for slv_events_in\\[41\\]"]
    #[inline(always)]
    pub fn enable_105_clr(&self) -> Enable105ClrR {
        Enable105ClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for slv_events_in\\[42\\]"]
    #[inline(always)]
    pub fn enable_106_clr(&self) -> Enable106ClrR {
        Enable106ClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for slv_events_in\\[43\\]"]
    #[inline(always)]
    pub fn enable_107_clr(&self) -> Enable107ClrR {
        Enable107ClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for slv_events_in\\[44\\]"]
    #[inline(always)]
    pub fn enable_108_clr(&self) -> Enable108ClrR {
        Enable108ClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for slv_events_in\\[45\\]"]
    #[inline(always)]
    pub fn enable_109_clr(&self) -> Enable109ClrR {
        Enable109ClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for slv_events_in\\[46\\]"]
    #[inline(always)]
    pub fn enable_110_clr(&self) -> Enable110ClrR {
        Enable110ClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for slv_events_in\\[47\\]"]
    #[inline(always)]
    pub fn enable_111_clr(&self) -> Enable111ClrR {
        Enable111ClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for slv_events_in\\[48\\]"]
    #[inline(always)]
    pub fn enable_112_clr(&self) -> Enable112ClrR {
        Enable112ClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for slv_events_in\\[49\\]"]
    #[inline(always)]
    pub fn enable_113_clr(&self) -> Enable113ClrR {
        Enable113ClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for slv_events_in\\[50\\]"]
    #[inline(always)]
    pub fn enable_114_clr(&self) -> Enable114ClrR {
        Enable114ClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for slv_events_in\\[51\\]"]
    #[inline(always)]
    pub fn enable_115_clr(&self) -> Enable115ClrR {
        Enable115ClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for slv_events_in\\[52\\]"]
    #[inline(always)]
    pub fn enable_116_clr(&self) -> Enable116ClrR {
        Enable116ClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for slv_events_in\\[53\\]"]
    #[inline(always)]
    pub fn enable_117_clr(&self) -> Enable117ClrR {
        Enable117ClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for slv_events_in\\[54\\]"]
    #[inline(always)]
    pub fn enable_118_clr(&self) -> Enable118ClrR {
        Enable118ClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for slv_events_in\\[55\\]"]
    #[inline(always)]
    pub fn enable_119_clr(&self) -> Enable119ClrR {
        Enable119ClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for slv_events_in\\[56\\]"]
    #[inline(always)]
    pub fn enable_120_clr(&self) -> Enable120ClrR {
        Enable120ClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for slv_events_in\\[57\\]"]
    #[inline(always)]
    pub fn enable_121_clr(&self) -> Enable121ClrR {
        Enable121ClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for slv_events_in\\[58\\]"]
    #[inline(always)]
    pub fn enable_122_clr(&self) -> Enable122ClrR {
        Enable122ClrR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for slv_events_in\\[59\\]"]
    #[inline(always)]
    pub fn enable_123_clr(&self) -> Enable123ClrR {
        Enable123ClrR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for slv_events_in\\[60\\]"]
    #[inline(always)]
    pub fn enable_124_clr(&self) -> Enable124ClrR {
        Enable124ClrR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for slv_events_in\\[61\\]"]
    #[inline(always)]
    pub fn enable_125_clr(&self) -> Enable125ClrR {
        Enable125ClrR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for slv_events_in\\[62\\]"]
    #[inline(always)]
    pub fn enable_126_clr(&self) -> Enable126ClrR {
        Enable126ClrR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for slv_events_in\\[63\\]"]
    #[inline(always)]
    pub fn enable_127_clr(&self) -> Enable127ClrR {
        Enable127ClrR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for slv_events_in\\[32\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_96_clr(&mut self) -> Enable96ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable96ClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for slv_events_in\\[33\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_97_clr(&mut self) -> Enable97ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable97ClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for slv_events_in\\[34\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_98_clr(&mut self) -> Enable98ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable98ClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for slv_events_in\\[35\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_99_clr(&mut self) -> Enable99ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable99ClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for slv_events_in\\[36\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_100_clr(&mut self) -> Enable100ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable100ClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for slv_events_in\\[37\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_101_clr(&mut self) -> Enable101ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable101ClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for slv_events_in\\[38\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_102_clr(&mut self) -> Enable102ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable102ClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for slv_events_in\\[39\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_103_clr(&mut self) -> Enable103ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable103ClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for slv_events_in\\[40\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_104_clr(&mut self) -> Enable104ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable104ClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for slv_events_in\\[41\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_105_clr(&mut self) -> Enable105ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable105ClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for slv_events_in\\[42\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_106_clr(&mut self) -> Enable106ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable106ClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for slv_events_in\\[43\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_107_clr(&mut self) -> Enable107ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable107ClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for slv_events_in\\[44\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_108_clr(&mut self) -> Enable108ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable108ClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for slv_events_in\\[45\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_109_clr(&mut self) -> Enable109ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable109ClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for slv_events_in\\[46\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_110_clr(&mut self) -> Enable110ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable110ClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for slv_events_in\\[47\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_111_clr(&mut self) -> Enable111ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable111ClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for slv_events_in\\[48\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_112_clr(&mut self) -> Enable112ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable112ClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for slv_events_in\\[49\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_113_clr(&mut self) -> Enable113ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable113ClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for slv_events_in\\[50\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_114_clr(&mut self) -> Enable114ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable114ClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for slv_events_in\\[51\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_115_clr(&mut self) -> Enable115ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable115ClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for slv_events_in\\[52\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_116_clr(&mut self) -> Enable116ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable116ClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for slv_events_in\\[53\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_117_clr(&mut self) -> Enable117ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable117ClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for slv_events_in\\[54\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_118_clr(&mut self) -> Enable118ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable118ClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for slv_events_in\\[55\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_119_clr(&mut self) -> Enable119ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable119ClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for slv_events_in\\[56\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_120_clr(&mut self) -> Enable120ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable120ClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for slv_events_in\\[57\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_121_clr(&mut self) -> Enable121ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable121ClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for slv_events_in\\[58\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_122_clr(&mut self) -> Enable122ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable122ClrW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for slv_events_in\\[59\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_123_clr(&mut self) -> Enable123ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable123ClrW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for slv_events_in\\[60\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_124_clr(&mut self) -> Enable124ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable124ClrW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for slv_events_in\\[61\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_125_clr(&mut self) -> Enable125ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable125ClrW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for slv_events_in\\[62\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_126_clr(&mut self) -> Enable126ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable126ClrW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for slv_events_in\\[63\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_127_clr(&mut self) -> Enable127ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec> {
        Enable127ClrW::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG3\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_clr_reg3::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_clr_reg3::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_clr_reg3::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_clr_reg3::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG3 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg3Spec {
    const RESET_VALUE: u32 = 0;
}
