This is a cache simulator for the MIPS microprocessor architecture.

Configurable L1, L2 caches, and main memory