
### N-way caching (Set Associative Mapping)

Every row in the memory have a particular set in the cache, in which it can be cache.
For example row 0 is mapping to set 0 and can be in the rows range [0, 2] in the cache.
![[Pasted image 20230625164449.png]]


### False Sharing

![[False Sharing]]


Fiber -> Thread only in User Mode
cpu -> Thread

### FastLock
Spinlock for very small CS