
*** Running vivado
    with args -log Main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: link_design -top Main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.dcp' for cell 'Clock'
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/GPREG_IP/GPREG_IP.dcp' for cell 'GP_Bus/GPREG/Reg/BRAM'
INFO: [Project 1-454] Reading design checkpoint 'e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/Program_BRAM/Program_BRAM.dcp' for cell 'PM/PM'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1252.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_board.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_board.xdc] for cell 'Clock/inst'
Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc] for cell 'Clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1408.410 ; gain = 155.688
Finished Parsing XDC File [e:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.xdc] for cell 'Clock/inst'
Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_12'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_12'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_12]'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'Boot_Mode'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Program_reset'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Button'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BootLoader_finished'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Program_stopped'. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/boot_mode_test.xdc]
Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 100 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1408.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 59 instances

12 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1408.410 ; gain = 155.688
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[45] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 3 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1408.410 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 119932457

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1428.305 ; gain = 19.895

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[12]_i_14 into driver instance ALU/Breg[10]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[15]_i_14 into driver instance ALU/Breg[15]_i_7, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[15]_i_15 into driver instance ALU/Breg[14]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter ALU/Breg[15]_i_16 into driver instance ALU/Breg[13]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter RAM/RAM_Data_IOBUF[7]_inst_i_2 into driver instance RAM/RAM_Data_IOBUF[7]_inst_i_3, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 55 inverter(s) to 92 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1626fa654

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1715.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 62 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aa7ded37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1715.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 7 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1da98c31c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1715.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1da98c31c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1715.098 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1da98c31c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1715.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2354ba5ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1715.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              62  |                                              1  |
|  Constant propagation         |               5  |               7  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1715.098 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2040906ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1715.098 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 100
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1725ae1a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1893.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1725ae1a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.055 ; gain = 177.957

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12fe38d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.977 . Memory (MB): peak = 1893.055 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 12fe38d50

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1893.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1893.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12fe38d50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 10 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1893.055 ; gain = 484.645
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
Command: report_drc -file Main_drc_opted.rpt -pb Main_drc_opted.pb -rpx Main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port GPIO[45] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eafe5f23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1893.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'BootLoaderI/Receiver/counter[3]_i_2__1' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	BootLoaderI/Receiver/parity_reg {FDRE}
	BootLoaderI/Receiver/data_reg[4] {FDRE}
	BootLoaderI/Receiver/wrong_parity_reg {FDRE}
	BootLoaderI/Receiver/finished_reg {FDRE}
	BootLoaderI/Receiver/data_reg[1] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 119e91195

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19fc0ab54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19fc0ab54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19fc0ab54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 123e224e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 186d33b31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 186d33b31

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 43 LUTNM shape to break, 82 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 12, two critical 31, total 43, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 79 nets or LUTs. Breaked 43 LUTs, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1893.055 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           43  |             36  |                    79  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           43  |             36  |                    79  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1765c9a47

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1720876a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1720876a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b822585

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f280c0da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1006bd033

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fe4f6492

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14862fb9a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17463dc2f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bd816b2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 123347b8d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 255bff9e1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 255bff9e1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 273d420eb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-42.797 | TNS=-3154.982 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd92b5a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20493125d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 273d420eb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-41.859. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cb7c8759

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cb7c8759

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cb7c8759

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cb7c8759

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1cb7c8759

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1893.055 ; gain = 0.000

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18dfda8c9

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000
Ending Placer Task | Checksum: 155546ba4

Time (s): cpu = 00:01:26 ; elapsed = 00:01:19 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 14 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:20 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_placed.rpt -pb Main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1893.055 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.62s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1893.055 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.859 | TNS=-3132.155 |
Phase 1 Physical Synthesis Initialization | Checksum: db53d06d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.981 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.859 | TNS=-3132.155 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: db53d06d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.859 | TNS=-3132.155 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_MULS0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ALU/Q_MULS0_6. Critical path length was reduced through logic transformation on cell ALU/Data_buffer[5]_i_6_comp.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[5]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.849 | TNS=-3131.995 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[8]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_MUL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ALU/Q_MUL_0. Critical path length was reduced through logic transformation on cell ALU/Data_buffer[8]_i_5_comp.
INFO: [Physopt 32-735] Processed net ALU/Data_buffer[8]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.699 | TNS=-3131.697 |
INFO: [Physopt 32-702] Processed net Q_DIVS1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[7]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[7]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_REMS4[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[0]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ALU/IN_1[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ALU/IN_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.761 |
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RAM/p_0_in[8].  Re-placed instance RAM/Data_out_reg[8]
INFO: [Physopt 32-735] Processed net RAM/p_0_in[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.734 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net RAM/Data_out1_out[8].  Re-placed instance RAM/Data_out[8]_i_1
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.693 |
INFO: [Physopt 32-702] Processed net RAM/p_0_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.545 |
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net PM/sel[0].  Re-placed instance PM/write_buffer_reg
INFO: [Physopt 32-735] Processed net PM/sel[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.496 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net RAM/Data_out1_out[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.356 |
INFO: [Physopt 32-81] Processed net PM/sel[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net PM/sel[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.343 |
INFO: [Physopt 32-663] Processed net PM/program_read_buffer.  Re-placed instance PM/program_read_buffer_reg
INFO: [Physopt 32-735] Processed net PM/program_read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.341 |
INFO: [Physopt 32-663] Processed net PM/read_buffer.  Re-placed instance PM/read_buffer_reg
INFO: [Physopt 32-735] Processed net PM/read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3158.303 |
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net RAM/read_buffer. Replicated 1 times.
INFO: [Physopt 32-735] Processed net RAM/read_buffer. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.668 | TNS=-3156.797 |
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ALU/Q_MULS0_6.  Re-placed instance ALU/Data_buffer[5]_i_6_comp
INFO: [Physopt 32-735] Processed net ALU/Q_MULS0_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.651 | TNS=-3156.685 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_MULS0_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[7]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_REMS4[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.651 | TNS=-3156.685 |
Phase 3 Critical Path Optimization | Checksum: db53d06d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.651 | TNS=-3156.685 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[6]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Decoder/Data_buffer[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell Decoder/Data_buffer[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net ALU/Q_MULS0_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.556 | TNS=-3156.523 |
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_MULS0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer_reg[7]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[7]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[0]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[2]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[3]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[4]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[5]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[6]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[7]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[9]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[10]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[11]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[13]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[14]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[15]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_REMS4[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer_reg[12]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[0]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Breg_reg[0]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Writer/Data_buffer_reg[15]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_6_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/Data_buffer[5]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_MULS0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Q_DIVS1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Data_buffer[7]_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[0]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[1]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[2]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[4]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[5]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[6]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[7]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[9]_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[10]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[11]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[12]_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[13]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[14]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_DIVS10_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Data_buffer[15]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/Q_REMS4[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/data11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Decoder/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ALU/IN_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/PM/PM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clock/inst/CLK_12_SysClkWizard. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/PM_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/BRAM_addr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PM/sel[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/Data_out1_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net RAM/read_buffer_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-41.556 | TNS=-3156.523 |
Phase 4 Critical Path Optimization | Checksum: db53d06d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1893.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-41.556 | TNS=-3156.523 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.303  |        -24.368  |            5  |              0  |                    14  |           0  |           2  |  00:00:08  |
|  Total          |          0.303  |        -24.368  |            5  |              0  |                    14  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1893.055 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1743d65d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
496 Infos, 14 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a81d33b3 ConstDB: 0 ShapeSum: 64f0e672 RouteDB: 0
Post Restoration Checksum: NetGraph: 6ce2e90 NumContArr: 4247a728 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 4915d5b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4915d5b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4915d5b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4915d5b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13a32d4f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1893.055 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-40.540| TNS=-3150.376| WHS=-0.646 | THS=-171.907|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00542135 %
  Global Horizontal Routing Utilization  = 0.00260281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4026
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4025
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 1f86fced1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1893.055 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f86fced1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1893.055 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 16485667b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1922.305 ; gain = 29.250
INFO: [Route 35-580] Design has 662 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+====================+==============================+
| Launch Clock         | Capture Clock      | Pin                          |
+======================+====================+==============================+
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[9]/D  |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[2]/D  |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[10]/D |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[13]/D |
| CLK_6_SysClkWizard_1 | CLK_6_SysClkWizard | Writer/Data_buffer_reg[15]/D |
+----------------------+--------------------+------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 462
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.970| TNS=-3980.868| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 138b4d87e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-42.203| TNS=-3993.927| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f8e2a27a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1962.371 ; gain = 69.316
Phase 4 Rip-up And Reroute | Checksum: f8e2a27a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: a7f13871

Time (s): cpu = 00:01:27 ; elapsed = 00:01:02 . Memory (MB): peak = 1962.371 ; gain = 69.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.970| TNS=-3917.109| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d6c41f59

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d6c41f59

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1962.371 ; gain = 69.316
Phase 5 Delay and Skew Optimization | Checksum: 1d6c41f59

Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19acd71e6

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1962.371 ; gain = 69.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-41.970| TNS=-3824.837| WHS=-0.003 | THS=-0.003 |

Phase 6.1 Hold Fix Iter | Checksum: 2992c6cc5

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1962.371 ; gain = 69.316
WARNING: [Route 35-468] The router encountered 82 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	BootLoaderI/PM_Data_out_reg[0]/CE
	BootLoaderI/PM_Data_out_reg[1]/CE
	BootLoaderI/PM_Data_out_reg[3]/CE
	BootLoaderI/PM_Data_out_reg[7]/CE
	BootLoaderI/pm_addr_reg[16]/CE
	BootLoaderI/Receiver/data_reg[0]/R
	BootLoaderI/Receiver/data_reg[2]/R
	BootLoaderI/Receiver/data_reg[2]/CE
	BootLoaderI/Receiver/data_reg[2]/D
	BootLoaderI/Receiver/data_reg[3]/D
	.. and 72 more pins.

Phase 6 Post Hold Fix | Checksum: 1f4a259fe

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.51742 %
  Global Horizontal Routing Utilization  = 2.51614 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2ce541dbd

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ce541dbd

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d11fbb3b

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 1962.371 ; gain = 69.316

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1ed4f2454

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 1962.371 ; gain = 69.316
INFO: [Route 35-57] Estimated Timing Summary | WNS=-41.970| TNS=-3826.975| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ed4f2454

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 1962.371 ; gain = 69.316
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 1962.371 ; gain = 69.316

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
515 Infos, 16 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1962.371 ; gain = 69.316
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1962.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
Command: report_drc -file Main_drc_routed.rpt -pb Main_drc_routed.pb -rpx Main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
Command: report_methodology -file Main_methodology_drc_routed.rpt -pb Main_methodology_drc_routed.pb -rpx Main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.runs/impl_1/Main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
Command: report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
527 Infos, 16 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_route_status.rpt -pb Main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_bus_skew_routed.rpt -pb Main_bus_skew_routed.pb -rpx Main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 16:05:03 2022...
