`timescale 1ns / 1ps
`include "def.vh"


module decode (
    input clk,
    input rst,

    input [31:0] _pcp4,  // è¾“å…¥çš„pc + 4
    input [31:0] _inst,  // è¾“å…¥çš„inst
    //**************************Hazard Unit***************************************
    // executeé˜¶æ®µçš„å†™å…¥ä½¿èƒ½ã?å†™å…¥åœ°å?ã€å†™å…¥æ•°æ?
    input _exe_we,
    input [4:0] _exe_wa,
    input [31:0] _exe_wd,
    // memoryé˜¶æ®µçš„å†™å…¥ä½¿èƒ½ã?å†™å…¥åœ°å?ã€å†™å…¥æ•°æ?
    input _mem_we,
    input [4:0] _mem_wa,
    input [31:0] _mem_wd,
    // writebacké˜¶æ®µçš„å†™å…¥ä½¿èƒ½ã?å†™å…¥åœ°å?ã€å†™å…¥æ•°æ?
    input _writeback_we,
    input [4:0] _writeback_wa,
    input [31:0] _writeback_wd,
    // ä¸Šé¢è¿™äº›ç”¨äºè§£å†³æ•°æ®å†²çªæ—¶ï¼Œä¸ç”¨åšæˆregç¼“å­˜ä¸?ä¸ªå‘¨æœŸã?‚å› ä¸ºå†²çªå‘ç”Ÿåœ¨å½“å‰å‘¨æœŸã€?
    //**************************Hazard Unit***************************************

    output [31:0] rd1,  // ä»å¯„å­˜å™¨å †è¾“å‡ºçš„ç¬¬ä¸€ä¸ªdata
    output [31:0] rd2,  // ä»å¯„å­˜å™¨å †è¾“å‡ºçš„ç¬¬äºŒä¸ªdata
    output [31:0] imm_ext, // æ‰©å±•åçš„immï¼Œåœ¨executeé‡Œé?‰æ‹©åˆ°åº•ç”¨immè¿˜æ˜¯rd2æ”¾åˆ°alué‡?
    output [3:0] alu_op,  // aluåšä»€ä¹ˆè¿ç®?
    output alu_src,  // é€‰æ‹©å“ªä¸ªæ˜¯aluçš„æ“ä½œæ•°
    output reg [31:0] pcp8,  // è¾“å‡ºçš„pc + 8ï¼Œç”¨äºlinkå†™å…¥$31

    // output [4:0] sa, // aluçš„åç§»é‡
    output reg_we,  // å†™å…¥regçš„ä½¿èƒ?
    output mem_we,  // å†™å…¥å†…å­˜çš„ä½¿èƒ?
    // output        link, // æŠŠpc_nextå†™å…¥$31ï¼Œå…¶å®br unitå¯ä»¥æ”¾åœ¨decodeé‡Œï¼Œä¸ç”¨ç­‰alu
    // DELETED output [2:0] jumpOp,  // ç»™br unitï¼Œå‘Šè¯‰å®ƒèµ°å“ªç§è·³è½?
    //output [1:0] extend_op,  // ç¬¦å·æ‰©å±•æ€ä¹ˆæ‰©å±•ï¼Œæ®è¯´æœ‰å¥½å‡ ç§?
    output [4:0] reg_write_addr,  // å†™å›å“ªä¸ªå¯„å­˜å™?
    output [2:0] reg_wd_mux,  // å†™å›çš„æ•°æ®æ¥æºï¼Œé€‰å“ªæ¡è·¯

    // To instruction fetch
    output [31:0] pc_jump,
    output jump,
    output [5:0] opcode,
    output stall
);
  reg [31:0] pcp4;
  wire [1:0] forward1, forward2;

  reg [31:0] inst;
  reg wb_we;
  reg [31:0] wb_wd;
  reg [4:0] wb_wa;
  reg [5:0] prev_op;

  wire [4:0] rs = inst[25:21];
  wire [4:0] rt = inst[20:16];
  wire [4:0] rd = inst[15:11];
  assign opcode = inst[31:26];

  always @(posedge clk) begin
    if (rst) begin
      inst <= 32'b0;
      pcp8 <= 32'b0;
      pcp4 <= 32'b0;
      wb_we <= 1'b0;
      prev_op <= 6'b0;
    end else if (stall) begin
      // ç”¨ä¸Šä¸?å‘¨æœŸçš„å??
      inst <= inst;
      pcp4 <= pcp4;
      pcp8 <= pcp8;
      wb_we <= wb_we;
      wb_wd <= wb_wd;
      wb_wa <= wb_wa;
      // stallå®Œäº†ï¼Œprev opå°±ä¸åº”è¯¥å†æ˜¯è®©å®ƒstallçš„loadäº?
      prev_op <= 6'b0;
    end else begin
      inst <= _inst;
      pcp4 <= _pcp4;
      pcp8 <= _pcp4 + 4;
      wb_we <= _writeback_we;
      wb_wd <= _writeback_wd;
      wb_wa <= _writeback_wa;
      prev_op <= inst[31:26];
    end
  end

  wire [`BR_OP_LEN - 1 : 0] br_op;
  wire [1:0] write_reg_dst;
  // cu_reg_we is not final reg_we. It should be or with linkable
  // linkable is (jump && (write_reg_dst == `WRITE_REG_DST_31))
  wire cu_reg_we;
  cu CU (
      ._inst(inst),

      .reg_we(cu_reg_we),
      .mem_we(mem_we),
      .alu_op(alu_op),
      .write_reg_dst(write_reg_dst),
      .alu_src(alu_src),
      .reg_write_data_mux(reg_wd_mux),
      .br_op(br_op),
      .imm_ext(imm_ext)
  );

  wire linkable;
  assign linkable = (jump && (write_reg_dst == `WRITE_REG_DST_31));
  assign reg_we = cu_reg_we || linkable;

  // é€šè¿‡write_reg_dstè·å–å¯„å­˜å™¨åœ°å?
  // `WRITE_REG_DST_RD: RD
  // `WRITE_REG_DST_RT: RT
  // `WRITE_REG_DST_31: $31
  // `WRITE_REG_DST_DEFAULT: 
  assign reg_write_addr = (write_reg_dst == `WRITE_REG_DST_RD) ? rd :
  (write_reg_dst == `WRITE_REG_DST_RT) ? rt :
  (write_reg_dst == `WRITE_REG_DST_31) ? 5'd31 : 5'd0;

  wire [31:0] reg_rd1;
  wire [31:0] reg_rd2;
  reg_file REG_FILE (
      .clk(clk),
      .ra1(rs),
      .ra2(rt),
      .wa (wb_wa),
      .we (wb_we),
      .wd (wb_wd),
      .rd1(reg_rd1),
      .rd2(reg_rd1)
  );

  assign rd1 = (forward1 == `FORWARD_EXE) ? _exe_wd : 
  (forward1 == `FORWARD_MEM) ? _mem_wd : 
  (forward1 == `FORWARD_WB) ? _writeback_wd : reg_rd1;
  assign rd2 = (forward2 == `FORWARD_EXE) ? _exe_wd : 
  (forward2 == `FORWARD_MEM) ? _mem_wd : 
  (forward2 == `FORWARD_WB) ? _writeback_wd : reg_rd2;

  br_unit BR_UNIT (
      .clk(clk),
      .rd1(rd1),
      .rd2(rd2),
      .mode(br_op),
      .pcp4(pcp4),
      .imm_ext(imm_ext),
      .jump(jump),
      .pc_jump(pc_jump)
  );

  hazard_unit HAZARD_UNIT (
      ._read_addr1(rs),
      ._read_addr2(rt),
      ._exe_we(_exe_we),
      ._exe_wa(_exe_wa),
      ._mem_we(_mem_we),
      ._mem_wa(_mem_wa),
      ._writeback_we(_writeback_we),
      ._writeback_wa(_writeback_wa),
      .prev_op(prev_op),
      .forward1(forward1),
      .forward2(forward2),
      .stall(stall)
  );

endmodule  // decode
