INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.sim/sim_1/impl/func/xsim/testbench_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArmProcessor
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sim_1/new/testbench.v:41]
