INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/streamer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module streamer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ov7670_controller_0_0/sim/tx_ov7670_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_ov7670_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_debounce_0_0/sim/tx_debounce_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_debounce_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ov7670_capture_0_1/sim/tx_ov7670_capture_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_ov7670_capture_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_streamer_0_0/sim/tx_streamer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_streamer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_packetizer_0_0/sim/tx_packetizer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_packetizer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/sim/tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_blk_mem_gen_0_0/sim/tx_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_ila_0_0/sim/tx_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/hdl/tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/OV7670/OV7670.srcs/sources_1/new/i2c_sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2c_sender'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/OV7670/OV7670.srcs/sources_1/new/ov7670_registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/OV7670/OV7670.srcs/sources_1/new/ov7670_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/OV7670/OV7670.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/OV7670/OV7670.srcs/sources_1/new/ov7670_capture.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ov7670_capture'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_axi_ethernetlite_0_0/sim/tx_axi_ethernetlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx_axi_ethernetlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_mii_to_rmii_0_0/sim/tx_mii_to_rmii_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx_mii_to_rmii_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Balaji/Desktop/ece532/newstream/tx/tx.srcs/sources_1/bd/tx/ip/tx_proc_sys_reset_0_0/sim/tx_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx_proc_sys_reset_0_0'
