$date
	Mon Nov 10 12:27:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mult_2t_test $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$var reg 8 % x [7:0] $end
$scope module MULT $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 8 & multipliable_1 [7:0] $end
$var wire 8 ' multipliable_2 [7:0] $end
$var wire 1 $ reset $end
$var reg 32 ( mult_delay [31:0] $end
$var reg 8 ) mult_result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
b0 '
b0 &
b0 %
1$
1#
0"
bx !
$end
#50
b0 (
b1 %
b1 &
b1 '
1"
#100
0"
#150
b0 !
b0 )
b1 (
b10 %
b10 &
b10 '
1"
#200
0"
#250
b1 !
b1 )
b100 (
b11 %
b11 &
b11 '
1"
#300
0"
#350
b100 !
b100 )
b1001 (
b100 %
b100 &
b100 '
1"
#400
0"
#450
b1001 !
b1001 )
b10000 (
b101 %
b101 &
b101 '
1"
#500
0#
0"
#550
b10000 !
b10000 )
b110 %
b110 &
b110 '
1"
#600
0"
#650
b111 %
b111 &
b111 '
1"
#700
1#
0"
#750
b110001 (
b1000 %
b1000 &
b1000 '
1"
#800
0"
#850
b110001 !
b110001 )
b1000000 (
b1001 %
b1001 &
b1001 '
1"
#900
0"
#910
b0 !
b0 )
b0 (
0$
#950
b1010 %
b1010 &
b1010 '
1"
#1000
0"
#1050
b1011 %
b1011 &
b1011 '
1"
#1100
0"
#1150
b1100 %
b1100 &
b1100 '
1"
#1200
0"
#1250
b1101 %
b1101 &
b1101 '
1"
#1300
0"
#1350
b1110 %
b1110 &
b1110 '
1"
#1400
0"
#1450
b1111 %
b1111 &
b1111 '
1"
#1500
0"
#1550
b10000 %
b10000 &
b10000 '
1"
#1600
0"
#1650
b10001 %
b10001 &
b10001 '
1"
#1700
0"
#1750
b10010 %
b10010 &
b10010 '
1"
#1800
0"
#1850
b10011 %
b10011 &
b10011 '
1"
#1900
0"
#1950
b10100 %
b10100 &
b10100 '
1"
#2000
0"
