

================================================================
== Vivado HLS Report for 'dct_dct_1d2'
================================================================
* Date:           Wed Jun 01 16:19:36 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  145|  145|  145|  145|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |  144|  144|        18|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|     65|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     15|     15|
|Multiplexer      |        -|      -|      -|     41|
|Register         |        -|      -|     70|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|     85|    121|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|   ~0  |   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |dct_mac_muladd_15s_16s_32ns_32_1_U0  |dct_mac_muladd_15s_16s_32ns_32_1  | i0 + i1 * i2 |
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_dct_1d2_dct_coeff_table  |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                             |        0|  15|  15|    64|   15|     1|          960|
    +-------------------+-----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_159_p2        |     +    |      0|  0|   4|           4|           1|
    |n_1_fu_197_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_11_fu_207_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_12_fu_217_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_9_fu_169_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_231_p2      |     +    |      0|  0|  29|          13|          29|
    |exitcond1_fu_153_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_191_p2   |   icmp   |      0|  0|   2|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  65|          53|          65|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |   1|          5|    1|          5|
    |k_reg_95      |   4|          2|    4|          8|
    |n_reg_106     |   4|          2|    4|          8|
    |tmp1_reg_117  |  32|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  41|         11|   41|         85|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   4|   0|    4|          0|
    |dst_addr_reg_282     |   6|   0|    6|          0|
    |k_1_reg_277          |   4|   0|    4|          0|
    |k_reg_95             |   4|   0|    4|          0|
    |n_1_reg_295          |   4|   0|    4|          0|
    |n_reg_106            |   4|   0|    4|          0|
    |tmp1_reg_117         |  32|   0|   32|          0|
    |tmp_18_cast_reg_264  |   4|   0|    8|          4|
    |tmp_20_cast_reg_269  |   4|   0|    8|          4|
    |tmp_24_cast_reg_287  |   4|   0|    8|          4|
    +---------------------+----+----+-----+-----------+
    |Total                |  70|   0|   82|         12|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_done       | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  dct_dct_1d2 | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|tmp_2         |  in |    4|   ap_none  |     tmp_2    |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|tmp_21        |  in |    4|   ap_none  |    tmp_21    |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: tmp_21_read [1/1] 0.59ns
:0  %tmp_21_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_21)

ST_1: tmp_2_read [1/1] 0.59ns
:1  %tmp_2_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_2)

ST_1: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_21_read, i3 0)

ST_1: tmp_18_cast [1/1] 0.00ns
:3  %tmp_18_cast = zext i7 %tmp_6 to i8

ST_1: tmp_8 [1/1] 0.00ns
:4  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_2_read, i3 0)

ST_1: tmp_20_cast [1/1] 0.00ns
:5  %tmp_20_cast = zext i7 %tmp_8 to i8

ST_1: stg_11 [1/1] 0.89ns
:6  br label %1


 <State 2>: 1.24ns
ST_2: k [1/1] 0.00ns
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %5 ]

ST_2: exitcond1 [1/1] 1.11ns
:1  %exitcond1 = icmp eq i4 %k, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: k_1 [1/1] 0.43ns
:3  %k_1 = add i4 %k, 1

ST_2: stg_16 [1/1] 0.00ns
:4  br i1 %exitcond1, label %6, label %2

ST_2: stg_17 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_2: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i4 %k to i8

ST_2: tmp_9 [1/1] 1.24ns
:3  %tmp_9 = add i8 %tmp_cast, %tmp_18_cast

ST_2: tmp_22_cast [1/1] 0.00ns
:4  %tmp_22_cast = zext i8 %tmp_9 to i64

ST_2: dst_addr [1/1] 0.00ns
:5  %dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_22_cast

ST_2: tmp_10 [1/1] 0.00ns
:6  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

ST_2: tmp_24_cast [1/1] 0.00ns
:7  %tmp_24_cast = zext i7 %tmp_10 to i8

ST_2: stg_25 [1/1] 0.89ns
:8  br label %3

ST_2: stg_26 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.65ns
ST_3: n [1/1] 0.00ns
:0  %n = phi i4 [ 0, %2 ], [ %n_1, %4 ]

ST_3: tmp1 [1/1] 0.00ns
:1  %tmp1 = phi i32 [ 0, %2 ], [ %tmp_3, %4 ]

ST_3: exitcond [1/1] 1.11ns
:2  %exitcond = icmp eq i4 %n, -8

ST_3: empty_12 [1/1] 0.00ns
:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: n_1 [1/1] 0.43ns
:4  %n_1 = add i4 %n, 1

ST_3: stg_32 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %4

ST_3: tmp_8_cast [1/1] 0.00ns
:1  %tmp_8_cast = zext i4 %n to i8

ST_3: tmp_11 [1/1] 1.24ns
:2  %tmp_11 = add i8 %tmp_20_cast, %tmp_8_cast

ST_3: tmp_25_cast [1/1] 0.00ns
:3  %tmp_25_cast = zext i8 %tmp_11 to i64

ST_3: src_addr [1/1] 0.00ns
:4  %src_addr = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_25_cast

ST_3: tmp_12 [1/1] 1.24ns
:5  %tmp_12 = add i8 %tmp_24_cast, %tmp_8_cast

ST_3: tmp_26_cast [1/1] 0.00ns
:6  %tmp_26_cast = zext i8 %tmp_12 to i64

ST_3: dct_coeff_table_addr [1/1] 0.00ns
:7  %dct_coeff_table_addr = getelementptr [64 x i15]* @dct_coeff_table, i64 0, i64 %tmp_26_cast

ST_3: dct_coeff_table_load [2/2] 2.39ns
:8  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_3: src_load [2/2] 2.05ns
:10  %src_load = load i16* %src_addr, align 2

ST_3: tmp [1/1] 0.00ns
:0  %tmp = trunc i32 %tmp1 to i29

ST_3: tmp_s [1/1] 1.60ns
:1  %tmp_s = add i29 4096, %tmp

ST_3: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_s, i32 13, i32 28)

ST_3: stg_45 [1/1] 2.05ns
:3  store i16 %tmp_7, i16* %dst_addr, align 2

ST_3: empty_13 [1/1] 0.00ns
:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_4) nounwind

ST_3: stg_47 [1/1] 0.00ns
:5  br label %1


 <State 4>: 7.48ns
ST_4: stg_48 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind

ST_4: dct_coeff_table_load [1/2] 2.39ns
:8  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_4: coeff_cast [1/1] 0.00ns
:9  %coeff_cast = sext i15 %dct_coeff_table_load to i31

ST_4: src_load [1/2] 2.05ns
:10  %src_load = load i16* %src_addr, align 2

ST_4: tmp_9_cast [1/1] 0.00ns
:11  %tmp_9_cast = sext i16 %src_load to i31

ST_4: tmp_1 [1/1] 2.39ns
:12  %tmp_1 = mul i31 %coeff_cast, %tmp_9_cast

ST_4: tmp_1_cast [1/1] 0.00ns
:13  %tmp_1_cast = sext i31 %tmp_1 to i32

ST_4: tmp_3 [1/1] 2.70ns
:14  %tmp_3 = add nsw i32 %tmp1, %tmp_1_cast

ST_4: stg_56 [1/1] 0.00ns
:15  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_21_read          (read             ) [ 00000]
tmp_2_read           (read             ) [ 00000]
tmp_6                (bitconcatenate   ) [ 00000]
tmp_18_cast          (zext             ) [ 00111]
tmp_8                (bitconcatenate   ) [ 00000]
tmp_20_cast          (zext             ) [ 00111]
stg_11               (br               ) [ 01111]
k                    (phi              ) [ 00100]
exitcond1            (icmp             ) [ 00111]
empty                (speclooptripcount) [ 00000]
k_1                  (add              ) [ 01111]
stg_16               (br               ) [ 00000]
stg_17               (specloopname     ) [ 00000]
tmp_4                (specregionbegin  ) [ 00011]
tmp_cast             (zext             ) [ 00000]
tmp_9                (add              ) [ 00000]
tmp_22_cast          (zext             ) [ 00000]
dst_addr             (getelementptr    ) [ 00011]
tmp_10               (bitconcatenate   ) [ 00000]
tmp_24_cast          (zext             ) [ 00011]
stg_25               (br               ) [ 00111]
stg_26               (ret              ) [ 00000]
n                    (phi              ) [ 00010]
tmp1                 (phi              ) [ 00011]
exitcond             (icmp             ) [ 00111]
empty_12             (speclooptripcount) [ 00000]
n_1                  (add              ) [ 00111]
stg_32               (br               ) [ 00000]
tmp_8_cast           (zext             ) [ 00000]
tmp_11               (add              ) [ 00000]
tmp_25_cast          (zext             ) [ 00000]
src_addr             (getelementptr    ) [ 00001]
tmp_12               (add              ) [ 00000]
tmp_26_cast          (zext             ) [ 00000]
dct_coeff_table_addr (getelementptr    ) [ 00001]
tmp                  (trunc            ) [ 00000]
tmp_s                (add              ) [ 00000]
tmp_7                (partselect       ) [ 00000]
stg_45               (store            ) [ 00000]
empty_13             (specregionend    ) [ 00000]
stg_47               (br               ) [ 01111]
stg_48               (specloopname     ) [ 00000]
dct_coeff_table_load (load             ) [ 00000]
coeff_cast           (sext             ) [ 00000]
src_load             (load             ) [ 00000]
tmp_9_cast           (sext             ) [ 00000]
tmp_1                (mul              ) [ 00000]
tmp_1_cast           (sext             ) [ 00000]
tmp_3                (add              ) [ 00111]
stg_56               (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_21_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_21_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dst_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="src_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="dct_coeff_table_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_load/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="stg_45_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="1"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="k_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="1"/>
<pin id="97" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="k_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="n_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="n_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="tmp1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp1_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_6_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_18_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_8_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_20_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exitcond1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="k_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_9_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="1"/>
<pin id="172" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_22_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_10_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_24_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exitcond_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="n_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_8_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_11_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="2"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_25_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_12_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="1"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_26_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="0" index="1" bw="29" slack="0"/>
<pin id="234" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_7_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="29" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="coeff_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_cast/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_9_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="256" class="1007" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_1/4 tmp_1_cast/4 tmp_3/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_18_cast_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_cast "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_20_cast_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2"/>
<pin id="271" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20_cast "/>
</bind>
</comp>

<comp id="277" class="1005" name="k_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="dst_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="1"/>
<pin id="284" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="tmp_24_cast_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_cast "/>
</bind>
</comp>

<comp id="295" class="1005" name="n_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="src_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="dct_coeff_table_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="67" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="54" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="99" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="99" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="99" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="99" pin="4"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="110" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="110" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="110" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="221"><net_src comp="203" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="230"><net_src comp="121" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="247"><net_src comp="237" pin="4"/><net_sink comp="91" pin=1"/></net>

<net id="251"><net_src comp="81" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="86" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="117" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="137" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="272"><net_src comp="149" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="280"><net_src comp="159" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="285"><net_src comp="60" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="290"><net_src comp="187" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="298"><net_src comp="197" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="303"><net_src comp="67" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="308"><net_src comp="74" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="313"><net_src comp="256" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: dst | {3 }
	Port: dct_coeff_table | {}
 - Input state : 
	Port: dct_dct_1d2 : src | {3 4 }
	Port: dct_dct_1d2 : tmp_2 | {1 }
	Port: dct_dct_1d2 : tmp_21 | {1 }
	Port: dct_dct_1d2 : dct_coeff_table | {3 4 }
  - Chain level:
	State 1
		tmp_18_cast : 1
		tmp_20_cast : 1
	State 2
		exitcond1 : 1
		k_1 : 1
		stg_16 : 2
		tmp_cast : 1
		tmp_9 : 2
		tmp_22_cast : 3
		dst_addr : 4
		tmp_10 : 1
		tmp_24_cast : 2
	State 3
		exitcond : 1
		n_1 : 1
		stg_32 : 2
		tmp_8_cast : 1
		tmp_11 : 2
		tmp_25_cast : 3
		src_addr : 4
		tmp_12 : 2
		tmp_26_cast : 3
		dct_coeff_table_addr : 4
		dct_coeff_table_load : 5
		src_load : 5
		tmp : 1
		tmp_s : 2
		tmp_7 : 3
		stg_45 : 4
	State 4
		coeff_cast : 1
		tmp_9_cast : 1
		tmp_1 : 2
		tmp_1_cast : 3
		tmp_3 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       k_1_fu_159       |    0    |    0    |    4    |
|          |      tmp_9_fu_169      |    0    |    0    |    7    |
|    add   |       n_1_fu_197       |    0    |    0    |    4    |
|          |      tmp_11_fu_207     |    0    |    0    |    7    |
|          |      tmp_12_fu_217     |    0    |    0    |    7    |
|          |      tmp_s_fu_231      |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    exitcond1_fu_153    |    0    |    0    |    2    |
|          |     exitcond_fu_191    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_256       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   | tmp_21_read_read_fu_48 |    0    |    0    |    0    |
|          |  tmp_2_read_read_fu_54 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_6_fu_129      |    0    |    0    |    0    |
|bitconcatenate|      tmp_8_fu_141      |    0    |    0    |    0    |
|          |      tmp_10_fu_179     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_18_cast_fu_137   |    0    |    0    |    0    |
|          |   tmp_20_cast_fu_149   |    0    |    0    |    0    |
|          |     tmp_cast_fu_165    |    0    |    0    |    0    |
|   zext   |   tmp_22_cast_fu_174   |    0    |    0    |    0    |
|          |   tmp_24_cast_fu_187   |    0    |    0    |    0    |
|          |    tmp_8_cast_fu_203   |    0    |    0    |    0    |
|          |   tmp_25_cast_fu_212   |    0    |    0    |    0    |
|          |   tmp_26_cast_fu_222   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |       tmp_fu_227       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_7_fu_237      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    coeff_cast_fu_248   |    0    |    0    |    0    |
|          |    tmp_9_cast_fu_252   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    62   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dct_coeff_table_addr_reg_305|    6   |
|      dst_addr_reg_282      |    6   |
|         k_1_reg_277        |    4   |
|          k_reg_95          |    4   |
|         n_1_reg_295        |    4   |
|          n_reg_106         |    4   |
|      src_addr_reg_300      |    6   |
|        tmp1_reg_117        |   32   |
|     tmp_18_cast_reg_264    |    8   |
|     tmp_20_cast_reg_269    |    8   |
|     tmp_24_cast_reg_287    |    8   |
|        tmp_3_reg_310       |   32   |
+----------------------------+--------+
|            Total           |   122  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_86 |  p0  |   2  |   6  |   12   ||    6    |
|   tmp1_reg_117   |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  2.676  ||    44   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   44   |
|  Register |    -   |    -   |   122  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   122  |   106  |
+-----------+--------+--------+--------+--------+
