-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 10.1 Build 153 11/29/2010 SJ Web Edition"

-- DATE "07/06/2017 07:20:19"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Uniciclo IS
    PORT (
	quatro : IN std_logic_vector(31 DOWNTO 0);
	clk : IN std_logic;
	clk_mem : IN std_logic;
	VSAIDA_PC : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_MI : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_MD : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_BREG : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_ULA : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_SUMDESVIO : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_SUMPC : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_MUXRD : OUT std_logic_vector(4 DOWNTO 0);
	VSAIDA_MUXALU : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_CONTROLE : OUT std_logic_vector(11 DOWNTO 0);
	VSAIDA_MUXAB : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_MUXB : OUT std_logic_vector(31 DOWNTO 0);
	VSAIDA_INS_RS : OUT std_logic_vector(4 DOWNTO 0);
	VSAIDA_INS_RT : OUT std_logic_vector(4 DOWNTO 0);
	VSAIDA_INS_RD : OUT std_logic_vector(4 DOWNTO 0);
	VSAIDA_INS_SHAMT : OUT std_logic_vector(4 DOWNTO 0);
	VSAIDA_INS_FUNCT : OUT std_logic_vector(5 DOWNTO 0);
	VSAIDA_INS_OPCODE : OUT std_logic_vector(5 DOWNTO 0);
	VSAIDA_INS_IMM16 : OUT std_logic_vector(15 DOWNTO 0);
	VSAIDA_INS_IMM26 : OUT std_logic_vector(25 DOWNTO 0);
	MemRead : OUT std_logic
	);
END Uniciclo;

-- Design Ports Information
-- VSAIDA_PC[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[1]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[2]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[4]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[5]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[6]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[7]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[8]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[9]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[10]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[11]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[12]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[13]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[14]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[15]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[16]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[17]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[18]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[19]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[20]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[21]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[22]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[23]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[24]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[25]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[26]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[27]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[28]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[29]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[30]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_PC[31]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[0]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[1]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[2]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[3]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[4]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[5]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[6]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[7]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[8]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[10]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[11]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[12]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[13]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[14]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[15]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[16]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[17]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[18]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[19]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[20]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[21]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[22]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[23]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[24]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[25]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[26]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[27]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[28]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[29]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[30]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MI[31]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[0]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[1]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[3]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[4]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[7]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[8]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[9]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[10]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[11]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[12]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[13]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[14]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[15]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[16]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[17]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[18]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[19]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[20]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[21]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[22]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[23]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[24]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[25]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[26]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[27]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[28]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[29]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[30]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MD[31]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[0]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[1]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[2]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[3]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[5]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[6]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[7]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[8]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[9]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[10]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[11]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[12]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[13]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[14]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[15]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[16]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[17]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[18]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[19]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[20]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[21]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[22]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[23]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[24]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[25]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[26]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[27]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[28]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[29]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[30]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_BREG[31]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[0]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[1]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[2]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[3]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[4]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[5]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[6]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[7]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[8]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[9]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[10]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[11]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[12]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[13]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[14]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[15]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[16]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[17]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[18]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[19]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[20]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[21]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[22]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[23]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[24]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[25]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[26]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[27]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[28]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[29]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[30]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_ULA[31]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[1]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[2]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[3]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[4]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[5]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[6]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[7]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[8]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[9]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[10]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[11]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[12]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[13]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[14]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[15]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[16]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[17]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[18]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[19]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[20]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[21]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[22]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[23]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[24]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[25]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[26]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[27]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[28]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[29]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[30]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMDESVIO[31]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[0]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[1]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[2]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[4]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[5]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[6]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[8]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[9]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[11]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[12]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[13]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[14]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[15]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[16]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[17]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[18]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[19]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[20]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[21]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[22]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[23]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[24]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[25]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[26]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[27]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[28]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[29]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[30]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_SUMPC[31]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXRD[0]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXRD[1]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXRD[2]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXRD[3]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXRD[4]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[0]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[2]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[4]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[6]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[7]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[8]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[9]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[10]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[11]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[12]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[13]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[14]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[15]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[16]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[17]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[18]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[19]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[20]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[21]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[22]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[23]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[24]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[25]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[26]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[27]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[28]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[29]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[30]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXALU[31]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[0]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[1]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[3]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[5]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[6]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[7]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[8]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[9]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[10]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_CONTROLE[11]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[1]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[2]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[4]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[5]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[6]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[8]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[9]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[10]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[11]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[12]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[13]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[14]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[15]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[16]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[17]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[18]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[19]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[20]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[21]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[22]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[23]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[24]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[25]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[26]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[27]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[28]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[29]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[30]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXAB[31]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[0]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[1]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[2]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[3]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[4]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[5]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[7]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[8]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[9]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[10]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[11]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[12]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[13]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[14]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[15]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[16]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[17]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[18]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[19]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[20]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[21]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[22]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[23]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[24]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[25]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[26]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[27]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[28]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[29]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[30]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_MUXB[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RS[0]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RS[1]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RS[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RS[3]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RS[4]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RT[0]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RT[1]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RT[2]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RT[3]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RT[4]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RD[0]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RD[1]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RD[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RD[3]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_RD[4]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_SHAMT[0]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_SHAMT[1]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_SHAMT[2]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_SHAMT[3]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_SHAMT[4]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_FUNCT[0]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_FUNCT[1]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_FUNCT[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_FUNCT[3]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_FUNCT[4]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_FUNCT[5]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_OPCODE[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_OPCODE[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_OPCODE[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_OPCODE[3]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_OPCODE[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_OPCODE[5]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[0]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[1]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[2]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[3]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[4]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[5]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[6]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[7]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[8]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[9]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[10]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[11]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[12]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[13]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[14]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM16[15]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[0]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[1]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[2]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[3]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[4]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[5]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[6]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[7]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[8]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[9]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[10]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[11]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[12]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[13]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[14]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[15]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[16]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[17]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[18]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[19]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[20]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[21]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[22]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[23]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[24]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VSAIDA_INS_IMM26[25]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemRead	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- quatro[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[1]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[2]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[3]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[4]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[6]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[7]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[10]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[11]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[12]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[13]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[14]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[15]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[16]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[17]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[18]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[19]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[20]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[21]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[22]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[23]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[24]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[25]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[26]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[27]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[28]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[29]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[30]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- quatro[31]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk_mem	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Uniciclo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_quatro : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_clk_mem : std_logic;
SIGNAL ww_VSAIDA_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_MI : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_MD : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_BREG : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_ULA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_SUMDESVIO : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_SUMPC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_MUXRD : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VSAIDA_MUXALU : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_CONTROLE : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_VSAIDA_MUXAB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_MUXB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_RS : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_RT : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_RD : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_SHAMT : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_FUNCT : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_OPCODE : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_IMM16 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_VSAIDA_INS_IMM26 : std_logic_vector(25 DOWNTO 0);
SIGNAL ww_MemRead : std_logic;
SIGNAL \MI|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MI|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MI|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MD|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \MD|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_mem~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mux_ALUSrc|WriteR[31]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \controle|controles[9]~4clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ula|Add0~0_combout\ : std_logic;
SIGNAL \ula|Add0~2_combout\ : std_logic;
SIGNAL \ula|Add0~6_combout\ : std_logic;
SIGNAL \ula|Add0~10_combout\ : std_logic;
SIGNAL \ula|Add0~30_combout\ : std_logic;
SIGNAL \ula|A_B_sum[2]~4_combout\ : std_logic;
SIGNAL \ula|A_B_sum[15]~30_combout\ : std_logic;
SIGNAL \ula|A_B_sum[16]~32_combout\ : std_logic;
SIGNAL \breg|breg~934_regout\ : std_logic;
SIGNAL \breg|breg~1069_combout\ : std_logic;
SIGNAL \breg|breg~1070_combout\ : std_logic;
SIGNAL \breg|breg~1076_combout\ : std_logic;
SIGNAL \breg|breg~1077_combout\ : std_logic;
SIGNAL \breg|breg~486_regout\ : std_logic;
SIGNAL \controle|ctrula[0]~8_combout\ : std_logic;
SIGNAL \breg|breg~618_regout\ : std_logic;
SIGNAL \breg|breg~1082_combout\ : std_logic;
SIGNAL \breg|breg~1083_combout\ : std_logic;
SIGNAL \breg|breg~330_regout\ : std_logic;
SIGNAL \breg|breg~1096_combout\ : std_logic;
SIGNAL \breg|breg~1102_combout\ : std_logic;
SIGNAL \breg|breg~1103_combout\ : std_logic;
SIGNAL \breg|breg~1112_combout\ : std_logic;
SIGNAL \breg|breg~1113_combout\ : std_logic;
SIGNAL \breg|breg~455_regout\ : std_logic;
SIGNAL \breg|breg~423_regout\ : std_logic;
SIGNAL \breg|breg~1119_combout\ : std_logic;
SIGNAL \breg|breg~744_regout\ : std_logic;
SIGNAL \breg|breg~872_regout\ : std_logic;
SIGNAL \breg|breg~1124_combout\ : std_logic;
SIGNAL \breg|breg~1125_combout\ : std_logic;
SIGNAL \breg|breg~1129_combout\ : std_logic;
SIGNAL \breg|breg~424_regout\ : std_logic;
SIGNAL \breg|breg~1139_combout\ : std_logic;
SIGNAL \breg|breg~520_regout\ : std_logic;
SIGNAL \breg|breg~1140_combout\ : std_logic;
SIGNAL \breg|breg~841_regout\ : std_logic;
SIGNAL \breg|breg~585_regout\ : std_logic;
SIGNAL \breg|breg~1142_combout\ : std_logic;
SIGNAL \breg|breg~41_regout\ : std_logic;
SIGNAL \breg|breg~1156_combout\ : std_logic;
SIGNAL \breg|breg~1157_combout\ : std_logic;
SIGNAL \breg|breg~457_regout\ : std_logic;
SIGNAL \breg|breg~388_regout\ : std_logic;
SIGNAL \breg|breg~356_regout\ : std_logic;
SIGNAL \breg|breg~324_regout\ : std_logic;
SIGNAL \breg|breg~1162_combout\ : std_logic;
SIGNAL \breg|breg~420_regout\ : std_logic;
SIGNAL \breg|breg~1163_combout\ : std_logic;
SIGNAL \breg|breg~932_regout\ : std_logic;
SIGNAL \breg|breg~1179_combout\ : std_logic;
SIGNAL \breg|breg~1180_combout\ : std_logic;
SIGNAL \breg|breg~643_regout\ : std_logic;
SIGNAL \breg|breg~803_regout\ : std_logic;
SIGNAL \breg|breg~259_regout\ : std_logic;
SIGNAL \breg|breg~195_regout\ : std_logic;
SIGNAL \breg|breg~99_regout\ : std_logic;
SIGNAL \breg|breg~131_regout\ : std_logic;
SIGNAL \breg|breg~67_regout\ : std_logic;
SIGNAL \breg|breg~1196_combout\ : std_logic;
SIGNAL \breg|breg~163_regout\ : std_logic;
SIGNAL \breg|breg~1197_combout\ : std_logic;
SIGNAL \breg|breg~547_regout\ : std_logic;
SIGNAL \breg|breg~1209_combout\ : std_logic;
SIGNAL \breg|breg~1216_combout\ : std_logic;
SIGNAL \breg|breg~1217_combout\ : std_logic;
SIGNAL \breg|breg~353_regout\ : std_logic;
SIGNAL \breg|breg~97_regout\ : std_logic;
SIGNAL \breg|breg~129_regout\ : std_logic;
SIGNAL \breg|breg~65_regout\ : std_logic;
SIGNAL \breg|breg~1236_combout\ : std_logic;
SIGNAL \breg|breg~161_regout\ : std_logic;
SIGNAL \breg|breg~1237_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \breg|breg~1242_combout\ : std_logic;
SIGNAL \breg|breg~800_regout\ : std_logic;
SIGNAL \breg|breg~672_regout\ : std_logic;
SIGNAL \breg|breg~1249_combout\ : std_logic;
SIGNAL \breg|breg~1252_combout\ : std_logic;
SIGNAL \breg|breg~1254_combout\ : std_logic;
SIGNAL \breg|breg~288_regout\ : std_logic;
SIGNAL \breg|breg~1255_combout\ : std_logic;
SIGNAL \breg|breg~128_regout\ : std_logic;
SIGNAL \breg|breg~96_regout\ : std_logic;
SIGNAL \breg|breg~1256_combout\ : std_logic;
SIGNAL \breg|breg~1257_combout\ : std_logic;
SIGNAL \breg|breg~1258_combout\ : std_logic;
SIGNAL \breg|breg~1262_combout\ : std_logic;
SIGNAL \breg|breg~1263_combout\ : std_logic;
SIGNAL \breg|breg~575_regout\ : std_logic;
SIGNAL \breg|breg~351_regout\ : std_logic;
SIGNAL \breg|breg~1274_combout\ : std_logic;
SIGNAL \breg|breg~1275_combout\ : std_logic;
SIGNAL \breg|breg~1276_combout\ : std_logic;
SIGNAL \breg|breg~1277_combout\ : std_logic;
SIGNAL \breg|breg~1278_combout\ : std_logic;
SIGNAL \breg|breg~766_regout\ : std_logic;
SIGNAL \breg|breg~894_regout\ : std_logic;
SIGNAL \breg|breg~638_regout\ : std_logic;
SIGNAL \breg|breg~1282_combout\ : std_logic;
SIGNAL \breg|breg~1022_regout\ : std_logic;
SIGNAL \breg|breg~1283_combout\ : std_logic;
SIGNAL \breg|breg~1312_combout\ : std_logic;
SIGNAL \breg|breg~1313_combout\ : std_logic;
SIGNAL \breg|breg~1324_combout\ : std_logic;
SIGNAL \breg|breg~60_regout\ : std_logic;
SIGNAL \breg|breg~1339_combout\ : std_logic;
SIGNAL \breg|breg~1342_combout\ : std_logic;
SIGNAL \breg|breg~1352_combout\ : std_logic;
SIGNAL \breg|breg~1354_combout\ : std_logic;
SIGNAL \breg|breg~1359_combout\ : std_logic;
SIGNAL \breg|breg~1360_combout\ : std_logic;
SIGNAL \breg|breg~570_regout\ : std_logic;
SIGNAL \breg|breg~378_regout\ : std_logic;
SIGNAL \breg|breg~1372_combout\ : std_logic;
SIGNAL \breg|breg~1373_combout\ : std_logic;
SIGNAL \breg|breg~1374_combout\ : std_logic;
SIGNAL \breg|breg~282_regout\ : std_logic;
SIGNAL \breg|breg~1375_combout\ : std_logic;
SIGNAL \breg|breg~538_regout\ : std_logic;
SIGNAL \breg|breg~857_regout\ : std_logic;
SIGNAL \breg|breg~1382_combout\ : std_logic;
SIGNAL \breg|breg~1383_combout\ : std_logic;
SIGNAL \breg|breg~1389_combout\ : std_logic;
SIGNAL \breg|breg~249_regout\ : std_logic;
SIGNAL \breg|breg~1394_combout\ : std_logic;
SIGNAL \breg|breg~1016_regout\ : std_logic;
SIGNAL \breg|breg~696_regout\ : std_logic;
SIGNAL \breg|breg~568_regout\ : std_logic;
SIGNAL \breg|breg~344_regout\ : std_logic;
SIGNAL \breg|breg~312_regout\ : std_logic;
SIGNAL \breg|breg~1412_combout\ : std_logic;
SIGNAL \breg|breg~216_regout\ : std_logic;
SIGNAL \breg|breg~88_regout\ : std_logic;
SIGNAL \breg|breg~1416_combout\ : std_logic;
SIGNAL \breg|breg~152_regout\ : std_logic;
SIGNAL \breg|breg~1417_combout\ : std_logic;
SIGNAL \breg|breg~1419_combout\ : std_logic;
SIGNAL \breg|breg~727_regout\ : std_logic;
SIGNAL \breg|breg~855_regout\ : std_logic;
SIGNAL \breg|breg~599_regout\ : std_logic;
SIGNAL \breg|breg~1422_combout\ : std_logic;
SIGNAL \breg|breg~983_regout\ : std_logic;
SIGNAL \breg|breg~1423_combout\ : std_logic;
SIGNAL \breg|breg~823_regout\ : std_logic;
SIGNAL \breg|breg~1047_regout\ : std_logic;
SIGNAL \breg|breg~1439_combout\ : std_logic;
SIGNAL \breg|breg~886_regout\ : std_logic;
SIGNAL \breg|breg~630_regout\ : std_logic;
SIGNAL \breg|breg~1442_combout\ : std_logic;
SIGNAL \breg|breg~1446_combout\ : std_logic;
SIGNAL \breg|breg~950_regout\ : std_logic;
SIGNAL \breg|breg~1447_combout\ : std_logic;
SIGNAL \breg|breg~1454_combout\ : std_logic;
SIGNAL \breg|breg~181_regout\ : std_logic;
SIGNAL \breg|breg~277_regout\ : std_logic;
SIGNAL \breg|breg~1484_combout\ : std_logic;
SIGNAL \breg|breg~1489_combout\ : std_logic;
SIGNAL \breg|breg~340_regout\ : std_logic;
SIGNAL \breg|breg~308_regout\ : std_logic;
SIGNAL \breg|breg~1492_combout\ : std_logic;
SIGNAL \breg|breg~1502_combout\ : std_logic;
SIGNAL \breg|breg~1043_regout\ : std_logic;
SIGNAL \breg|breg~243_regout\ : std_logic;
SIGNAL \breg|breg~1519_combout\ : std_logic;
SIGNAL \breg|breg~1526_combout\ : std_logic;
SIGNAL \breg|breg~1527_combout\ : std_logic;
SIGNAL \breg|breg~1542_combout\ : std_logic;
SIGNAL \breg|breg~209_regout\ : std_logic;
SIGNAL \breg|breg~1552_combout\ : std_logic;
SIGNAL \breg|breg~1553_combout\ : std_logic;
SIGNAL \breg|breg~1554_combout\ : std_logic;
SIGNAL \breg|breg~1562_combout\ : std_logic;
SIGNAL \breg|breg~1563_combout\ : std_logic;
SIGNAL \breg|breg~976_regout\ : std_logic;
SIGNAL \breg|breg~1589_combout\ : std_logic;
SIGNAL \breg|breg~1590_combout\ : std_logic;
SIGNAL \breg|breg~1594_combout\ : std_logic;
SIGNAL \breg|breg~1599_combout\ : std_logic;
SIGNAL \breg|breg~1600_combout\ : std_logic;
SIGNAL \breg|breg~1604_combout\ : std_logic;
SIGNAL \breg|breg~1609_combout\ : std_logic;
SIGNAL \breg|breg~1612_combout\ : std_logic;
SIGNAL \breg|breg~1613_combout\ : std_logic;
SIGNAL \breg|breg~237_regout\ : std_logic;
SIGNAL \breg|breg~205_regout\ : std_logic;
SIGNAL \breg|breg~1632_combout\ : std_logic;
SIGNAL \breg|breg~1633_combout\ : std_logic;
SIGNAL \breg|breg~1634_combout\ : std_logic;
SIGNAL \breg|breg~1644_combout\ : std_logic;
SIGNAL \breg|breg~300_regout\ : std_logic;
SIGNAL \breg|breg~1652_combout\ : std_logic;
SIGNAL \breg|breg~1656_combout\ : std_logic;
SIGNAL \breg|breg~843_regout\ : std_logic;
SIGNAL \breg|breg~619_regout\ : std_logic;
SIGNAL \breg|breg~811_regout\ : std_logic;
SIGNAL \breg|breg~1035_regout\ : std_logic;
SIGNAL \breg|breg~1679_combout\ : std_logic;
SIGNAL \breg|breg~1680_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \breg|breg~741_regout\ : std_logic;
SIGNAL \breg|breg~869_regout\ : std_logic;
SIGNAL \breg|breg~613_regout\ : std_logic;
SIGNAL \breg|breg~1682_combout\ : std_logic;
SIGNAL \breg|breg~997_regout\ : std_logic;
SIGNAL \breg|breg~1683_combout\ : std_logic;
SIGNAL \breg|breg~709_regout\ : std_logic;
SIGNAL \breg|breg~581_regout\ : std_logic;
SIGNAL \breg|breg~1686_combout\ : std_logic;
SIGNAL \breg|breg~677_regout\ : std_logic;
SIGNAL \breg|breg~1061_regout\ : std_logic;
SIGNAL \breg|breg~229_regout\ : std_logic;
SIGNAL \breg|breg~1692_combout\ : std_logic;
SIGNAL \breg|breg~1693_combout\ : std_logic;
SIGNAL \breg|breg~1694_combout\ : std_logic;
SIGNAL \breg|breg~1696_combout\ : std_logic;
SIGNAL \breg|breg~1697_combout\ : std_logic;
SIGNAL \ula|Mux31~7_combout\ : std_logic;
SIGNAL \ula|Mux30~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~12_combout\ : std_logic;
SIGNAL \ula|a32~1_combout\ : std_logic;
SIGNAL \ula|Mux29~31_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~52_combout\ : std_logic;
SIGNAL \ula|Mux29~32_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ula|Mux28~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ula|Mux27~2_combout\ : std_logic;
SIGNAL \ula|Mux27~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~44_combout\ : std_logic;
SIGNAL \ula|Mux23~2_combout\ : std_logic;
SIGNAL \ula|Mux22~2_combout\ : std_logic;
SIGNAL \ula|Mux22~3_combout\ : std_logic;
SIGNAL \ula|Mux22~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~71_combout\ : std_logic;
SIGNAL \ula|Mux21~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~72_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~73_combout\ : std_logic;
SIGNAL \ula|Mux19~0_combout\ : std_logic;
SIGNAL \ula|Mux19~1_combout\ : std_logic;
SIGNAL \ula|a32~22_combout\ : std_logic;
SIGNAL \ula|Mux17~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~53_combout\ : std_logic;
SIGNAL \ula|Mux17~3_combout\ : std_logic;
SIGNAL \ula|Mux16~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \ula|Mux16~6_combout\ : std_logic;
SIGNAL \ula|Mux16~7_combout\ : std_logic;
SIGNAL \ula|Mux15~5_combout\ : std_logic;
SIGNAL \ula|a32~28_combout\ : std_logic;
SIGNAL \ula|Mux11~3_combout\ : std_logic;
SIGNAL \ula|a32~31_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \ula|Mux7~13_combout\ : std_logic;
SIGNAL \ula|Mux7~14_combout\ : std_logic;
SIGNAL \ula|Mux6~4_combout\ : std_logic;
SIGNAL \ula|Mux3~4_combout\ : std_logic;
SIGNAL \ula|Mux3~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \ula|a32~41_combout\ : std_logic;
SIGNAL \ula|Mux2~0_combout\ : std_logic;
SIGNAL \ula|a32~43_combout\ : std_logic;
SIGNAL \ula|Mux1~0_combout\ : std_logic;
SIGNAL \ula|Mux1~1_combout\ : std_logic;
SIGNAL \ula|Equal0~0_combout\ : std_logic;
SIGNAL \ula|Equal0~8_combout\ : std_logic;
SIGNAL \breg|breg~1704_combout\ : std_logic;
SIGNAL \breg|breg~1705_combout\ : std_logic;
SIGNAL \breg|breg~1712_combout\ : std_logic;
SIGNAL \breg|breg~1719_combout\ : std_logic;
SIGNAL \breg|breg~1726_combout\ : std_logic;
SIGNAL \breg|breg~1730_combout\ : std_logic;
SIGNAL \breg|breg~1742_combout\ : std_logic;
SIGNAL \controle|Equal9~0_combout\ : std_logic;
SIGNAL \breg|breg~1782_combout\ : std_logic;
SIGNAL \breg|breg~1804_combout\ : std_logic;
SIGNAL \breg|breg~1824_combout\ : std_logic;
SIGNAL \breg|breg~1834_combout\ : std_logic;
SIGNAL \breg|breg~1835_combout\ : std_logic;
SIGNAL \breg|breg~1844_combout\ : std_logic;
SIGNAL \breg|breg~1870_combout\ : std_logic;
SIGNAL \breg|breg~1871_combout\ : std_logic;
SIGNAL \breg|breg~1872_combout\ : std_logic;
SIGNAL \breg|breg~1873_combout\ : std_logic;
SIGNAL \breg|breg~1874_combout\ : std_logic;
SIGNAL \breg|breg~1875_combout\ : std_logic;
SIGNAL \breg|breg~1876_combout\ : std_logic;
SIGNAL \breg|breg~1877_combout\ : std_logic;
SIGNAL \breg|breg~1878_combout\ : std_logic;
SIGNAL \breg|breg~1879_combout\ : std_logic;
SIGNAL \breg|breg~1890_combout\ : std_logic;
SIGNAL \breg|breg~1891_combout\ : std_logic;
SIGNAL \breg|breg~1894_combout\ : std_logic;
SIGNAL \breg|breg~1895_combout\ : std_logic;
SIGNAL \breg|breg~1900_combout\ : std_logic;
SIGNAL \breg|breg~1902_combout\ : std_logic;
SIGNAL \breg|breg~1903_combout\ : std_logic;
SIGNAL \breg|breg~1910_combout\ : std_logic;
SIGNAL \breg|breg~1911_combout\ : std_logic;
SIGNAL \breg|breg~1932_combout\ : std_logic;
SIGNAL \breg|breg~1933_combout\ : std_logic;
SIGNAL \breg|breg~1937_combout\ : std_logic;
SIGNAL \breg|breg~1938_combout\ : std_logic;
SIGNAL \breg|breg~1940_combout\ : std_logic;
SIGNAL \breg|breg~1941_combout\ : std_logic;
SIGNAL \breg|breg~1942_combout\ : std_logic;
SIGNAL \breg|breg~1943_combout\ : std_logic;
SIGNAL \breg|breg~1944_combout\ : std_logic;
SIGNAL \breg|breg~1945_combout\ : std_logic;
SIGNAL \breg|breg~1946_combout\ : std_logic;
SIGNAL \breg|breg~1947_combout\ : std_logic;
SIGNAL \breg|breg~1948_combout\ : std_logic;
SIGNAL \breg|breg~1949_combout\ : std_logic;
SIGNAL \breg|breg~1970_combout\ : std_logic;
SIGNAL \breg|breg~1971_combout\ : std_logic;
SIGNAL \breg|breg~1972_combout\ : std_logic;
SIGNAL \breg|breg~1973_combout\ : std_logic;
SIGNAL \breg|breg~1974_combout\ : std_logic;
SIGNAL \breg|breg~1975_combout\ : std_logic;
SIGNAL \breg|breg~1976_combout\ : std_logic;
SIGNAL \breg|breg~1977_combout\ : std_logic;
SIGNAL \breg|breg~1978_combout\ : std_logic;
SIGNAL \breg|breg~1979_combout\ : std_logic;
SIGNAL \breg|breg~2000_combout\ : std_logic;
SIGNAL \breg|breg~2001_combout\ : std_logic;
SIGNAL \breg|breg~2010_combout\ : std_logic;
SIGNAL \breg|breg~2014_combout\ : std_logic;
SIGNAL \breg|breg~2017_combout\ : std_logic;
SIGNAL \breg|breg~2018_combout\ : std_logic;
SIGNAL \breg|breg~2022_combout\ : std_logic;
SIGNAL \breg|breg~2023_combout\ : std_logic;
SIGNAL \breg|breg~2024_combout\ : std_logic;
SIGNAL \breg|breg~2025_combout\ : std_logic;
SIGNAL \breg|breg~2026_combout\ : std_logic;
SIGNAL \breg|breg~2034_combout\ : std_logic;
SIGNAL \breg|breg~2037_combout\ : std_logic;
SIGNAL \breg|breg~2057_combout\ : std_logic;
SIGNAL \breg|breg~2058_combout\ : std_logic;
SIGNAL \breg|breg~2070_combout\ : std_logic;
SIGNAL \breg|breg~2071_combout\ : std_logic;
SIGNAL \breg|breg~2077_combout\ : std_logic;
SIGNAL \breg|breg~2097_combout\ : std_logic;
SIGNAL \breg|breg~2100_combout\ : std_logic;
SIGNAL \breg|breg~2101_combout\ : std_logic;
SIGNAL \breg|breg~2117_combout\ : std_logic;
SIGNAL \breg|breg~2118_combout\ : std_logic;
SIGNAL \breg|breg~2120_combout\ : std_logic;
SIGNAL \breg|breg~2121_combout\ : std_logic;
SIGNAL \breg|breg~2140_combout\ : std_logic;
SIGNAL \breg|breg~2141_combout\ : std_logic;
SIGNAL \breg|breg~2144_combout\ : std_logic;
SIGNAL \breg|breg~2145_combout\ : std_logic;
SIGNAL \breg|breg~2210_combout\ : std_logic;
SIGNAL \breg|breg~2211_combout\ : std_logic;
SIGNAL \breg|breg~2212_combout\ : std_logic;
SIGNAL \breg|breg~2213_combout\ : std_logic;
SIGNAL \breg|breg~2214_combout\ : std_logic;
SIGNAL \breg|breg~2215_combout\ : std_logic;
SIGNAL \breg|breg~2216_combout\ : std_logic;
SIGNAL \breg|breg~2217_combout\ : std_logic;
SIGNAL \breg|breg~2218_combout\ : std_logic;
SIGNAL \breg|breg~2219_combout\ : std_logic;
SIGNAL \breg|breg~2237_combout\ : std_logic;
SIGNAL \breg|breg~2240_combout\ : std_logic;
SIGNAL \breg|breg~2247_combout\ : std_logic;
SIGNAL \breg|breg~2248_combout\ : std_logic;
SIGNAL \breg|breg~2252_combout\ : std_logic;
SIGNAL \breg|breg~2267_combout\ : std_logic;
SIGNAL \breg|breg~2268_combout\ : std_logic;
SIGNAL \breg|breg~2270_combout\ : std_logic;
SIGNAL \breg|breg~2271_combout\ : std_logic;
SIGNAL \breg|breg~2277_combout\ : std_logic;
SIGNAL \breg|breg~2287_combout\ : std_logic;
SIGNAL \breg|breg~2290_combout\ : std_logic;
SIGNAL \breg|breg~2291_combout\ : std_logic;
SIGNAL \breg|breg~2294_combout\ : std_logic;
SIGNAL \breg|breg~2295_combout\ : std_logic;
SIGNAL \breg|breg~2317_combout\ : std_logic;
SIGNAL \breg|breg~2327_combout\ : std_logic;
SIGNAL \breg|breg~2352_combout\ : std_logic;
SIGNAL \breg|breg~2353_combout\ : std_logic;
SIGNAL \breg|breg~2354_combout\ : std_logic;
SIGNAL \breg|breg~2355_combout\ : std_logic;
SIGNAL \breg|breg~2356_combout\ : std_logic;
SIGNAL \controle|Equal16~0_combout\ : std_logic;
SIGNAL \ula|Mux31~9_combout\ : std_logic;
SIGNAL \ula|Mux25~9_combout\ : std_logic;
SIGNAL \ula|Mux22~12_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~79_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \clk_mem~combout\ : std_logic;
SIGNAL \clk_mem~clkctrl_outclk\ : std_logic;
SIGNAL \sumPC|sumPC_out[0]~1\ : std_logic;
SIGNAL \sumPC|sumPC_out[1]~3\ : std_logic;
SIGNAL \sumPC|sumPC_out[2]~5\ : std_logic;
SIGNAL \sumPC|sumPC_out[3]~6_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[3]~7\ : std_logic;
SIGNAL \sumPC|sumPC_out[4]~9\ : std_logic;
SIGNAL \sumPC|sumPC_out[5]~11\ : std_logic;
SIGNAL \sumPC|sumPC_out[6]~13\ : std_logic;
SIGNAL \sumPC|sumPC_out[7]~15\ : std_logic;
SIGNAL \sumPC|sumPC_out[8]~17\ : std_logic;
SIGNAL \sumPC|sumPC_out[9]~18_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[7]~14_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[6]~12_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[2]~4_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[2]~1\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[3]~3\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[4]~5\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[5]~7\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[6]~9\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[7]~11\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[8]~13\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[9]~14_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[9]~7_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[9]~9_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[8]~12_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[8]~6_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[8]~8_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[7]~10_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[7]~5_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[7]~7_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[6]~8_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[6]~4_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[6]~6_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[5]~10_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[5]~6_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[5]~3_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[5]~5_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[4]~4_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[4]~8_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[4]~2_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[4]~4_combout\ : std_logic;
SIGNAL \controle|Equal4~0_combout\ : std_logic;
SIGNAL \controle|Equal8~0_combout\ : std_logic;
SIGNAL \controle|controles[9]~4_combout\ : std_logic;
SIGNAL \controle|controles[9]~4clkctrl_outclk\ : std_logic;
SIGNAL \controle|Equal7~0_combout\ : std_logic;
SIGNAL \controle|controles[1]~2_combout\ : std_logic;
SIGNAL \controle|Equal3~0_combout\ : std_logic;
SIGNAL \controle|controles[1]~6_combout\ : std_logic;
SIGNAL \controle|controles[2]~5_combout\ : std_logic;
SIGNAL \controle|ctrula[0]~10_combout\ : std_logic;
SIGNAL \controle|ctrula[0]~11_combout\ : std_logic;
SIGNAL \controle|Equal9~1_combout\ : std_logic;
SIGNAL \controle|Equal5~0_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[25]~25_combout\ : std_logic;
SIGNAL \mux_regdst|WriteR[2]~2_combout\ : std_logic;
SIGNAL \mux_regdst|WriteR[1]~1_combout\ : std_logic;
SIGNAL \mux_regdst|WriteR[0]~0_combout\ : std_logic;
SIGNAL \breg|breg~1722_combout\ : std_logic;
SIGNAL \mux_regdst|WriteR[4]~4_combout\ : std_logic;
SIGNAL \controle|Equal4~1_combout\ : std_logic;
SIGNAL \controle|controles[6]~8_combout\ : std_logic;
SIGNAL \breg|breg~1759_combout\ : std_logic;
SIGNAL \breg|breg~255_regout\ : std_logic;
SIGNAL \breg|breg~1748_combout\ : std_logic;
SIGNAL \breg|breg~1761_combout\ : std_logic;
SIGNAL \breg|breg~287_regout\ : std_logic;
SIGNAL \breg|breg~1732_combout\ : std_logic;
SIGNAL \breg|breg~1758_combout\ : std_logic;
SIGNAL \breg|breg~223_regout\ : std_logic;
SIGNAL \breg|breg~1738_combout\ : std_logic;
SIGNAL \breg|breg~1760_combout\ : std_logic;
SIGNAL \breg|breg~191_regout\ : std_logic;
SIGNAL \breg|breg~1272_combout\ : std_logic;
SIGNAL \breg|breg~1273_combout\ : std_logic;
SIGNAL \breg|breg~1752_combout\ : std_logic;
SIGNAL \breg|breg~1769_combout\ : std_logic;
SIGNAL \breg|breg~543_regout\ : std_logic;
SIGNAL \mux_regdst|WriteR[3]~3_combout\ : std_logic;
SIGNAL \breg|breg~1728_combout\ : std_logic;
SIGNAL \breg|breg~1767_combout\ : std_logic;
SIGNAL \breg|breg~511_regout\ : std_logic;
SIGNAL \breg|breg~1736_combout\ : std_logic;
SIGNAL \breg|breg~1766_combout\ : std_logic;
SIGNAL \breg|breg~479_regout\ : std_logic;
SIGNAL \breg|breg~1279_combout\ : std_logic;
SIGNAL \breg|breg~1280_combout\ : std_logic;
SIGNAL \breg|breg~1281_combout\ : std_logic;
SIGNAL \breg|Equal0~0_combout\ : std_logic;
SIGNAL \controle|controles[11]~0_combout\ : std_logic;
SIGNAL \controle|controles[11]~1_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[30]~6_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[30]~5_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[25]~12_combout\ : std_logic;
SIGNAL \controle|comb~0_combout\ : std_logic;
SIGNAL \controle|comb~1_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[31]~1_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\ : std_logic;
SIGNAL \breg|breg~1723_combout\ : std_logic;
SIGNAL \breg|breg~767_regout\ : std_logic;
SIGNAL \breg|breg~1727_combout\ : std_logic;
SIGNAL \breg|breg~639_regout\ : std_logic;
SIGNAL \breg|breg~2032_combout\ : std_logic;
SIGNAL \breg|breg~1729_combout\ : std_logic;
SIGNAL \breg|breg~1023_regout\ : std_logic;
SIGNAL \breg|breg~1724_combout\ : std_logic;
SIGNAL \breg|breg~1725_combout\ : std_logic;
SIGNAL \breg|breg~895_regout\ : std_logic;
SIGNAL \breg|breg~2033_combout\ : std_logic;
SIGNAL \breg|breg~1740_combout\ : std_logic;
SIGNAL \breg|breg~1741_combout\ : std_logic;
SIGNAL \breg|breg~831_regout\ : std_logic;
SIGNAL \breg|breg~1744_combout\ : std_logic;
SIGNAL \breg|breg~1745_combout\ : std_logic;
SIGNAL \breg|breg~959_regout\ : std_logic;
SIGNAL \breg|breg~2035_combout\ : std_logic;
SIGNAL \breg|breg~2036_combout\ : std_logic;
SIGNAL \breg|breg~1749_combout\ : std_logic;
SIGNAL \breg|breg~799_regout\ : std_logic;
SIGNAL \breg|breg~1753_combout\ : std_logic;
SIGNAL \breg|breg~1055_regout\ : std_logic;
SIGNAL \breg|breg~2038_combout\ : std_logic;
SIGNAL \breg|breg~1733_combout\ : std_logic;
SIGNAL \breg|breg~735_regout\ : std_logic;
SIGNAL \breg|breg~1737_combout\ : std_logic;
SIGNAL \breg|breg~991_regout\ : std_logic;
SIGNAL \breg|breg~1734_combout\ : std_logic;
SIGNAL \breg|breg~1735_combout\ : std_logic;
SIGNAL \breg|breg~607_regout\ : std_logic;
SIGNAL \breg|breg~1731_combout\ : std_logic;
SIGNAL \breg|breg~863_regout\ : std_logic;
SIGNAL \breg|breg~2030_combout\ : std_logic;
SIGNAL \breg|breg~2031_combout\ : std_logic;
SIGNAL \breg|breg~2039_combout\ : std_logic;
SIGNAL \breg|breg~1746_combout\ : std_logic;
SIGNAL \breg|breg~1757_combout\ : std_logic;
SIGNAL \breg|breg~415_regout\ : std_logic;
SIGNAL \breg|breg~1756_combout\ : std_logic;
SIGNAL \breg|breg~319_regout\ : std_logic;
SIGNAL \breg|breg~1754_combout\ : std_logic;
SIGNAL \breg|breg~383_regout\ : std_logic;
SIGNAL \breg|breg~2042_combout\ : std_logic;
SIGNAL \breg|breg~2043_combout\ : std_logic;
SIGNAL \breg|breg~1763_combout\ : std_logic;
SIGNAL \breg|breg~95_regout\ : std_logic;
SIGNAL \breg|breg~1750_combout\ : std_logic;
SIGNAL \breg|breg~1765_combout\ : std_logic;
SIGNAL \breg|breg~159_regout\ : std_logic;
SIGNAL \breg|breg~1764_combout\ : std_logic;
SIGNAL \breg|breg~63_regout\ : std_logic;
SIGNAL \breg|breg~1762_combout\ : std_logic;
SIGNAL \breg|breg~127_regout\ : std_logic;
SIGNAL \breg|breg~2044_combout\ : std_logic;
SIGNAL \breg|breg~2045_combout\ : std_logic;
SIGNAL \breg|breg~2046_combout\ : std_logic;
SIGNAL \breg|breg~2040_combout\ : std_logic;
SIGNAL \breg|breg~2041_combout\ : std_logic;
SIGNAL \breg|breg~1768_combout\ : std_logic;
SIGNAL \breg|breg~447_regout\ : std_logic;
SIGNAL \breg|breg~2047_combout\ : std_logic;
SIGNAL \breg|breg~2048_combout\ : std_logic;
SIGNAL \breg|breg~2049_combout\ : std_logic;
SIGNAL \breg|regB[25]~14_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[25]~15_combout\ : std_logic;
SIGNAL \ula|a32~35_combout\ : std_logic;
SIGNAL \breg|Equal1~0_combout\ : std_logic;
SIGNAL \breg|breg~1739_combout\ : std_logic;
SIGNAL \breg|breg~678_regout\ : std_logic;
SIGNAL \breg|breg~806_regout\ : std_logic;
SIGNAL \breg|breg~1743_combout\ : std_logic;
SIGNAL \breg|breg~550_regout\ : std_logic;
SIGNAL \breg|breg~1706_combout\ : std_logic;
SIGNAL \breg|breg~1707_combout\ : std_logic;
SIGNAL \breg|breg~1708_combout\ : std_logic;
SIGNAL \breg|breg~1030_regout\ : std_logic;
SIGNAL \breg|breg~1747_combout\ : std_logic;
SIGNAL \breg|breg~902_regout\ : std_logic;
SIGNAL \breg|breg~774_regout\ : std_logic;
SIGNAL \breg|breg~1751_combout\ : std_logic;
SIGNAL \breg|breg~646_regout\ : std_logic;
SIGNAL \breg|breg~1709_combout\ : std_logic;
SIGNAL \breg|breg~1710_combout\ : std_logic;
SIGNAL \breg|breg~998_regout\ : std_logic;
SIGNAL \breg|breg~742_regout\ : std_logic;
SIGNAL \breg|breg~870_regout\ : std_logic;
SIGNAL \breg|breg~614_regout\ : std_logic;
SIGNAL \breg|breg~1702_combout\ : std_logic;
SIGNAL \breg|breg~1703_combout\ : std_logic;
SIGNAL \breg|breg~1711_combout\ : std_logic;
SIGNAL \breg|breg~230_regout\ : std_logic;
SIGNAL \breg|breg~166_regout\ : std_logic;
SIGNAL \breg|breg~1714_combout\ : std_logic;
SIGNAL \breg|breg~1715_combout\ : std_logic;
SIGNAL \breg|breg~38_regout\ : std_logic;
SIGNAL \breg|breg~70_regout\ : std_logic;
SIGNAL \breg|breg~1716_combout\ : std_logic;
SIGNAL \breg|breg~134_regout\ : std_logic;
SIGNAL \breg|breg~102_regout\ : std_logic;
SIGNAL \breg|breg~1717_combout\ : std_logic;
SIGNAL \breg|breg~1718_combout\ : std_logic;
SIGNAL \breg|breg~454_regout\ : std_logic;
SIGNAL \breg|breg~518_regout\ : std_logic;
SIGNAL \breg|breg~1720_combout\ : std_logic;
SIGNAL \breg|breg~390_regout\ : std_logic;
SIGNAL \breg|breg~358_regout\ : std_logic;
SIGNAL \breg|breg~1713_combout\ : std_logic;
SIGNAL \breg|breg~1721_combout\ : std_logic;
SIGNAL \breg|regB[0]~0_combout\ : std_logic;
SIGNAL \controle|ctrula[3]~6_combout\ : std_logic;
SIGNAL \controle|ctrula[3]~12_combout\ : std_logic;
SIGNAL \controle|ctrula[3]~15_combout\ : std_logic;
SIGNAL \controle|ctrula[2]~7_combout\ : std_logic;
SIGNAL \ula|Mux29~16_combout\ : std_logic;
SIGNAL \ula|Mux29~29_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~22_combout\ : std_logic;
SIGNAL \breg|breg~263_regout\ : std_logic;
SIGNAL \breg|breg~231_regout\ : std_logic;
SIGNAL \breg|breg~167_regout\ : std_logic;
SIGNAL \breg|breg~199_regout\ : std_logic;
SIGNAL \breg|breg~2260_combout\ : std_logic;
SIGNAL \breg|breg~2261_combout\ : std_logic;
SIGNAL \breg|breg~391_regout\ : std_logic;
SIGNAL \breg|breg~1755_combout\ : std_logic;
SIGNAL \breg|breg~327_regout\ : std_logic;
SIGNAL \breg|breg~295_regout\ : std_logic;
SIGNAL \breg|breg~359_regout\ : std_logic;
SIGNAL \breg|breg~2262_combout\ : std_logic;
SIGNAL \breg|breg~2263_combout\ : std_logic;
SIGNAL \breg|breg~135_regout\ : std_logic;
SIGNAL \breg|breg~71_regout\ : std_logic;
SIGNAL \breg|breg~39_regout\ : std_logic;
SIGNAL \breg|breg~103_regout\ : std_logic;
SIGNAL \breg|breg~2264_combout\ : std_logic;
SIGNAL \breg|breg~2265_combout\ : std_logic;
SIGNAL \breg|breg~2266_combout\ : std_logic;
SIGNAL \breg|breg~2269_combout\ : std_logic;
SIGNAL \breg|breg~903_regout\ : std_logic;
SIGNAL \breg|breg~2257_combout\ : std_logic;
SIGNAL \breg|breg~1031_regout\ : std_logic;
SIGNAL \breg|breg~775_regout\ : std_logic;
SIGNAL \breg|breg~2258_combout\ : std_logic;
SIGNAL \breg|breg~967_regout\ : std_logic;
SIGNAL \breg|breg~711_regout\ : std_logic;
SIGNAL \breg|breg~839_regout\ : std_logic;
SIGNAL \breg|breg~583_regout\ : std_logic;
SIGNAL \breg|breg~2250_combout\ : std_logic;
SIGNAL \breg|breg~2251_combout\ : std_logic;
SIGNAL \breg|breg~871_regout\ : std_logic;
SIGNAL \breg|breg~999_regout\ : std_logic;
SIGNAL \breg|breg~2253_combout\ : std_logic;
SIGNAL \breg|breg~807_regout\ : std_logic;
SIGNAL \breg|breg~679_regout\ : std_logic;
SIGNAL \breg|breg~551_regout\ : std_logic;
SIGNAL \breg|breg~2254_combout\ : std_logic;
SIGNAL \breg|breg~2255_combout\ : std_logic;
SIGNAL \breg|breg~2256_combout\ : std_logic;
SIGNAL \breg|breg~2259_combout\ : std_logic;
SIGNAL \breg|regB[1]~25_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[2]~2_combout\ : std_logic;
SIGNAL \breg|breg~840_regout\ : std_logic;
SIGNAL \breg|breg~968_regout\ : std_logic;
SIGNAL \breg|breg~584_regout\ : std_logic;
SIGNAL \breg|breg~712_regout\ : std_logic;
SIGNAL \breg|breg~2292_combout\ : std_logic;
SIGNAL \breg|breg~2293_combout\ : std_logic;
SIGNAL \breg|breg~2296_combout\ : std_logic;
SIGNAL \breg|breg~1032_regout\ : std_logic;
SIGNAL \breg|breg~904_regout\ : std_logic;
SIGNAL \breg|breg~776_regout\ : std_logic;
SIGNAL \breg|breg~648_regout\ : std_logic;
SIGNAL \breg|breg~2297_combout\ : std_logic;
SIGNAL \breg|breg~2298_combout\ : std_logic;
SIGNAL \breg|breg~2299_combout\ : std_logic;
SIGNAL \breg|breg~392_regout\ : std_logic;
SIGNAL \breg|breg~360_regout\ : std_logic;
SIGNAL \breg|breg~328_regout\ : std_logic;
SIGNAL \breg|breg~296_regout\ : std_logic;
SIGNAL \breg|breg~2300_combout\ : std_logic;
SIGNAL \breg|breg~2301_combout\ : std_logic;
SIGNAL \breg|breg~488_regout\ : std_logic;
SIGNAL \breg|breg~2307_combout\ : std_logic;
SIGNAL \breg|breg~456_regout\ : std_logic;
SIGNAL \breg|breg~2308_combout\ : std_logic;
SIGNAL \breg|breg~104_regout\ : std_logic;
SIGNAL \breg|breg~40_regout\ : std_logic;
SIGNAL \breg|breg~72_regout\ : std_logic;
SIGNAL \breg|breg~2304_combout\ : std_logic;
SIGNAL \breg|breg~2305_combout\ : std_logic;
SIGNAL \breg|breg~200_regout\ : std_logic;
SIGNAL \breg|breg~168_regout\ : std_logic;
SIGNAL \breg|breg~232_regout\ : std_logic;
SIGNAL \breg|breg~2302_combout\ : std_logic;
SIGNAL \breg|breg~2303_combout\ : std_logic;
SIGNAL \breg|breg~2306_combout\ : std_logic;
SIGNAL \breg|breg~2309_combout\ : std_logic;
SIGNAL \breg|regB[2]~27_combout\ : std_logic;
SIGNAL \breg|breg~842_regout\ : std_logic;
SIGNAL \breg|breg~970_regout\ : std_logic;
SIGNAL \breg|breg~586_regout\ : std_logic;
SIGNAL \breg|breg~714_regout\ : std_logic;
SIGNAL \breg|breg~2232_combout\ : std_logic;
SIGNAL \breg|breg~2233_combout\ : std_logic;
SIGNAL \breg|breg~938_regout\ : std_logic;
SIGNAL \breg|breg~682_regout\ : std_logic;
SIGNAL \breg|breg~554_regout\ : std_logic;
SIGNAL \breg|breg~2234_combout\ : std_logic;
SIGNAL \breg|breg~2235_combout\ : std_logic;
SIGNAL \breg|breg~2236_combout\ : std_logic;
SIGNAL \breg|breg~874_regout\ : std_logic;
SIGNAL \breg|breg~2230_combout\ : std_logic;
SIGNAL \breg|breg~1002_regout\ : std_logic;
SIGNAL \breg|breg~746_regout\ : std_logic;
SIGNAL \breg|breg~2231_combout\ : std_logic;
SIGNAL \breg|breg~906_regout\ : std_logic;
SIGNAL \breg|breg~1034_regout\ : std_logic;
SIGNAL \breg|breg~2238_combout\ : std_logic;
SIGNAL \breg|breg~2239_combout\ : std_logic;
SIGNAL \breg|breg~394_regout\ : std_logic;
SIGNAL \breg|breg~362_regout\ : std_logic;
SIGNAL \breg|breg~2241_combout\ : std_logic;
SIGNAL \breg|breg~202_regout\ : std_logic;
SIGNAL \breg|breg~170_regout\ : std_logic;
SIGNAL \breg|breg~2242_combout\ : std_logic;
SIGNAL \breg|breg~2243_combout\ : std_logic;
SIGNAL \breg|breg~106_regout\ : std_logic;
SIGNAL \breg|breg~42_regout\ : std_logic;
SIGNAL \breg|breg~74_regout\ : std_logic;
SIGNAL \breg|breg~2244_combout\ : std_logic;
SIGNAL \breg|breg~2245_combout\ : std_logic;
SIGNAL \breg|breg~2246_combout\ : std_logic;
SIGNAL \breg|breg~2249_combout\ : std_logic;
SIGNAL \breg|regB[4]~24_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[6]~6_combout\ : std_logic;
SIGNAL \breg|breg~940_regout\ : std_logic;
SIGNAL \breg|breg~684_regout\ : std_logic;
SIGNAL \breg|breg~556_regout\ : std_logic;
SIGNAL \breg|breg~2194_combout\ : std_logic;
SIGNAL \breg|breg~2195_combout\ : std_logic;
SIGNAL \breg|breg~844_regout\ : std_logic;
SIGNAL \breg|breg~588_regout\ : std_logic;
SIGNAL \breg|breg~716_regout\ : std_logic;
SIGNAL \breg|breg~2192_combout\ : std_logic;
SIGNAL \breg|breg~2193_combout\ : std_logic;
SIGNAL \breg|breg~2196_combout\ : std_logic;
SIGNAL \breg|breg~1004_regout\ : std_logic;
SIGNAL \breg|breg~876_regout\ : std_logic;
SIGNAL \breg|breg~620_regout\ : std_logic;
SIGNAL \breg|breg~2190_combout\ : std_logic;
SIGNAL \breg|breg~2191_combout\ : std_logic;
SIGNAL \breg|breg~1036_regout\ : std_logic;
SIGNAL \breg|breg~780_regout\ : std_logic;
SIGNAL \breg|breg~652_regout\ : std_logic;
SIGNAL \breg|breg~2197_combout\ : std_logic;
SIGNAL \breg|breg~2198_combout\ : std_logic;
SIGNAL \breg|breg~2199_combout\ : std_logic;
SIGNAL \breg|breg~332_regout\ : std_logic;
SIGNAL \breg|breg~2200_combout\ : std_logic;
SIGNAL \breg|breg~364_regout\ : std_logic;
SIGNAL \breg|breg~2201_combout\ : std_logic;
SIGNAL \breg|breg~460_regout\ : std_logic;
SIGNAL \breg|breg~524_regout\ : std_logic;
SIGNAL \breg|breg~492_regout\ : std_logic;
SIGNAL \breg|breg~2207_combout\ : std_logic;
SIGNAL \breg|breg~2208_combout\ : std_logic;
SIGNAL \breg|breg~44_regout\ : std_logic;
SIGNAL \breg|breg~76_regout\ : std_logic;
SIGNAL \breg|breg~2204_combout\ : std_logic;
SIGNAL \breg|breg~140_regout\ : std_logic;
SIGNAL \breg|breg~108_regout\ : std_logic;
SIGNAL \breg|breg~2205_combout\ : std_logic;
SIGNAL \breg|breg~204_regout\ : std_logic;
SIGNAL \breg|breg~268_regout\ : std_logic;
SIGNAL \breg|breg~172_regout\ : std_logic;
SIGNAL \breg|breg~236_regout\ : std_logic;
SIGNAL \breg|breg~2202_combout\ : std_logic;
SIGNAL \breg|breg~2203_combout\ : std_logic;
SIGNAL \breg|breg~2206_combout\ : std_logic;
SIGNAL \breg|breg~2209_combout\ : std_logic;
SIGNAL \breg|regB[6]~22_combout\ : std_logic;
SIGNAL \breg|breg~975_regout\ : std_logic;
SIGNAL \breg|breg~847_regout\ : std_logic;
SIGNAL \breg|breg~2330_combout\ : std_logic;
SIGNAL \breg|breg~2331_combout\ : std_logic;
SIGNAL \breg|breg~1039_regout\ : std_logic;
SIGNAL \breg|breg~783_regout\ : std_logic;
SIGNAL \breg|breg~655_regout\ : std_logic;
SIGNAL \breg|breg~911_regout\ : std_logic;
SIGNAL \breg|breg~2337_combout\ : std_logic;
SIGNAL \breg|breg~2338_combout\ : std_logic;
SIGNAL \breg|breg~623_regout\ : std_logic;
SIGNAL \breg|breg~2332_combout\ : std_logic;
SIGNAL \breg|breg~1007_regout\ : std_logic;
SIGNAL \breg|breg~2333_combout\ : std_logic;
SIGNAL \breg|breg~943_regout\ : std_logic;
SIGNAL \breg|breg~815_regout\ : std_logic;
SIGNAL \breg|breg~559_regout\ : std_logic;
SIGNAL \breg|breg~687_regout\ : std_logic;
SIGNAL \breg|breg~2334_combout\ : std_logic;
SIGNAL \breg|breg~2335_combout\ : std_logic;
SIGNAL \breg|breg~2336_combout\ : std_logic;
SIGNAL \breg|breg~2339_combout\ : std_logic;
SIGNAL \breg|breg~495_regout\ : std_logic;
SIGNAL \breg|breg~527_regout\ : std_logic;
SIGNAL \breg|breg~431_regout\ : std_logic;
SIGNAL \breg|breg~463_regout\ : std_logic;
SIGNAL \breg|breg~2347_combout\ : std_logic;
SIGNAL \breg|breg~2348_combout\ : std_logic;
SIGNAL \breg|breg~79_regout\ : std_logic;
SIGNAL \breg|breg~47_regout\ : std_logic;
SIGNAL \breg|breg~111_regout\ : std_logic;
SIGNAL \breg|breg~2344_combout\ : std_logic;
SIGNAL \breg|breg~2345_combout\ : std_logic;
SIGNAL \breg|breg~335_regout\ : std_logic;
SIGNAL \breg|breg~399_regout\ : std_logic;
SIGNAL \breg|breg~303_regout\ : std_logic;
SIGNAL \breg|breg~367_regout\ : std_logic;
SIGNAL \breg|breg~2342_combout\ : std_logic;
SIGNAL \breg|breg~2343_combout\ : std_logic;
SIGNAL \breg|breg~2346_combout\ : std_logic;
SIGNAL \breg|breg~271_regout\ : std_logic;
SIGNAL \breg|breg~239_regout\ : std_logic;
SIGNAL \breg|breg~175_regout\ : std_logic;
SIGNAL \breg|breg~207_regout\ : std_logic;
SIGNAL \breg|breg~2340_combout\ : std_logic;
SIGNAL \breg|breg~2341_combout\ : std_logic;
SIGNAL \breg|breg~2349_combout\ : std_logic;
SIGNAL \breg|regB[9]~29_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[11]~29_combout\ : std_logic;
SIGNAL \breg|breg~337_regout\ : std_logic;
SIGNAL \breg|breg~401_regout\ : std_logic;
SIGNAL \breg|breg~1555_combout\ : std_logic;
SIGNAL \breg|breg~145_regout\ : std_logic;
SIGNAL \breg|breg~113_regout\ : std_logic;
SIGNAL \breg|breg~49_regout\ : std_logic;
SIGNAL \breg|breg~1556_combout\ : std_logic;
SIGNAL \breg|breg~1557_combout\ : std_logic;
SIGNAL \breg|breg~1558_combout\ : std_logic;
SIGNAL \breg|breg~529_regout\ : std_logic;
SIGNAL \breg|breg~497_regout\ : std_logic;
SIGNAL \breg|breg~465_regout\ : std_logic;
SIGNAL \breg|breg~433_regout\ : std_logic;
SIGNAL \breg|breg~1559_combout\ : std_logic;
SIGNAL \breg|breg~1560_combout\ : std_logic;
SIGNAL \breg|breg~1561_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[11]~26_combout\ : std_logic;
SIGNAL \ula|a32~19_combout\ : std_logic;
SIGNAL \breg|breg~1132_combout\ : std_logic;
SIGNAL \breg|breg~1133_combout\ : std_logic;
SIGNAL \breg|breg~264_regout\ : std_logic;
SIGNAL \breg|breg~1134_combout\ : std_logic;
SIGNAL \breg|breg~1135_combout\ : std_logic;
SIGNAL \breg|breg~136_regout\ : std_logic;
SIGNAL \breg|breg~1136_combout\ : std_logic;
SIGNAL \breg|breg~1137_combout\ : std_logic;
SIGNAL \breg|breg~1138_combout\ : std_logic;
SIGNAL \breg|breg~1141_combout\ : std_logic;
SIGNAL \breg|breg~1000_regout\ : std_logic;
SIGNAL \breg|breg~616_regout\ : std_logic;
SIGNAL \breg|breg~1122_combout\ : std_logic;
SIGNAL \breg|breg~1123_combout\ : std_logic;
SIGNAL \breg|breg~680_regout\ : std_logic;
SIGNAL \breg|breg~936_regout\ : std_logic;
SIGNAL \breg|breg~808_regout\ : std_logic;
SIGNAL \breg|breg~552_regout\ : std_logic;
SIGNAL \breg|breg~1126_combout\ : std_logic;
SIGNAL \breg|breg~1127_combout\ : std_logic;
SIGNAL \breg|breg~1128_combout\ : std_logic;
SIGNAL \breg|breg~1130_combout\ : std_logic;
SIGNAL \breg|breg~1131_combout\ : std_logic;
SIGNAL \breg|regA[2]~3_combout\ : std_logic;
SIGNAL \breg|breg~329_regout\ : std_logic;
SIGNAL \breg|breg~393_regout\ : std_logic;
SIGNAL \breg|breg~361_regout\ : std_logic;
SIGNAL \breg|breg~297_regout\ : std_logic;
SIGNAL \breg|breg~1154_combout\ : std_logic;
SIGNAL \breg|breg~1155_combout\ : std_logic;
SIGNAL \breg|breg~1158_combout\ : std_logic;
SIGNAL \breg|breg~489_regout\ : std_logic;
SIGNAL \breg|breg~425_regout\ : std_logic;
SIGNAL \breg|breg~1159_combout\ : std_logic;
SIGNAL \breg|breg~1160_combout\ : std_logic;
SIGNAL \breg|breg~265_regout\ : std_logic;
SIGNAL \breg|breg~201_regout\ : std_logic;
SIGNAL \breg|breg~169_regout\ : std_logic;
SIGNAL \breg|breg~1152_combout\ : std_logic;
SIGNAL \breg|breg~1153_combout\ : std_logic;
SIGNAL \breg|breg~1161_combout\ : std_logic;
SIGNAL \breg|breg~777_regout\ : std_logic;
SIGNAL \breg|breg~905_regout\ : std_logic;
SIGNAL \breg|breg~649_regout\ : std_logic;
SIGNAL \breg|breg~1149_combout\ : std_logic;
SIGNAL \breg|breg~1150_combout\ : std_logic;
SIGNAL \breg|breg~969_regout\ : std_logic;
SIGNAL \breg|breg~713_regout\ : std_logic;
SIGNAL \breg|breg~1143_combout\ : std_logic;
SIGNAL \breg|breg~937_regout\ : std_logic;
SIGNAL \breg|breg~809_regout\ : std_logic;
SIGNAL \breg|breg~681_regout\ : std_logic;
SIGNAL \breg|breg~553_regout\ : std_logic;
SIGNAL \breg|breg~1146_combout\ : std_logic;
SIGNAL \breg|breg~1147_combout\ : std_logic;
SIGNAL \breg|breg~1001_regout\ : std_logic;
SIGNAL \breg|breg~873_regout\ : std_logic;
SIGNAL \breg|breg~617_regout\ : std_logic;
SIGNAL \breg|breg~745_regout\ : std_logic;
SIGNAL \breg|breg~1144_combout\ : std_logic;
SIGNAL \breg|breg~1145_combout\ : std_logic;
SIGNAL \breg|breg~1148_combout\ : std_logic;
SIGNAL \breg|breg~1151_combout\ : std_logic;
SIGNAL \breg|regA[3]~4_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[3]~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~78_combout\ : std_logic;
SIGNAL \controle|ctrula[2]~9_combout\ : std_logic;
SIGNAL \controle|ctrula[2]~14_combout\ : std_logic;
SIGNAL \ula|Mux8~0_combout\ : std_logic;
SIGNAL \breg|breg~281_regout\ : std_logic;
SIGNAL \breg|breg~217_regout\ : std_logic;
SIGNAL \breg|breg~185_regout\ : std_logic;
SIGNAL \breg|breg~1392_combout\ : std_logic;
SIGNAL \breg|breg~1393_combout\ : std_logic;
SIGNAL \breg|breg~505_regout\ : std_logic;
SIGNAL \breg|breg~473_regout\ : std_logic;
SIGNAL \breg|breg~1399_combout\ : std_logic;
SIGNAL \breg|breg~1400_combout\ : std_logic;
SIGNAL \breg|breg~409_regout\ : std_logic;
SIGNAL \breg|breg~345_regout\ : std_logic;
SIGNAL \breg|breg~1395_combout\ : std_logic;
SIGNAL \breg|breg~153_regout\ : std_logic;
SIGNAL \breg|breg~121_regout\ : std_logic;
SIGNAL \breg|breg~57_regout\ : std_logic;
SIGNAL \breg|breg~1396_combout\ : std_logic;
SIGNAL \breg|breg~1397_combout\ : std_logic;
SIGNAL \breg|breg~1398_combout\ : std_logic;
SIGNAL \breg|breg~1401_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[19]~18_combout\ : std_logic;
SIGNAL \controle|ctrula[1]~13_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[2]~3_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[7]~22_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[5]~24_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[6]~23_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[4]~25_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \breg|breg~428_regout\ : std_logic;
SIGNAL \breg|breg~1659_combout\ : std_logic;
SIGNAL \breg|breg~1660_combout\ : std_logic;
SIGNAL \breg|breg~396_regout\ : std_logic;
SIGNAL \breg|breg~1653_combout\ : std_logic;
SIGNAL \breg|breg~1657_combout\ : std_logic;
SIGNAL \breg|breg~1654_combout\ : std_logic;
SIGNAL \breg|breg~1655_combout\ : std_logic;
SIGNAL \breg|breg~1658_combout\ : std_logic;
SIGNAL \breg|breg~1661_combout\ : std_logic;
SIGNAL \breg|breg~908_regout\ : std_logic;
SIGNAL \breg|breg~1649_combout\ : std_logic;
SIGNAL \breg|breg~1650_combout\ : std_logic;
SIGNAL \breg|breg~748_regout\ : std_logic;
SIGNAL \breg|breg~1642_combout\ : std_logic;
SIGNAL \breg|breg~1643_combout\ : std_logic;
SIGNAL \breg|breg~972_regout\ : std_logic;
SIGNAL \breg|breg~1645_combout\ : std_logic;
SIGNAL \breg|breg~812_regout\ : std_logic;
SIGNAL \breg|breg~1646_combout\ : std_logic;
SIGNAL \breg|breg~1647_combout\ : std_logic;
SIGNAL \breg|breg~1648_combout\ : std_logic;
SIGNAL \breg|breg~1651_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[6]~31_combout\ : std_logic;
SIGNAL \breg|breg~942_regout\ : std_logic;
SIGNAL \breg|breg~814_regout\ : std_logic;
SIGNAL \breg|breg~558_regout\ : std_logic;
SIGNAL \breg|breg~1606_combout\ : std_logic;
SIGNAL \breg|breg~1607_combout\ : std_logic;
SIGNAL \breg|breg~846_regout\ : std_logic;
SIGNAL \breg|breg~974_regout\ : std_logic;
SIGNAL \breg|breg~1605_combout\ : std_logic;
SIGNAL \breg|breg~1608_combout\ : std_logic;
SIGNAL \breg|breg~910_regout\ : std_logic;
SIGNAL \breg|breg~1038_regout\ : std_logic;
SIGNAL \breg|breg~1610_combout\ : std_logic;
SIGNAL \breg|breg~750_regout\ : std_logic;
SIGNAL \breg|breg~622_regout\ : std_logic;
SIGNAL \breg|breg~878_regout\ : std_logic;
SIGNAL \breg|breg~1602_combout\ : std_logic;
SIGNAL \breg|breg~1603_combout\ : std_logic;
SIGNAL \breg|breg~1611_combout\ : std_logic;
SIGNAL \breg|breg~526_regout\ : std_logic;
SIGNAL \breg|breg~494_regout\ : std_logic;
SIGNAL \breg|breg~430_regout\ : std_logic;
SIGNAL \breg|breg~1619_combout\ : std_logic;
SIGNAL \breg|breg~1620_combout\ : std_logic;
SIGNAL \breg|breg~270_regout\ : std_logic;
SIGNAL \breg|breg~206_regout\ : std_logic;
SIGNAL \breg|breg~238_regout\ : std_logic;
SIGNAL \breg|breg~174_regout\ : std_logic;
SIGNAL \breg|breg~1614_combout\ : std_logic;
SIGNAL \breg|breg~1615_combout\ : std_logic;
SIGNAL \breg|breg~110_regout\ : std_logic;
SIGNAL \breg|breg~142_regout\ : std_logic;
SIGNAL \breg|breg~78_regout\ : std_logic;
SIGNAL \breg|breg~46_regout\ : std_logic;
SIGNAL \breg|breg~1616_combout\ : std_logic;
SIGNAL \breg|breg~1617_combout\ : std_logic;
SIGNAL \breg|breg~1618_combout\ : std_logic;
SIGNAL \breg|breg~1621_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[8]~29_combout\ : std_logic;
SIGNAL \breg|breg~848_regout\ : std_logic;
SIGNAL \breg|breg~720_regout\ : std_logic;
SIGNAL \breg|breg~592_regout\ : std_logic;
SIGNAL \breg|breg~1564_combout\ : std_logic;
SIGNAL \breg|breg~1565_combout\ : std_logic;
SIGNAL \breg|breg~688_regout\ : std_logic;
SIGNAL \breg|breg~944_regout\ : std_logic;
SIGNAL \breg|breg~816_regout\ : std_logic;
SIGNAL \breg|breg~560_regout\ : std_logic;
SIGNAL \breg|breg~1566_combout\ : std_logic;
SIGNAL \breg|breg~1567_combout\ : std_logic;
SIGNAL \breg|breg~1568_combout\ : std_logic;
SIGNAL \breg|breg~912_regout\ : std_logic;
SIGNAL \breg|breg~656_regout\ : std_logic;
SIGNAL \breg|breg~784_regout\ : std_logic;
SIGNAL \breg|breg~1569_combout\ : std_logic;
SIGNAL \breg|breg~1570_combout\ : std_logic;
SIGNAL \breg|breg~1571_combout\ : std_logic;
SIGNAL \breg|breg~528_regout\ : std_logic;
SIGNAL \breg|breg~464_regout\ : std_logic;
SIGNAL \breg|breg~496_regout\ : std_logic;
SIGNAL \breg|breg~432_regout\ : std_logic;
SIGNAL \breg|breg~1579_combout\ : std_logic;
SIGNAL \breg|breg~1580_combout\ : std_logic;
SIGNAL \breg|breg~400_regout\ : std_logic;
SIGNAL \breg|breg~304_regout\ : std_logic;
SIGNAL \breg|breg~336_regout\ : std_logic;
SIGNAL \breg|breg~1572_combout\ : std_logic;
SIGNAL \breg|breg~1573_combout\ : std_logic;
SIGNAL \breg|breg~272_regout\ : std_logic;
SIGNAL \breg|breg~208_regout\ : std_logic;
SIGNAL \breg|breg~240_regout\ : std_logic;
SIGNAL \breg|breg~1574_combout\ : std_logic;
SIGNAL \breg|breg~1575_combout\ : std_logic;
SIGNAL \breg|breg~112_regout\ : std_logic;
SIGNAL \breg|breg~144_regout\ : std_logic;
SIGNAL \breg|breg~80_regout\ : std_logic;
SIGNAL \breg|breg~48_regout\ : std_logic;
SIGNAL \breg|breg~1576_combout\ : std_logic;
SIGNAL \breg|breg~1577_combout\ : std_logic;
SIGNAL \breg|breg~1578_combout\ : std_logic;
SIGNAL \breg|breg~1581_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[10]~27_combout\ : std_logic;
SIGNAL \breg|breg~653_regout\ : std_logic;
SIGNAL \breg|breg~909_regout\ : std_logic;
SIGNAL \breg|breg~1629_combout\ : std_logic;
SIGNAL \breg|breg~1630_combout\ : std_logic;
SIGNAL \breg|breg~973_regout\ : std_logic;
SIGNAL \breg|breg~717_regout\ : std_logic;
SIGNAL \breg|breg~589_regout\ : std_logic;
SIGNAL \breg|breg~845_regout\ : std_logic;
SIGNAL \breg|breg~1622_combout\ : std_logic;
SIGNAL \breg|breg~1623_combout\ : std_logic;
SIGNAL \breg|breg~813_regout\ : std_logic;
SIGNAL \breg|breg~941_regout\ : std_logic;
SIGNAL \breg|breg~685_regout\ : std_logic;
SIGNAL \breg|breg~557_regout\ : std_logic;
SIGNAL \breg|breg~1626_combout\ : std_logic;
SIGNAL \breg|breg~1627_combout\ : std_logic;
SIGNAL \breg|breg~877_regout\ : std_logic;
SIGNAL \breg|breg~621_regout\ : std_logic;
SIGNAL \breg|breg~749_regout\ : std_logic;
SIGNAL \breg|breg~1624_combout\ : std_logic;
SIGNAL \breg|breg~1625_combout\ : std_logic;
SIGNAL \breg|breg~1628_combout\ : std_logic;
SIGNAL \breg|breg~1631_combout\ : std_logic;
SIGNAL \breg|breg~525_regout\ : std_logic;
SIGNAL \breg|breg~429_regout\ : std_logic;
SIGNAL \breg|breg~461_regout\ : std_logic;
SIGNAL \breg|breg~1639_combout\ : std_logic;
SIGNAL \breg|breg~1640_combout\ : std_logic;
SIGNAL \breg|breg~397_regout\ : std_logic;
SIGNAL \breg|breg~333_regout\ : std_logic;
SIGNAL \breg|breg~1635_combout\ : std_logic;
SIGNAL \breg|breg~141_regout\ : std_logic;
SIGNAL \breg|breg~45_regout\ : std_logic;
SIGNAL \breg|breg~109_regout\ : std_logic;
SIGNAL \breg|breg~1636_combout\ : std_logic;
SIGNAL \breg|breg~1637_combout\ : std_logic;
SIGNAL \breg|breg~1638_combout\ : std_logic;
SIGNAL \breg|breg~1641_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[7]~30_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \breg|breg~1010_regout\ : std_logic;
SIGNAL \breg|breg~882_regout\ : std_logic;
SIGNAL \breg|breg~1522_combout\ : std_logic;
SIGNAL \breg|breg~1523_combout\ : std_logic;
SIGNAL \breg|breg~978_regout\ : std_logic;
SIGNAL \breg|breg~850_regout\ : std_logic;
SIGNAL \breg|breg~594_regout\ : std_logic;
SIGNAL \breg|breg~722_regout\ : std_logic;
SIGNAL \breg|breg~1524_combout\ : std_logic;
SIGNAL \breg|breg~1525_combout\ : std_logic;
SIGNAL \breg|breg~1528_combout\ : std_logic;
SIGNAL \breg|breg~1042_regout\ : std_logic;
SIGNAL \breg|breg~658_regout\ : std_logic;
SIGNAL \breg|breg~786_regout\ : std_logic;
SIGNAL \breg|breg~1529_combout\ : std_logic;
SIGNAL \breg|breg~1530_combout\ : std_logic;
SIGNAL \breg|breg~1531_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[12]~25_combout\ : std_logic;
SIGNAL \breg|breg~147_regout\ : std_logic;
SIGNAL \breg|breg~83_regout\ : std_logic;
SIGNAL \breg|breg~51_regout\ : std_logic;
SIGNAL \breg|breg~115_regout\ : std_logic;
SIGNAL \breg|breg~2124_combout\ : std_logic;
SIGNAL \breg|breg~2125_combout\ : std_logic;
SIGNAL \breg|breg~403_regout\ : std_logic;
SIGNAL \breg|breg~339_regout\ : std_logic;
SIGNAL \breg|breg~307_regout\ : std_logic;
SIGNAL \breg|breg~371_regout\ : std_logic;
SIGNAL \breg|breg~2122_combout\ : std_logic;
SIGNAL \breg|breg~2123_combout\ : std_logic;
SIGNAL \breg|breg~2126_combout\ : std_logic;
SIGNAL \breg|breg~499_regout\ : std_logic;
SIGNAL \breg|breg~531_regout\ : std_logic;
SIGNAL \breg|breg~435_regout\ : std_logic;
SIGNAL \breg|breg~467_regout\ : std_logic;
SIGNAL \breg|breg~2127_combout\ : std_logic;
SIGNAL \breg|breg~2128_combout\ : std_logic;
SIGNAL \breg|breg~2129_combout\ : std_logic;
SIGNAL \breg|breg~723_regout\ : std_logic;
SIGNAL \breg|breg~979_regout\ : std_logic;
SIGNAL \breg|breg~595_regout\ : std_logic;
SIGNAL \breg|breg~851_regout\ : std_logic;
SIGNAL \breg|breg~2110_combout\ : std_logic;
SIGNAL \breg|breg~2111_combout\ : std_logic;
SIGNAL \breg|breg~1011_regout\ : std_logic;
SIGNAL \breg|breg~883_regout\ : std_logic;
SIGNAL \breg|breg~627_regout\ : std_logic;
SIGNAL \breg|breg~755_regout\ : std_logic;
SIGNAL \breg|breg~2112_combout\ : std_logic;
SIGNAL \breg|breg~2113_combout\ : std_logic;
SIGNAL \breg|breg~563_regout\ : std_logic;
SIGNAL \breg|breg~691_regout\ : std_logic;
SIGNAL \breg|breg~2114_combout\ : std_logic;
SIGNAL \breg|breg~819_regout\ : std_logic;
SIGNAL \breg|breg~947_regout\ : std_logic;
SIGNAL \breg|breg~2115_combout\ : std_logic;
SIGNAL \breg|breg~2116_combout\ : std_logic;
SIGNAL \breg|breg~2119_combout\ : std_logic;
SIGNAL \breg|regB[13]~18_combout\ : std_logic;
SIGNAL \breg|breg~884_regout\ : std_logic;
SIGNAL \breg|breg~1482_combout\ : std_logic;
SIGNAL \breg|breg~756_regout\ : std_logic;
SIGNAL \breg|breg~1012_regout\ : std_logic;
SIGNAL \breg|breg~1483_combout\ : std_logic;
SIGNAL \breg|breg~980_regout\ : std_logic;
SIGNAL \breg|breg~1485_combout\ : std_logic;
SIGNAL \breg|breg~692_regout\ : std_logic;
SIGNAL \breg|breg~948_regout\ : std_logic;
SIGNAL \breg|breg~820_regout\ : std_logic;
SIGNAL \breg|breg~1486_combout\ : std_logic;
SIGNAL \breg|breg~1487_combout\ : std_logic;
SIGNAL \breg|breg~1488_combout\ : std_logic;
SIGNAL \breg|breg~916_regout\ : std_logic;
SIGNAL \breg|breg~1044_regout\ : std_logic;
SIGNAL \breg|breg~1490_combout\ : std_logic;
SIGNAL \breg|breg~1491_combout\ : std_logic;
SIGNAL \breg|breg~372_regout\ : std_logic;
SIGNAL \breg|breg~404_regout\ : std_logic;
SIGNAL \breg|breg~1493_combout\ : std_logic;
SIGNAL \breg|breg~532_regout\ : std_logic;
SIGNAL \breg|breg~468_regout\ : std_logic;
SIGNAL \breg|breg~500_regout\ : std_logic;
SIGNAL \breg|breg~436_regout\ : std_logic;
SIGNAL \breg|breg~1499_combout\ : std_logic;
SIGNAL \breg|breg~1500_combout\ : std_logic;
SIGNAL \breg|breg~116_regout\ : std_logic;
SIGNAL \breg|breg~148_regout\ : std_logic;
SIGNAL \breg|breg~84_regout\ : std_logic;
SIGNAL \breg|breg~52_regout\ : std_logic;
SIGNAL \breg|breg~1496_combout\ : std_logic;
SIGNAL \breg|breg~1497_combout\ : std_logic;
SIGNAL \breg|breg~276_regout\ : std_logic;
SIGNAL \breg|breg~244_regout\ : std_logic;
SIGNAL \breg|breg~180_regout\ : std_logic;
SIGNAL \breg|breg~1494_combout\ : std_logic;
SIGNAL \breg|breg~1495_combout\ : std_logic;
SIGNAL \breg|breg~1498_combout\ : std_logic;
SIGNAL \breg|breg~1501_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[14]~23_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[14]~20_combout\ : std_logic;
SIGNAL \ula|a32~25_combout\ : std_logic;
SIGNAL \breg|breg~279_regout\ : std_logic;
SIGNAL \breg|breg~183_regout\ : std_logic;
SIGNAL \breg|breg~215_regout\ : std_logic;
SIGNAL \breg|breg~1880_combout\ : std_logic;
SIGNAL \breg|breg~1881_combout\ : std_logic;
SIGNAL \breg|breg~503_regout\ : std_logic;
SIGNAL \breg|breg~535_regout\ : std_logic;
SIGNAL \breg|breg~439_regout\ : std_logic;
SIGNAL \breg|breg~471_regout\ : std_logic;
SIGNAL \breg|breg~1887_combout\ : std_logic;
SIGNAL \breg|breg~1888_combout\ : std_logic;
SIGNAL \breg|breg~87_regout\ : std_logic;
SIGNAL \breg|breg~55_regout\ : std_logic;
SIGNAL \breg|breg~119_regout\ : std_logic;
SIGNAL \breg|breg~1884_combout\ : std_logic;
SIGNAL \breg|breg~1885_combout\ : std_logic;
SIGNAL \breg|breg~343_regout\ : std_logic;
SIGNAL \breg|breg~407_regout\ : std_logic;
SIGNAL \breg|breg~311_regout\ : std_logic;
SIGNAL \breg|breg~375_regout\ : std_logic;
SIGNAL \breg|breg~1882_combout\ : std_logic;
SIGNAL \breg|breg~1883_combout\ : std_logic;
SIGNAL \breg|breg~1886_combout\ : std_logic;
SIGNAL \breg|breg~1889_combout\ : std_logic;
SIGNAL \breg|regB[17]~6_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[16]~9_combout\ : std_logic;
SIGNAL \ula|Mux15~1_combout\ : std_logic;
SIGNAL \ula|Mux0~0_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[0]~0_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[10]~31_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[13]~19_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ula|Mux15~2_combout\ : std_logic;
SIGNAL \ula|Mux15~3_combout\ : std_logic;
SIGNAL \ula|Mux15~6_combout\ : std_logic;
SIGNAL \ula|Mux15~7_combout\ : std_logic;
SIGNAL \breg|breg~758_regout\ : std_logic;
SIGNAL \breg|breg~1014_regout\ : std_logic;
SIGNAL \breg|breg~1443_combout\ : std_logic;
SIGNAL \breg|breg~854_regout\ : std_logic;
SIGNAL \breg|breg~726_regout\ : std_logic;
SIGNAL \breg|breg~1444_combout\ : std_logic;
SIGNAL \breg|breg~1445_combout\ : std_logic;
SIGNAL \breg|breg~1448_combout\ : std_logic;
SIGNAL \breg|breg~918_regout\ : std_logic;
SIGNAL \breg|breg~1046_regout\ : std_logic;
SIGNAL \breg|breg~790_regout\ : std_logic;
SIGNAL \breg|breg~1449_combout\ : std_logic;
SIGNAL \breg|breg~1450_combout\ : std_logic;
SIGNAL \breg|breg~1451_combout\ : std_logic;
SIGNAL \breg|breg~374_regout\ : std_logic;
SIGNAL \breg|breg~310_regout\ : std_logic;
SIGNAL \breg|breg~342_regout\ : std_logic;
SIGNAL \breg|breg~1452_combout\ : std_logic;
SIGNAL \breg|breg~1453_combout\ : std_logic;
SIGNAL \breg|breg~502_regout\ : std_logic;
SIGNAL \breg|breg~1459_combout\ : std_logic;
SIGNAL \breg|breg~1460_combout\ : std_logic;
SIGNAL \breg|breg~214_regout\ : std_logic;
SIGNAL \breg|breg~278_regout\ : std_logic;
SIGNAL \breg|breg~1455_combout\ : std_logic;
SIGNAL \breg|breg~118_regout\ : std_logic;
SIGNAL \breg|breg~150_regout\ : std_logic;
SIGNAL \breg|breg~86_regout\ : std_logic;
SIGNAL \breg|breg~54_regout\ : std_logic;
SIGNAL \breg|breg~1456_combout\ : std_logic;
SIGNAL \breg|breg~1457_combout\ : std_logic;
SIGNAL \breg|breg~1458_combout\ : std_logic;
SIGNAL \breg|breg~1461_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[16]~21_combout\ : std_logic;
SIGNAL \breg|breg~885_regout\ : std_logic;
SIGNAL \breg|breg~1013_regout\ : std_logic;
SIGNAL \breg|breg~629_regout\ : std_logic;
SIGNAL \breg|breg~757_regout\ : std_logic;
SIGNAL \breg|breg~1464_combout\ : std_logic;
SIGNAL \breg|breg~1465_combout\ : std_logic;
SIGNAL \breg|breg~949_regout\ : std_logic;
SIGNAL \breg|breg~565_regout\ : std_logic;
SIGNAL \breg|breg~693_regout\ : std_logic;
SIGNAL \breg|breg~1466_combout\ : std_logic;
SIGNAL \breg|breg~1467_combout\ : std_logic;
SIGNAL \breg|breg~1468_combout\ : std_logic;
SIGNAL \breg|breg~789_regout\ : std_logic;
SIGNAL \breg|breg~661_regout\ : std_logic;
SIGNAL \breg|breg~917_regout\ : std_logic;
SIGNAL \breg|breg~1469_combout\ : std_logic;
SIGNAL \breg|breg~1470_combout\ : std_logic;
SIGNAL \breg|breg~981_regout\ : std_logic;
SIGNAL \breg|breg~725_regout\ : std_logic;
SIGNAL \breg|breg~853_regout\ : std_logic;
SIGNAL \breg|breg~597_regout\ : std_logic;
SIGNAL \breg|breg~1462_combout\ : std_logic;
SIGNAL \breg|breg~1463_combout\ : std_logic;
SIGNAL \breg|breg~1471_combout\ : std_logic;
SIGNAL \breg|breg~245_regout\ : std_logic;
SIGNAL \breg|breg~213_regout\ : std_logic;
SIGNAL \breg|breg~1472_combout\ : std_logic;
SIGNAL \breg|breg~1473_combout\ : std_logic;
SIGNAL \breg|breg~469_regout\ : std_logic;
SIGNAL \breg|breg~437_regout\ : std_logic;
SIGNAL \breg|breg~1479_combout\ : std_logic;
SIGNAL \breg|breg~1480_combout\ : std_logic;
SIGNAL \breg|breg~341_regout\ : std_logic;
SIGNAL \breg|breg~405_regout\ : std_logic;
SIGNAL \breg|breg~309_regout\ : std_logic;
SIGNAL \breg|breg~373_regout\ : std_logic;
SIGNAL \breg|breg~1474_combout\ : std_logic;
SIGNAL \breg|breg~1475_combout\ : std_logic;
SIGNAL \breg|breg~149_regout\ : std_logic;
SIGNAL \breg|breg~85_regout\ : std_logic;
SIGNAL \breg|breg~117_regout\ : std_logic;
SIGNAL \breg|breg~53_regout\ : std_logic;
SIGNAL \breg|breg~1476_combout\ : std_logic;
SIGNAL \breg|breg~1477_combout\ : std_logic;
SIGNAL \breg|breg~1478_combout\ : std_logic;
SIGNAL \breg|breg~1481_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[15]~22_combout\ : std_logic;
SIGNAL \ula|Add0~1\ : std_logic;
SIGNAL \ula|Add0~3\ : std_logic;
SIGNAL \ula|Add0~5\ : std_logic;
SIGNAL \ula|Add0~7\ : std_logic;
SIGNAL \ula|Add0~9\ : std_logic;
SIGNAL \ula|Add0~11\ : std_logic;
SIGNAL \ula|Add0~13\ : std_logic;
SIGNAL \ula|Add0~15\ : std_logic;
SIGNAL \ula|Add0~17\ : std_logic;
SIGNAL \ula|Add0~19\ : std_logic;
SIGNAL \ula|Add0~21\ : std_logic;
SIGNAL \ula|Add0~23\ : std_logic;
SIGNAL \ula|Add0~25\ : std_logic;
SIGNAL \ula|Add0~27\ : std_logic;
SIGNAL \ula|Add0~29\ : std_logic;
SIGNAL \ula|Add0~31\ : std_logic;
SIGNAL \ula|Add0~32_combout\ : std_logic;
SIGNAL \ula|Mux15~8_combout\ : std_logic;
SIGNAL \ula|Mux15~9_combout\ : std_logic;
SIGNAL \ula|Mux30~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~20_combout\ : std_logic;
SIGNAL \breg|breg~283_regout\ : std_logic;
SIGNAL \breg|breg~251_regout\ : std_logic;
SIGNAL \breg|breg~1353_combout\ : std_logic;
SIGNAL \breg|breg~411_regout\ : std_logic;
SIGNAL \breg|breg~347_regout\ : std_logic;
SIGNAL \breg|breg~1355_combout\ : std_logic;
SIGNAL \breg|breg~155_regout\ : std_logic;
SIGNAL \breg|breg~123_regout\ : std_logic;
SIGNAL \breg|breg~59_regout\ : std_logic;
SIGNAL \breg|breg~1356_combout\ : std_logic;
SIGNAL \breg|breg~1357_combout\ : std_logic;
SIGNAL \breg|breg~1358_combout\ : std_logic;
SIGNAL \breg|breg~1361_combout\ : std_logic;
SIGNAL \breg|breg~827_regout\ : std_logic;
SIGNAL \breg|breg~955_regout\ : std_logic;
SIGNAL \breg|breg~699_regout\ : std_logic;
SIGNAL \breg|breg~1346_combout\ : std_logic;
SIGNAL \breg|breg~1347_combout\ : std_logic;
SIGNAL \breg|breg~1019_regout\ : std_logic;
SIGNAL \breg|breg~763_regout\ : std_logic;
SIGNAL \breg|breg~635_regout\ : std_logic;
SIGNAL \breg|breg~1344_combout\ : std_logic;
SIGNAL \breg|breg~1345_combout\ : std_logic;
SIGNAL \breg|breg~1348_combout\ : std_logic;
SIGNAL \breg|breg~987_regout\ : std_logic;
SIGNAL \breg|breg~731_regout\ : std_logic;
SIGNAL \breg|breg~1343_combout\ : std_logic;
SIGNAL \breg|breg~795_regout\ : std_logic;
SIGNAL \breg|breg~1051_regout\ : std_logic;
SIGNAL \breg|breg~923_regout\ : std_logic;
SIGNAL \breg|breg~667_regout\ : std_logic;
SIGNAL \breg|breg~1349_combout\ : std_logic;
SIGNAL \breg|breg~1350_combout\ : std_logic;
SIGNAL \breg|breg~1351_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[21]~16_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[18]~8_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[20]~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \ula|Mux29~34_combout\ : std_logic;
SIGNAL \ula|Mux13~15_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[1]~26_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[2]~28_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \ula|Mux10~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~43_combout\ : std_logic;
SIGNAL \breg|breg~733_regout\ : std_logic;
SIGNAL \breg|breg~989_regout\ : std_logic;
SIGNAL \breg|breg~605_regout\ : std_logic;
SIGNAL \breg|breg~861_regout\ : std_logic;
SIGNAL \breg|breg~1302_combout\ : std_logic;
SIGNAL \breg|breg~1303_combout\ : std_logic;
SIGNAL \breg|breg~669_regout\ : std_logic;
SIGNAL \breg|breg~925_regout\ : std_logic;
SIGNAL \breg|breg~1309_combout\ : std_logic;
SIGNAL \breg|breg~1053_regout\ : std_logic;
SIGNAL \breg|breg~1310_combout\ : std_logic;
SIGNAL \breg|breg~893_regout\ : std_logic;
SIGNAL \breg|breg~765_regout\ : std_logic;
SIGNAL \breg|breg~1304_combout\ : std_logic;
SIGNAL \breg|breg~1305_combout\ : std_logic;
SIGNAL \breg|breg~957_regout\ : std_logic;
SIGNAL \breg|breg~829_regout\ : std_logic;
SIGNAL \breg|breg~701_regout\ : std_logic;
SIGNAL \breg|breg~573_regout\ : std_logic;
SIGNAL \breg|breg~1306_combout\ : std_logic;
SIGNAL \breg|breg~1307_combout\ : std_logic;
SIGNAL \breg|breg~1308_combout\ : std_logic;
SIGNAL \breg|breg~1311_combout\ : std_logic;
SIGNAL \breg|breg~541_regout\ : std_logic;
SIGNAL \breg|breg~477_regout\ : std_logic;
SIGNAL \breg|breg~445_regout\ : std_logic;
SIGNAL \breg|breg~1319_combout\ : std_logic;
SIGNAL \breg|breg~1320_combout\ : std_logic;
SIGNAL \breg|breg~349_regout\ : std_logic;
SIGNAL \breg|breg~381_regout\ : std_logic;
SIGNAL \breg|breg~317_regout\ : std_logic;
SIGNAL \breg|breg~1314_combout\ : std_logic;
SIGNAL \breg|breg~1315_combout\ : std_logic;
SIGNAL \breg|breg~157_regout\ : std_logic;
SIGNAL \breg|breg~125_regout\ : std_logic;
SIGNAL \breg|breg~61_regout\ : std_logic;
SIGNAL \breg|breg~1316_combout\ : std_logic;
SIGNAL \breg|breg~1317_combout\ : std_logic;
SIGNAL \breg|breg~1318_combout\ : std_logic;
SIGNAL \breg|breg~1321_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[23]~14_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~19_combout\ : std_logic;
SIGNAL \breg|breg~384_regout\ : std_logic;
SIGNAL \breg|breg~416_regout\ : std_logic;
SIGNAL \breg|breg~1253_combout\ : std_logic;
SIGNAL \breg|breg~544_regout\ : std_logic;
SIGNAL \breg|breg~480_regout\ : std_logic;
SIGNAL \breg|breg~512_regout\ : std_logic;
SIGNAL \breg|breg~1259_combout\ : std_logic;
SIGNAL \breg|breg~1260_combout\ : std_logic;
SIGNAL \breg|breg~1261_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[26]~11_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[26]~16_combout\ : std_logic;
SIGNAL \ula|a32~37_combout\ : std_logic;
SIGNAL \ula|Mux13~5_combout\ : std_logic;
SIGNAL \ula|Mux29~30_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \ula|Mux2~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~75_combout\ : std_logic;
SIGNAL \ula|Mux3~16_combout\ : std_logic;
SIGNAL \ula|Mux3~15_combout\ : std_logic;
SIGNAL \ula|Mux2~2_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[9]~30_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \ula|Mux2~3_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[29]~10_combout\ : std_logic;
SIGNAL \breg|breg~419_regout\ : std_logic;
SIGNAL \breg|breg~355_regout\ : std_logic;
SIGNAL \breg|breg~323_regout\ : std_logic;
SIGNAL \breg|breg~387_regout\ : std_logic;
SIGNAL \breg|breg~1194_combout\ : std_logic;
SIGNAL \breg|breg~1195_combout\ : std_logic;
SIGNAL \breg|breg~1198_combout\ : std_logic;
SIGNAL \breg|breg~291_regout\ : std_logic;
SIGNAL \breg|breg~227_regout\ : std_logic;
SIGNAL \breg|breg~1192_combout\ : std_logic;
SIGNAL \breg|breg~1193_combout\ : std_logic;
SIGNAL \breg|breg~515_regout\ : std_logic;
SIGNAL \breg|breg~451_regout\ : std_logic;
SIGNAL \breg|breg~483_regout\ : std_logic;
SIGNAL \breg|breg~1199_combout\ : std_logic;
SIGNAL \breg|breg~1200_combout\ : std_logic;
SIGNAL \breg|breg~1201_combout\ : std_logic;
SIGNAL \breg|breg~1059_regout\ : std_logic;
SIGNAL \breg|breg~931_regout\ : std_logic;
SIGNAL \breg|breg~675_regout\ : std_logic;
SIGNAL \breg|breg~1189_combout\ : std_logic;
SIGNAL \breg|breg~1190_combout\ : std_logic;
SIGNAL \breg|breg~867_regout\ : std_logic;
SIGNAL \breg|breg~611_regout\ : std_logic;
SIGNAL \breg|breg~1182_combout\ : std_logic;
SIGNAL \breg|breg~1183_combout\ : std_logic;
SIGNAL \breg|breg~1027_regout\ : std_logic;
SIGNAL \breg|breg~899_regout\ : std_logic;
SIGNAL \breg|breg~771_regout\ : std_logic;
SIGNAL \breg|breg~1184_combout\ : std_logic;
SIGNAL \breg|breg~1185_combout\ : std_logic;
SIGNAL \breg|breg~963_regout\ : std_logic;
SIGNAL \breg|breg~835_regout\ : std_logic;
SIGNAL \breg|breg~579_regout\ : std_logic;
SIGNAL \breg|breg~707_regout\ : std_logic;
SIGNAL \breg|breg~1186_combout\ : std_logic;
SIGNAL \breg|breg~1187_combout\ : std_logic;
SIGNAL \breg|breg~1188_combout\ : std_logic;
SIGNAL \breg|breg~1191_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[29]~8_combout\ : std_logic;
SIGNAL \ula|a32~44_combout\ : std_logic;
SIGNAL \ula|Mux13~4_combout\ : std_logic;
SIGNAL \breg|breg~418_regout\ : std_logic;
SIGNAL \breg|breg~322_regout\ : std_logic;
SIGNAL \breg|breg~354_regout\ : std_logic;
SIGNAL \breg|breg~1212_combout\ : std_logic;
SIGNAL \breg|breg~1213_combout\ : std_logic;
SIGNAL \breg|breg~546_regout\ : std_logic;
SIGNAL \breg|breg~482_regout\ : std_logic;
SIGNAL \breg|breg~514_regout\ : std_logic;
SIGNAL \breg|breg~450_regout\ : std_logic;
SIGNAL \breg|breg~1219_combout\ : std_logic;
SIGNAL \breg|breg~1220_combout\ : std_logic;
SIGNAL \breg|breg~258_regout\ : std_logic;
SIGNAL \breg|breg~194_regout\ : std_logic;
SIGNAL \breg|breg~1214_combout\ : std_logic;
SIGNAL \breg|breg~226_regout\ : std_logic;
SIGNAL \breg|breg~290_regout\ : std_logic;
SIGNAL \breg|breg~1215_combout\ : std_logic;
SIGNAL \breg|breg~1218_combout\ : std_logic;
SIGNAL \breg|breg~1221_combout\ : std_logic;
SIGNAL \breg|breg~1058_regout\ : std_logic;
SIGNAL \breg|breg~930_regout\ : std_logic;
SIGNAL \breg|breg~1210_combout\ : std_logic;
SIGNAL \breg|breg~866_regout\ : std_logic;
SIGNAL \breg|breg~738_regout\ : std_logic;
SIGNAL \breg|breg~1204_combout\ : std_logic;
SIGNAL \breg|breg~1205_combout\ : std_logic;
SIGNAL \breg|breg~962_regout\ : std_logic;
SIGNAL \breg|breg~706_regout\ : std_logic;
SIGNAL \breg|breg~834_regout\ : std_logic;
SIGNAL \breg|breg~578_regout\ : std_logic;
SIGNAL \breg|breg~1206_combout\ : std_logic;
SIGNAL \breg|breg~1207_combout\ : std_logic;
SIGNAL \breg|breg~1208_combout\ : std_logic;
SIGNAL \breg|breg~642_regout\ : std_logic;
SIGNAL \breg|breg~898_regout\ : std_logic;
SIGNAL \breg|breg~1202_combout\ : std_logic;
SIGNAL \breg|breg~770_regout\ : std_logic;
SIGNAL \breg|breg~1203_combout\ : std_logic;
SIGNAL \breg|breg~1211_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[28]~9_combout\ : std_logic;
SIGNAL \breg|breg~801_regout\ : std_logic;
SIGNAL \breg|breg~1057_regout\ : std_logic;
SIGNAL \breg|breg~673_regout\ : std_logic;
SIGNAL \breg|breg~929_regout\ : std_logic;
SIGNAL \breg|breg~1229_combout\ : std_logic;
SIGNAL \breg|breg~1230_combout\ : std_logic;
SIGNAL \breg|breg~1025_regout\ : std_logic;
SIGNAL \breg|breg~769_regout\ : std_logic;
SIGNAL \breg|breg~1224_combout\ : std_logic;
SIGNAL \breg|breg~1225_combout\ : std_logic;
SIGNAL \breg|breg~577_regout\ : std_logic;
SIGNAL \breg|breg~705_regout\ : std_logic;
SIGNAL \breg|breg~1226_combout\ : std_logic;
SIGNAL \breg|breg~833_regout\ : std_logic;
SIGNAL \breg|breg~961_regout\ : std_logic;
SIGNAL \breg|breg~1227_combout\ : std_logic;
SIGNAL \breg|breg~1228_combout\ : std_logic;
SIGNAL \breg|breg~865_regout\ : std_logic;
SIGNAL \breg|breg~609_regout\ : std_logic;
SIGNAL \breg|breg~1222_combout\ : std_logic;
SIGNAL \breg|breg~737_regout\ : std_logic;
SIGNAL \breg|breg~993_regout\ : std_logic;
SIGNAL \breg|breg~1223_combout\ : std_logic;
SIGNAL \breg|breg~1231_combout\ : std_logic;
SIGNAL \breg|breg~225_regout\ : std_logic;
SIGNAL \breg|breg~193_regout\ : std_logic;
SIGNAL \breg|breg~1232_combout\ : std_logic;
SIGNAL \breg|breg~1233_combout\ : std_logic;
SIGNAL \breg|breg~513_regout\ : std_logic;
SIGNAL \breg|breg~545_regout\ : std_logic;
SIGNAL \breg|breg~481_regout\ : std_logic;
SIGNAL \breg|breg~1239_combout\ : std_logic;
SIGNAL \breg|breg~1240_combout\ : std_logic;
SIGNAL \breg|breg~417_regout\ : std_logic;
SIGNAL \breg|breg~321_regout\ : std_logic;
SIGNAL \breg|breg~385_regout\ : std_logic;
SIGNAL \breg|breg~1234_combout\ : std_logic;
SIGNAL \breg|breg~1235_combout\ : std_logic;
SIGNAL \breg|breg~1238_combout\ : std_logic;
SIGNAL \breg|breg~1241_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[27]~10_combout\ : std_logic;
SIGNAL \breg|breg~126_regout\ : std_logic;
SIGNAL \breg|breg~94_regout\ : std_logic;
SIGNAL \breg|breg~1296_combout\ : std_logic;
SIGNAL \breg|breg~1297_combout\ : std_logic;
SIGNAL \breg|breg~254_regout\ : std_logic;
SIGNAL \breg|breg~190_regout\ : std_logic;
SIGNAL \breg|breg~1294_combout\ : std_logic;
SIGNAL \breg|breg~222_regout\ : std_logic;
SIGNAL \breg|breg~1295_combout\ : std_logic;
SIGNAL \breg|breg~1298_combout\ : std_logic;
SIGNAL \breg|breg~350_regout\ : std_logic;
SIGNAL \breg|breg~1292_combout\ : std_logic;
SIGNAL \breg|breg~1293_combout\ : std_logic;
SIGNAL \breg|breg~542_regout\ : std_logic;
SIGNAL \breg|breg~478_regout\ : std_logic;
SIGNAL \breg|breg~446_regout\ : std_logic;
SIGNAL \breg|breg~510_regout\ : std_logic;
SIGNAL \breg|breg~1299_combout\ : std_logic;
SIGNAL \breg|breg~1300_combout\ : std_logic;
SIGNAL \breg|breg~1301_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[24]~13_combout\ : std_logic;
SIGNAL \breg|breg~348_regout\ : std_logic;
SIGNAL \breg|breg~1332_combout\ : std_logic;
SIGNAL \breg|breg~412_regout\ : std_logic;
SIGNAL \breg|breg~1333_combout\ : std_logic;
SIGNAL \breg|breg~540_regout\ : std_logic;
SIGNAL \breg|breg~476_regout\ : std_logic;
SIGNAL \breg|breg~1340_combout\ : std_logic;
SIGNAL \breg|breg~124_regout\ : std_logic;
SIGNAL \breg|breg~156_regout\ : std_logic;
SIGNAL \breg|breg~92_regout\ : std_logic;
SIGNAL \breg|breg~1336_combout\ : std_logic;
SIGNAL \breg|breg~1337_combout\ : std_logic;
SIGNAL \breg|breg~284_regout\ : std_logic;
SIGNAL \breg|breg~220_regout\ : std_logic;
SIGNAL \breg|breg~252_regout\ : std_logic;
SIGNAL \breg|breg~188_regout\ : std_logic;
SIGNAL \breg|breg~1334_combout\ : std_logic;
SIGNAL \breg|breg~1335_combout\ : std_logic;
SIGNAL \breg|breg~1338_combout\ : std_logic;
SIGNAL \breg|breg~1341_combout\ : std_logic;
SIGNAL \breg|breg~924_regout\ : std_logic;
SIGNAL \breg|breg~1052_regout\ : std_logic;
SIGNAL \breg|breg~796_regout\ : std_logic;
SIGNAL \breg|breg~1329_combout\ : std_logic;
SIGNAL \breg|breg~1330_combout\ : std_logic;
SIGNAL \breg|breg~988_regout\ : std_logic;
SIGNAL \breg|breg~860_regout\ : std_logic;
SIGNAL \breg|breg~1325_combout\ : std_logic;
SIGNAL \breg|breg~700_regout\ : std_logic;
SIGNAL \breg|breg~956_regout\ : std_logic;
SIGNAL \breg|breg~572_regout\ : std_logic;
SIGNAL \breg|breg~828_regout\ : std_logic;
SIGNAL \breg|breg~1326_combout\ : std_logic;
SIGNAL \breg|breg~1327_combout\ : std_logic;
SIGNAL \breg|breg~1328_combout\ : std_logic;
SIGNAL \breg|breg~892_regout\ : std_logic;
SIGNAL \breg|breg~636_regout\ : std_logic;
SIGNAL \breg|breg~1322_combout\ : std_logic;
SIGNAL \breg|breg~1323_combout\ : std_logic;
SIGNAL \breg|breg~1331_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[22]~15_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[21]~3_combout\ : std_logic;
SIGNAL \breg|breg~922_regout\ : std_logic;
SIGNAL \breg|breg~1050_regout\ : std_logic;
SIGNAL \breg|breg~666_regout\ : std_logic;
SIGNAL \breg|breg~794_regout\ : std_logic;
SIGNAL \breg|breg~1369_combout\ : std_logic;
SIGNAL \breg|breg~1370_combout\ : std_logic;
SIGNAL \breg|breg~698_regout\ : std_logic;
SIGNAL \breg|breg~954_regout\ : std_logic;
SIGNAL \breg|breg~826_regout\ : std_logic;
SIGNAL \breg|breg~1366_combout\ : std_logic;
SIGNAL \breg|breg~1367_combout\ : std_logic;
SIGNAL \breg|breg~986_regout\ : std_logic;
SIGNAL \breg|breg~730_regout\ : std_logic;
SIGNAL \breg|breg~1364_combout\ : std_logic;
SIGNAL \breg|breg~1365_combout\ : std_logic;
SIGNAL \breg|breg~1368_combout\ : std_logic;
SIGNAL \breg|breg~1018_regout\ : std_logic;
SIGNAL \breg|breg~890_regout\ : std_logic;
SIGNAL \breg|breg~634_regout\ : std_logic;
SIGNAL \breg|breg~1362_combout\ : std_logic;
SIGNAL \breg|breg~1363_combout\ : std_logic;
SIGNAL \breg|breg~1371_combout\ : std_logic;
SIGNAL \breg|breg~122_regout\ : std_logic;
SIGNAL \breg|breg~154_regout\ : std_logic;
SIGNAL \breg|breg~58_regout\ : std_logic;
SIGNAL \breg|breg~90_regout\ : std_logic;
SIGNAL \breg|breg~1376_combout\ : std_logic;
SIGNAL \breg|breg~1377_combout\ : std_logic;
SIGNAL \breg|breg~1378_combout\ : std_logic;
SIGNAL \breg|breg~474_regout\ : std_logic;
SIGNAL \breg|breg~506_regout\ : std_logic;
SIGNAL \breg|breg~1379_combout\ : std_logic;
SIGNAL \breg|breg~1380_combout\ : std_logic;
SIGNAL \breg|breg~1381_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[20]~17_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[19]~6_combout\ : std_logic;
SIGNAL \breg|breg~408_regout\ : std_logic;
SIGNAL \breg|breg~1413_combout\ : std_logic;
SIGNAL \breg|breg~472_regout\ : std_logic;
SIGNAL \breg|breg~536_regout\ : std_logic;
SIGNAL \breg|breg~1420_combout\ : std_logic;
SIGNAL \breg|breg~280_regout\ : std_logic;
SIGNAL \breg|breg~248_regout\ : std_logic;
SIGNAL \breg|breg~184_regout\ : std_logic;
SIGNAL \breg|breg~1414_combout\ : std_logic;
SIGNAL \breg|breg~1415_combout\ : std_logic;
SIGNAL \breg|breg~1418_combout\ : std_logic;
SIGNAL \breg|breg~1421_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[18]~19_combout\ : std_logic;
SIGNAL \ula|Add0~33\ : std_logic;
SIGNAL \ula|Add0~35\ : std_logic;
SIGNAL \ula|Add0~37\ : std_logic;
SIGNAL \ula|Add0~39\ : std_logic;
SIGNAL \ula|Add0~41\ : std_logic;
SIGNAL \ula|Add0~43\ : std_logic;
SIGNAL \ula|Add0~45\ : std_logic;
SIGNAL \ula|Add0~47\ : std_logic;
SIGNAL \ula|Add0~49\ : std_logic;
SIGNAL \ula|Add0~51\ : std_logic;
SIGNAL \ula|Add0~53\ : std_logic;
SIGNAL \ula|Add0~55\ : std_logic;
SIGNAL \ula|Add0~57\ : std_logic;
SIGNAL \ula|Add0~58_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[17]~7_combout\ : std_logic;
SIGNAL \breg|breg~267_regout\ : std_logic;
SIGNAL \breg|breg~203_regout\ : std_logic;
SIGNAL \breg|breg~171_regout\ : std_logic;
SIGNAL \breg|breg~1672_combout\ : std_logic;
SIGNAL \breg|breg~1673_combout\ : std_logic;
SIGNAL \breg|breg~331_regout\ : std_logic;
SIGNAL \breg|breg~395_regout\ : std_logic;
SIGNAL \breg|breg~363_regout\ : std_logic;
SIGNAL \breg|breg~299_regout\ : std_logic;
SIGNAL \breg|breg~1674_combout\ : std_logic;
SIGNAL \breg|breg~1675_combout\ : std_logic;
SIGNAL \breg|breg~139_regout\ : std_logic;
SIGNAL \breg|breg~75_regout\ : std_logic;
SIGNAL \breg|breg~107_regout\ : std_logic;
SIGNAL \breg|breg~43_regout\ : std_logic;
SIGNAL \breg|breg~1676_combout\ : std_logic;
SIGNAL \breg|breg~1677_combout\ : std_logic;
SIGNAL \breg|breg~1678_combout\ : std_logic;
SIGNAL \breg|breg~1681_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[5]~32_combout\ : std_logic;
SIGNAL \ula|A_B_sum[0]~1\ : std_logic;
SIGNAL \ula|A_B_sum[1]~3\ : std_logic;
SIGNAL \ula|A_B_sum[2]~5\ : std_logic;
SIGNAL \ula|A_B_sum[3]~7\ : std_logic;
SIGNAL \ula|A_B_sum[4]~9\ : std_logic;
SIGNAL \ula|A_B_sum[5]~11\ : std_logic;
SIGNAL \ula|A_B_sum[6]~13\ : std_logic;
SIGNAL \ula|A_B_sum[7]~15\ : std_logic;
SIGNAL \ula|A_B_sum[8]~17\ : std_logic;
SIGNAL \ula|A_B_sum[9]~19\ : std_logic;
SIGNAL \ula|A_B_sum[10]~21\ : std_logic;
SIGNAL \ula|A_B_sum[11]~23\ : std_logic;
SIGNAL \ula|A_B_sum[12]~25\ : std_logic;
SIGNAL \ula|A_B_sum[13]~27\ : std_logic;
SIGNAL \ula|A_B_sum[14]~29\ : std_logic;
SIGNAL \ula|A_B_sum[15]~31\ : std_logic;
SIGNAL \ula|A_B_sum[16]~33\ : std_logic;
SIGNAL \ula|A_B_sum[17]~35\ : std_logic;
SIGNAL \ula|A_B_sum[18]~37\ : std_logic;
SIGNAL \ula|A_B_sum[19]~39\ : std_logic;
SIGNAL \ula|A_B_sum[20]~41\ : std_logic;
SIGNAL \ula|A_B_sum[21]~43\ : std_logic;
SIGNAL \ula|A_B_sum[22]~45\ : std_logic;
SIGNAL \ula|A_B_sum[23]~47\ : std_logic;
SIGNAL \ula|A_B_sum[24]~49\ : std_logic;
SIGNAL \ula|A_B_sum[25]~51\ : std_logic;
SIGNAL \ula|A_B_sum[26]~53\ : std_logic;
SIGNAL \ula|A_B_sum[27]~55\ : std_logic;
SIGNAL \ula|A_B_sum[28]~57\ : std_logic;
SIGNAL \ula|A_B_sum[29]~58_combout\ : std_logic;
SIGNAL \ula|Mux2~4_combout\ : std_logic;
SIGNAL \ula|Mux2~5_combout\ : std_logic;
SIGNAL \ula|Mux2~6_combout\ : std_logic;
SIGNAL \ula|Mux2~7_combout\ : std_logic;
SIGNAL \ula|Mux2~8_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[29]~29_combout\ : std_logic;
SIGNAL \breg|breg~739_regout\ : std_logic;
SIGNAL \breg|breg~995_regout\ : std_logic;
SIGNAL \breg|breg~1930_combout\ : std_logic;
SIGNAL \breg|breg~1931_combout\ : std_logic;
SIGNAL \breg|breg~1934_combout\ : std_logic;
SIGNAL \breg|breg~1935_combout\ : std_logic;
SIGNAL \breg|breg~1936_combout\ : std_logic;
SIGNAL \breg|breg~1939_combout\ : std_logic;
SIGNAL \breg|regB[29]~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~74_combout\ : std_logic;
SIGNAL \ula|Mux3~8_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \ula|Mux3~6_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \ula|Mux3~7_combout\ : std_logic;
SIGNAL \ula|Mux3~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~51_combout\ : std_logic;
SIGNAL \ula|Mux3~10_combout\ : std_logic;
SIGNAL \ula|Add0~56_combout\ : std_logic;
SIGNAL \ula|A_B_sum[28]~56_combout\ : std_logic;
SIGNAL \ula|Mux3~11_combout\ : std_logic;
SIGNAL \ula|Mux3~12_combout\ : std_logic;
SIGNAL \ula|a32~42_combout\ : std_logic;
SIGNAL \ula|Mux3~13_combout\ : std_logic;
SIGNAL \ula|Mux3~14_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[28]~28_combout\ : std_logic;
SIGNAL \breg|breg~386_regout\ : std_logic;
SIGNAL \breg|breg~1960_combout\ : std_logic;
SIGNAL \breg|breg~1961_combout\ : std_logic;
SIGNAL \breg|breg~1962_combout\ : std_logic;
SIGNAL \breg|breg~1963_combout\ : std_logic;
SIGNAL \breg|breg~130_regout\ : std_logic;
SIGNAL \breg|breg~162_regout\ : std_logic;
SIGNAL \breg|breg~66_regout\ : std_logic;
SIGNAL \breg|breg~98_regout\ : std_logic;
SIGNAL \breg|breg~1964_combout\ : std_logic;
SIGNAL \breg|breg~1965_combout\ : std_logic;
SIGNAL \breg|breg~1966_combout\ : std_logic;
SIGNAL \breg|breg~1967_combout\ : std_logic;
SIGNAL \breg|breg~1968_combout\ : std_logic;
SIGNAL \breg|breg~1969_combout\ : std_logic;
SIGNAL \breg|breg~674_regout\ : std_logic;
SIGNAL \breg|breg~802_regout\ : std_logic;
SIGNAL \breg|breg~1957_combout\ : std_logic;
SIGNAL \breg|breg~1958_combout\ : std_logic;
SIGNAL \breg|breg~1026_regout\ : std_logic;
SIGNAL \breg|breg~1950_combout\ : std_logic;
SIGNAL \breg|breg~1951_combout\ : std_logic;
SIGNAL \breg|breg~610_regout\ : std_logic;
SIGNAL \breg|breg~1952_combout\ : std_logic;
SIGNAL \breg|breg~994_regout\ : std_logic;
SIGNAL \breg|breg~1953_combout\ : std_logic;
SIGNAL \breg|breg~1954_combout\ : std_logic;
SIGNAL \breg|breg~1955_combout\ : std_logic;
SIGNAL \breg|breg~1956_combout\ : std_logic;
SIGNAL \breg|breg~1959_combout\ : std_logic;
SIGNAL \breg|regB[28]~10_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[28]~11_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~16_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~17_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~15_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~18_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~49_combout\ : std_logic;
SIGNAL \ula|Mux29~18_combout\ : std_logic;
SIGNAL \ula|Mux7~8_combout\ : std_logic;
SIGNAL \ula|a32~38_combout\ : std_logic;
SIGNAL \ula|Mux29~3_combout\ : std_logic;
SIGNAL \ula|Mux29~35_combout\ : std_logic;
SIGNAL \ula|Mux5~13_combout\ : std_logic;
SIGNAL \ula|A_B_sum[26]~52_combout\ : std_logic;
SIGNAL \ula|Add0~52_combout\ : std_logic;
SIGNAL \ula|Mux5~6_combout\ : std_logic;
SIGNAL \ula|Mux5~7_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \ula|Mux7~19_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[22]~4_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \ula|Mux5~4_combout\ : std_logic;
SIGNAL \ula|Mux5~5_combout\ : std_logic;
SIGNAL \ula|Mux5~12_combout\ : std_logic;
SIGNAL \ula|Mux5~8_combout\ : std_logic;
SIGNAL \ula|Mux5~9_combout\ : std_logic;
SIGNAL \ula|Mux5~10_combout\ : std_logic;
SIGNAL \ula|Mux5~11_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[26]~26_combout\ : std_logic;
SIGNAL \breg|breg~864_regout\ : std_logic;
SIGNAL \breg|breg~992_regout\ : std_logic;
SIGNAL \breg|breg~736_regout\ : std_logic;
SIGNAL \breg|breg~608_regout\ : std_logic;
SIGNAL \breg|breg~2052_combout\ : std_logic;
SIGNAL \breg|breg~2053_combout\ : std_logic;
SIGNAL \breg|breg~576_regout\ : std_logic;
SIGNAL \breg|breg~832_regout\ : std_logic;
SIGNAL \breg|breg~2054_combout\ : std_logic;
SIGNAL \breg|breg~960_regout\ : std_logic;
SIGNAL \breg|breg~704_regout\ : std_logic;
SIGNAL \breg|breg~2055_combout\ : std_logic;
SIGNAL \breg|breg~2056_combout\ : std_logic;
SIGNAL \breg|breg~1024_regout\ : std_logic;
SIGNAL \breg|breg~768_regout\ : std_logic;
SIGNAL \breg|breg~640_regout\ : std_logic;
SIGNAL \breg|breg~896_regout\ : std_logic;
SIGNAL \breg|breg~2050_combout\ : std_logic;
SIGNAL \breg|breg~2051_combout\ : std_logic;
SIGNAL \breg|breg~2059_combout\ : std_logic;
SIGNAL \breg|breg~352_regout\ : std_logic;
SIGNAL \breg|breg~320_regout\ : std_logic;
SIGNAL \breg|breg~2060_combout\ : std_logic;
SIGNAL \breg|breg~2061_combout\ : std_logic;
SIGNAL \breg|breg~448_regout\ : std_logic;
SIGNAL \breg|breg~2067_combout\ : std_logic;
SIGNAL \breg|breg~2068_combout\ : std_logic;
SIGNAL \breg|breg~160_regout\ : std_logic;
SIGNAL \breg|breg~64_regout\ : std_logic;
SIGNAL \breg|breg~2064_combout\ : std_logic;
SIGNAL \breg|breg~2065_combout\ : std_logic;
SIGNAL \breg|breg~224_regout\ : std_logic;
SIGNAL \breg|breg~192_regout\ : std_logic;
SIGNAL \breg|breg~256_regout\ : std_logic;
SIGNAL \breg|breg~2062_combout\ : std_logic;
SIGNAL \breg|breg~2063_combout\ : std_logic;
SIGNAL \breg|breg~2066_combout\ : std_logic;
SIGNAL \breg|breg~2069_combout\ : std_logic;
SIGNAL \breg|regB[26]~15_combout\ : std_logic;
SIGNAL \ula|a32~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~20_combout\ : std_logic;
SIGNAL \ula|Mux17~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~45_combout\ : std_logic;
SIGNAL \ula|Mux9~0_combout\ : std_logic;
SIGNAL \ula|Add0~44_combout\ : std_logic;
SIGNAL \ula|A_B_sum[22]~44_combout\ : std_logic;
SIGNAL \ula|Mux9~1_combout\ : std_logic;
SIGNAL \ula|Mux9~2_combout\ : std_logic;
SIGNAL \ula|Mux9~3_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \ula|Mux13~6_combout\ : std_logic;
SIGNAL \ula|Mux11~2_combout\ : std_logic;
SIGNAL \ula|Mux9~4_combout\ : std_logic;
SIGNAL \ula|Mux9~5_combout\ : std_logic;
SIGNAL \ula|Mux9~6_combout\ : std_logic;
SIGNAL \ula|Mux9~7_combout\ : std_logic;
SIGNAL \ula|Mux9~8_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[22]~22_combout\ : std_logic;
SIGNAL \breg|breg~764_regout\ : std_logic;
SIGNAL \breg|breg~1020_regout\ : std_logic;
SIGNAL \breg|breg~1810_combout\ : std_logic;
SIGNAL \breg|breg~1811_combout\ : std_logic;
SIGNAL \breg|breg~1814_combout\ : std_logic;
SIGNAL \breg|breg~1815_combout\ : std_logic;
SIGNAL \breg|breg~604_regout\ : std_logic;
SIGNAL \breg|breg~732_regout\ : std_logic;
SIGNAL \breg|breg~1812_combout\ : std_logic;
SIGNAL \breg|breg~1813_combout\ : std_logic;
SIGNAL \breg|breg~1816_combout\ : std_logic;
SIGNAL \breg|breg~668_regout\ : std_logic;
SIGNAL \breg|breg~1817_combout\ : std_logic;
SIGNAL \breg|breg~1818_combout\ : std_logic;
SIGNAL \breg|breg~1819_combout\ : std_logic;
SIGNAL \breg|breg~316_regout\ : std_logic;
SIGNAL \breg|breg~1820_combout\ : std_logic;
SIGNAL \breg|breg~380_regout\ : std_logic;
SIGNAL \breg|breg~1821_combout\ : std_logic;
SIGNAL \breg|breg~444_regout\ : std_logic;
SIGNAL \breg|breg~508_regout\ : std_logic;
SIGNAL \breg|breg~1827_combout\ : std_logic;
SIGNAL \breg|breg~1828_combout\ : std_logic;
SIGNAL \breg|breg~1822_combout\ : std_logic;
SIGNAL \breg|breg~1823_combout\ : std_logic;
SIGNAL \breg|breg~1825_combout\ : std_logic;
SIGNAL \breg|breg~1826_combout\ : std_logic;
SIGNAL \breg|breg~1829_combout\ : std_logic;
SIGNAL \breg|regB[22]~3_combout\ : std_logic;
SIGNAL \ula|Mux7~6_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~13_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~69_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~47_combout\ : std_logic;
SIGNAL \ula|Mux7~7_combout\ : std_logic;
SIGNAL \ula|a32~34_combout\ : std_logic;
SIGNAL \ula|Mux7~18_combout\ : std_logic;
SIGNAL \ula|Add0~48_combout\ : std_logic;
SIGNAL \ula|A_B_sum[24]~48_combout\ : std_logic;
SIGNAL \ula|Mux7~9_combout\ : std_logic;
SIGNAL \ula|Mux7~10_combout\ : std_logic;
SIGNAL \ula|Mux7~15_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ula|Mux7~11_combout\ : std_logic;
SIGNAL \ula|Mux7~16_combout\ : std_logic;
SIGNAL \ula|Mux7~17_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[24]~24_combout\ : std_logic;
SIGNAL \breg|breg~382_regout\ : std_logic;
SIGNAL \breg|breg~414_regout\ : std_logic;
SIGNAL \breg|breg~318_regout\ : std_logic;
SIGNAL \breg|breg~2080_combout\ : std_logic;
SIGNAL \breg|breg~2081_combout\ : std_logic;
SIGNAL \breg|breg~2087_combout\ : std_logic;
SIGNAL \breg|breg~2088_combout\ : std_logic;
SIGNAL \breg|breg~158_regout\ : std_logic;
SIGNAL \breg|breg~62_regout\ : std_logic;
SIGNAL \breg|breg~2084_combout\ : std_logic;
SIGNAL \breg|breg~2085_combout\ : std_logic;
SIGNAL \breg|breg~286_regout\ : std_logic;
SIGNAL \breg|breg~2082_combout\ : std_logic;
SIGNAL \breg|breg~2083_combout\ : std_logic;
SIGNAL \breg|breg~2086_combout\ : std_logic;
SIGNAL \breg|breg~2089_combout\ : std_logic;
SIGNAL \breg|breg~1054_regout\ : std_logic;
SIGNAL \breg|breg~926_regout\ : std_logic;
SIGNAL \breg|breg~2078_combout\ : std_logic;
SIGNAL \breg|breg~702_regout\ : std_logic;
SIGNAL \breg|breg~958_regout\ : std_logic;
SIGNAL \breg|breg~574_regout\ : std_logic;
SIGNAL \breg|breg~830_regout\ : std_logic;
SIGNAL \breg|breg~2074_combout\ : std_logic;
SIGNAL \breg|breg~2075_combout\ : std_logic;
SIGNAL \breg|breg~862_regout\ : std_logic;
SIGNAL \breg|breg~990_regout\ : std_logic;
SIGNAL \breg|breg~606_regout\ : std_logic;
SIGNAL \breg|breg~734_regout\ : std_logic;
SIGNAL \breg|breg~2072_combout\ : std_logic;
SIGNAL \breg|breg~2073_combout\ : std_logic;
SIGNAL \breg|breg~2076_combout\ : std_logic;
SIGNAL \breg|breg~2079_combout\ : std_logic;
SIGNAL \breg|regB[24]~16_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[24]~17_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~16_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~31_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~66_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~67_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ula|Mux8~5_combout\ : std_logic;
SIGNAL \ula|Mux8~6_combout\ : std_logic;
SIGNAL \ula|Mux8~7_combout\ : std_logic;
SIGNAL \ula|Mux8~8_combout\ : std_logic;
SIGNAL \ula|a32~33_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~46_combout\ : std_logic;
SIGNAL \ula|Add0~46_combout\ : std_logic;
SIGNAL \ula|A_B_sum[23]~46_combout\ : std_logic;
SIGNAL \ula|Mux8~1_combout\ : std_logic;
SIGNAL \ula|Mux8~2_combout\ : std_logic;
SIGNAL \ula|Mux8~3_combout\ : std_logic;
SIGNAL \ula|Mux8~4_combout\ : std_logic;
SIGNAL \ula|Mux8~9_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[23]~23_combout\ : std_logic;
SIGNAL \breg|breg~1021_regout\ : std_logic;
SIGNAL \breg|breg~637_regout\ : std_logic;
SIGNAL \breg|breg~1772_combout\ : std_logic;
SIGNAL \breg|breg~1773_combout\ : std_logic;
SIGNAL \breg|breg~1774_combout\ : std_logic;
SIGNAL \breg|breg~1775_combout\ : std_logic;
SIGNAL \breg|breg~1776_combout\ : std_logic;
SIGNAL \breg|breg~1777_combout\ : std_logic;
SIGNAL \breg|breg~797_regout\ : std_logic;
SIGNAL \breg|breg~1778_combout\ : std_logic;
SIGNAL \breg|breg~1770_combout\ : std_logic;
SIGNAL \breg|breg~1771_combout\ : std_logic;
SIGNAL \breg|breg~1779_combout\ : std_logic;
SIGNAL \breg|breg~93_regout\ : std_logic;
SIGNAL \breg|breg~1784_combout\ : std_logic;
SIGNAL \breg|breg~1785_combout\ : std_logic;
SIGNAL \breg|breg~413_regout\ : std_logic;
SIGNAL \breg|breg~1783_combout\ : std_logic;
SIGNAL \breg|breg~1786_combout\ : std_logic;
SIGNAL \breg|breg~253_regout\ : std_logic;
SIGNAL \breg|breg~285_regout\ : std_logic;
SIGNAL \breg|breg~221_regout\ : std_logic;
SIGNAL \breg|breg~189_regout\ : std_logic;
SIGNAL \breg|breg~1780_combout\ : std_logic;
SIGNAL \breg|breg~1781_combout\ : std_logic;
SIGNAL \breg|breg~509_regout\ : std_logic;
SIGNAL \breg|breg~1787_combout\ : std_logic;
SIGNAL \breg|breg~1788_combout\ : std_logic;
SIGNAL \breg|breg~1789_combout\ : std_logic;
SIGNAL \breg|regB[23]~1_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[23]~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~6_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~45_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~61_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~62_combout\ : std_logic;
SIGNAL \ula|Mux10~6_combout\ : std_logic;
SIGNAL \ula|Mux10~7_combout\ : std_logic;
SIGNAL \ula|Mux10~8_combout\ : std_logic;
SIGNAL \ula|A_B_sum[21]~42_combout\ : std_logic;
SIGNAL \ula|Add0~42_combout\ : std_logic;
SIGNAL \ula|Mux10~2_combout\ : std_logic;
SIGNAL \ula|Mux10~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~44_combout\ : std_logic;
SIGNAL \ula|Mux18~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~42_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~43_combout\ : std_logic;
SIGNAL \ula|Mux10~4_combout\ : std_logic;
SIGNAL \ula|Mux10~5_combout\ : std_logic;
SIGNAL \ula|Mux10~9_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[21]~21_combout\ : std_logic;
SIGNAL \breg|breg~91_regout\ : std_logic;
SIGNAL \breg|breg~1805_combout\ : std_logic;
SIGNAL \breg|breg~379_regout\ : std_logic;
SIGNAL \breg|breg~315_regout\ : std_logic;
SIGNAL \breg|breg~1802_combout\ : std_logic;
SIGNAL \breg|breg~1803_combout\ : std_logic;
SIGNAL \breg|breg~1806_combout\ : std_logic;
SIGNAL \breg|breg~187_regout\ : std_logic;
SIGNAL \breg|breg~219_regout\ : std_logic;
SIGNAL \breg|breg~1800_combout\ : std_logic;
SIGNAL \breg|breg~1801_combout\ : std_logic;
SIGNAL \breg|breg~443_regout\ : std_logic;
SIGNAL \breg|breg~475_regout\ : std_logic;
SIGNAL \breg|breg~1807_combout\ : std_logic;
SIGNAL \breg|breg~539_regout\ : std_logic;
SIGNAL \breg|breg~507_regout\ : std_logic;
SIGNAL \breg|breg~1808_combout\ : std_logic;
SIGNAL \breg|breg~1809_combout\ : std_logic;
SIGNAL \breg|breg~891_regout\ : std_logic;
SIGNAL \breg|breg~1792_combout\ : std_logic;
SIGNAL \breg|breg~1793_combout\ : std_logic;
SIGNAL \breg|breg~571_regout\ : std_logic;
SIGNAL \breg|breg~1794_combout\ : std_logic;
SIGNAL \breg|breg~1795_combout\ : std_logic;
SIGNAL \breg|breg~1796_combout\ : std_logic;
SIGNAL \breg|breg~859_regout\ : std_logic;
SIGNAL \breg|breg~603_regout\ : std_logic;
SIGNAL \breg|breg~1790_combout\ : std_logic;
SIGNAL \breg|breg~1791_combout\ : std_logic;
SIGNAL \breg|breg~1797_combout\ : std_logic;
SIGNAL \breg|breg~1798_combout\ : std_logic;
SIGNAL \breg|breg~1799_combout\ : std_logic;
SIGNAL \breg|regB[21]~2_combout\ : std_logic;
SIGNAL \ula|a32~30_combout\ : std_logic;
SIGNAL \ula|A_B_sum[20]~40_combout\ : std_logic;
SIGNAL \ula|Add0~40_combout\ : std_logic;
SIGNAL \ula|Mux11~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~58_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~40_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~41_combout\ : std_logic;
SIGNAL \ula|Mux11~5_combout\ : std_logic;
SIGNAL \ula|Mux11~6_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~59_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ula|Mux11~11_combout\ : std_logic;
SIGNAL \ula|Mux11~7_combout\ : std_logic;
SIGNAL \ula|Mux11~8_combout\ : std_logic;
SIGNAL \ula|Mux11~9_combout\ : std_logic;
SIGNAL \ula|Mux11~10_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[20]~20_combout\ : std_logic;
SIGNAL \breg|breg~762_regout\ : std_logic;
SIGNAL \breg|breg~1830_combout\ : std_logic;
SIGNAL \breg|breg~1831_combout\ : std_logic;
SIGNAL \breg|breg~858_regout\ : std_logic;
SIGNAL \breg|breg~602_regout\ : std_logic;
SIGNAL \breg|breg~1832_combout\ : std_logic;
SIGNAL \breg|breg~1833_combout\ : std_logic;
SIGNAL \breg|breg~1836_combout\ : std_logic;
SIGNAL \breg|breg~1837_combout\ : std_logic;
SIGNAL \breg|breg~1838_combout\ : std_logic;
SIGNAL \breg|breg~1839_combout\ : std_logic;
SIGNAL \breg|breg~442_regout\ : std_logic;
SIGNAL \breg|breg~1847_combout\ : std_logic;
SIGNAL \breg|breg~1848_combout\ : std_logic;
SIGNAL \breg|breg~410_regout\ : std_logic;
SIGNAL \breg|breg~314_regout\ : std_logic;
SIGNAL \breg|breg~346_regout\ : std_logic;
SIGNAL \breg|breg~1840_combout\ : std_logic;
SIGNAL \breg|breg~1841_combout\ : std_logic;
SIGNAL \breg|breg~1845_combout\ : std_logic;
SIGNAL \breg|breg~218_regout\ : std_logic;
SIGNAL \breg|breg~186_regout\ : std_logic;
SIGNAL \breg|breg~250_regout\ : std_logic;
SIGNAL \breg|breg~1842_combout\ : std_logic;
SIGNAL \breg|breg~1843_combout\ : std_logic;
SIGNAL \breg|breg~1846_combout\ : std_logic;
SIGNAL \breg|breg~1849_combout\ : std_logic;
SIGNAL \breg|regB[20]~4_combout\ : std_logic;
SIGNAL \ula|a32~39_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \ula|Mux7~12_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \ula|Mux4~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \ula|Mux4~3_combout\ : std_logic;
SIGNAL \ula|Mux4~11_combout\ : std_logic;
SIGNAL \ula|a32~40_combout\ : std_logic;
SIGNAL \ula|Mux4~4_combout\ : std_logic;
SIGNAL \ula|A_B_sum[27]~54_combout\ : std_logic;
SIGNAL \ula|Add0~54_combout\ : std_logic;
SIGNAL \ula|Mux4~5_combout\ : std_logic;
SIGNAL \ula|Mux4~6_combout\ : std_logic;
SIGNAL \ula|Mux4~7_combout\ : std_logic;
SIGNAL \ula|Mux4~8_combout\ : std_logic;
SIGNAL \ula|Mux4~9_combout\ : std_logic;
SIGNAL \ula|Mux4~10_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[27]~27_combout\ : std_logic;
SIGNAL \breg|breg~289_regout\ : std_logic;
SIGNAL \breg|breg~257_regout\ : std_logic;
SIGNAL \breg|breg~2020_combout\ : std_logic;
SIGNAL \breg|breg~2021_combout\ : std_logic;
SIGNAL \breg|breg~449_regout\ : std_logic;
SIGNAL \breg|breg~2027_combout\ : std_logic;
SIGNAL \breg|breg~2028_combout\ : std_logic;
SIGNAL \breg|breg~2029_combout\ : std_logic;
SIGNAL \breg|breg~2011_combout\ : std_logic;
SIGNAL \breg|breg~2015_combout\ : std_logic;
SIGNAL \breg|breg~897_regout\ : std_logic;
SIGNAL \breg|breg~641_regout\ : std_logic;
SIGNAL \breg|breg~2012_combout\ : std_logic;
SIGNAL \breg|breg~2013_combout\ : std_logic;
SIGNAL \breg|breg~2016_combout\ : std_logic;
SIGNAL \breg|breg~2019_combout\ : std_logic;
SIGNAL \breg|regB[27]~13_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[27]~14_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~15_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~17_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~18_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~11_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~12_combout\ : std_logic;
SIGNAL \ula|Mux15~4_combout\ : std_logic;
SIGNAL \ula|Mux15~10_combout\ : std_logic;
SIGNAL \ula|Mux15~11_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[16]~16_combout\ : std_logic;
SIGNAL \breg|breg~470_regout\ : std_logic;
SIGNAL \breg|breg~438_regout\ : std_logic;
SIGNAL \breg|breg~1927_combout\ : std_logic;
SIGNAL \breg|breg~534_regout\ : std_logic;
SIGNAL \breg|breg~1928_combout\ : std_logic;
SIGNAL \breg|breg~1924_combout\ : std_logic;
SIGNAL \breg|breg~1925_combout\ : std_logic;
SIGNAL \breg|breg~182_regout\ : std_logic;
SIGNAL \breg|breg~246_regout\ : std_logic;
SIGNAL \breg|breg~1922_combout\ : std_logic;
SIGNAL \breg|breg~1923_combout\ : std_logic;
SIGNAL \breg|breg~1926_combout\ : std_logic;
SIGNAL \breg|breg~406_regout\ : std_logic;
SIGNAL \breg|breg~1920_combout\ : std_logic;
SIGNAL \breg|breg~1921_combout\ : std_logic;
SIGNAL \breg|breg~1929_combout\ : std_logic;
SIGNAL \breg|breg~662_regout\ : std_logic;
SIGNAL \breg|breg~1917_combout\ : std_logic;
SIGNAL \breg|breg~1918_combout\ : std_logic;
SIGNAL \breg|breg~694_regout\ : std_logic;
SIGNAL \breg|breg~566_regout\ : std_logic;
SIGNAL \breg|breg~822_regout\ : std_logic;
SIGNAL \breg|breg~1914_combout\ : std_logic;
SIGNAL \breg|breg~1915_combout\ : std_logic;
SIGNAL \breg|breg~982_regout\ : std_logic;
SIGNAL \breg|breg~598_regout\ : std_logic;
SIGNAL \breg|breg~1912_combout\ : std_logic;
SIGNAL \breg|breg~1913_combout\ : std_logic;
SIGNAL \breg|breg~1916_combout\ : std_logic;
SIGNAL \breg|breg~1919_combout\ : std_logic;
SIGNAL \breg|regB[16]~8_combout\ : std_logic;
SIGNAL \ula|Mux14~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~46_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~47_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~48_combout\ : std_logic;
SIGNAL \ula|Mux14~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \ula|Mux14~6_combout\ : std_logic;
SIGNAL \ula|Mux14~7_combout\ : std_logic;
SIGNAL \ula|a32~27_combout\ : std_logic;
SIGNAL \ula|Add0~34_combout\ : std_logic;
SIGNAL \ula|A_B_sum[17]~34_combout\ : std_logic;
SIGNAL \ula|Mux14~0_combout\ : std_logic;
SIGNAL \ula|Mux14~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~11_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~14_combout\ : std_logic;
SIGNAL \ula|Mux14~2_combout\ : std_logic;
SIGNAL \ula|Mux14~3_combout\ : std_logic;
SIGNAL \ula|Mux14~8_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[17]~17_combout\ : std_logic;
SIGNAL \breg|breg~759_regout\ : std_logic;
SIGNAL \breg|breg~631_regout\ : std_logic;
SIGNAL \breg|breg~1424_combout\ : std_logic;
SIGNAL \breg|breg~887_regout\ : std_logic;
SIGNAL \breg|breg~1015_regout\ : std_logic;
SIGNAL \breg|breg~1425_combout\ : std_logic;
SIGNAL \breg|breg~951_regout\ : std_logic;
SIGNAL \breg|breg~567_regout\ : std_logic;
SIGNAL \breg|breg~695_regout\ : std_logic;
SIGNAL \breg|breg~1426_combout\ : std_logic;
SIGNAL \breg|breg~1427_combout\ : std_logic;
SIGNAL \breg|breg~1428_combout\ : std_logic;
SIGNAL \breg|breg~791_regout\ : std_logic;
SIGNAL \breg|breg~919_regout\ : std_logic;
SIGNAL \breg|breg~663_regout\ : std_logic;
SIGNAL \breg|breg~1429_combout\ : std_logic;
SIGNAL \breg|breg~1430_combout\ : std_logic;
SIGNAL \breg|breg~1431_combout\ : std_logic;
SIGNAL \breg|breg~1432_combout\ : std_logic;
SIGNAL \breg|breg~247_regout\ : std_logic;
SIGNAL \breg|breg~1433_combout\ : std_logic;
SIGNAL \breg|breg~1440_combout\ : std_logic;
SIGNAL \breg|breg~1434_combout\ : std_logic;
SIGNAL \breg|breg~1435_combout\ : std_logic;
SIGNAL \breg|breg~151_regout\ : std_logic;
SIGNAL \breg|breg~1436_combout\ : std_logic;
SIGNAL \breg|breg~1437_combout\ : std_logic;
SIGNAL \breg|breg~1438_combout\ : std_logic;
SIGNAL \breg|breg~1441_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[17]~20_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ula|Mux29~15_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~76_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ula|Mux17~2_combout\ : std_logic;
SIGNAL \ula|A_B_sum[14]~28_combout\ : std_logic;
SIGNAL \ula|Add0~28_combout\ : std_logic;
SIGNAL \ula|Mux17~4_combout\ : std_logic;
SIGNAL \ula|a32~26_combout\ : std_logic;
SIGNAL \ula|Mux17~5_combout\ : std_logic;
SIGNAL \ula|Mux17~6_combout\ : std_logic;
SIGNAL \ula|Mux17~7_combout\ : std_logic;
SIGNAL \ula|Mux17~8_combout\ : std_logic;
SIGNAL \ula|Mux17~9_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[14]~14_combout\ : std_logic;
SIGNAL \breg|breg~852_regout\ : std_logic;
SIGNAL \breg|breg~596_regout\ : std_logic;
SIGNAL \breg|breg~724_regout\ : std_logic;
SIGNAL \breg|breg~2132_combout\ : std_logic;
SIGNAL \breg|breg~2133_combout\ : std_logic;
SIGNAL \breg|breg~564_regout\ : std_logic;
SIGNAL \breg|breg~2134_combout\ : std_logic;
SIGNAL \breg|breg~2135_combout\ : std_logic;
SIGNAL \breg|breg~2136_combout\ : std_logic;
SIGNAL \breg|breg~788_regout\ : std_logic;
SIGNAL \breg|breg~660_regout\ : std_logic;
SIGNAL \breg|breg~2137_combout\ : std_logic;
SIGNAL \breg|breg~2138_combout\ : std_logic;
SIGNAL \breg|breg~628_regout\ : std_logic;
SIGNAL \breg|breg~2130_combout\ : std_logic;
SIGNAL \breg|breg~2131_combout\ : std_logic;
SIGNAL \breg|breg~2139_combout\ : std_logic;
SIGNAL \breg|breg~2147_combout\ : std_logic;
SIGNAL \breg|breg~2148_combout\ : std_logic;
SIGNAL \breg|breg~212_regout\ : std_logic;
SIGNAL \breg|breg~2142_combout\ : std_logic;
SIGNAL \breg|breg~2143_combout\ : std_logic;
SIGNAL \breg|breg~2146_combout\ : std_logic;
SIGNAL \breg|breg~2149_combout\ : std_logic;
SIGNAL \breg|regB[14]~19_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~63_combout\ : std_logic;
SIGNAL \ula|Mux18~1_combout\ : std_logic;
SIGNAL \ula|a32~23_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~52_combout\ : std_logic;
SIGNAL \ula|Mux29~19_combout\ : std_logic;
SIGNAL \ula|a32~24_combout\ : std_logic;
SIGNAL \ula|A_B_sum[13]~26_combout\ : std_logic;
SIGNAL \ula|Add0~26_combout\ : std_logic;
SIGNAL \ula|Mux18~3_combout\ : std_logic;
SIGNAL \ula|Mux18~4_combout\ : std_logic;
SIGNAL \ula|Mux18~5_combout\ : std_logic;
SIGNAL \ula|Mux18~2_combout\ : std_logic;
SIGNAL \ula|Mux18~6_combout\ : std_logic;
SIGNAL \ula|Mux18~7_combout\ : std_logic;
SIGNAL \ula|Mux18~8_combout\ : std_logic;
SIGNAL \ula|Mux18~9_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[13]~13_combout\ : std_logic;
SIGNAL \breg|breg~211_regout\ : std_logic;
SIGNAL \breg|breg~179_regout\ : std_logic;
SIGNAL \breg|breg~1512_combout\ : std_logic;
SIGNAL \breg|breg~275_regout\ : std_logic;
SIGNAL \breg|breg~1513_combout\ : std_logic;
SIGNAL \breg|breg~1520_combout\ : std_logic;
SIGNAL \breg|breg~1516_combout\ : std_logic;
SIGNAL \breg|breg~1517_combout\ : std_logic;
SIGNAL \breg|breg~1514_combout\ : std_logic;
SIGNAL \breg|breg~1515_combout\ : std_logic;
SIGNAL \breg|breg~1518_combout\ : std_logic;
SIGNAL \breg|breg~1521_combout\ : std_logic;
SIGNAL \breg|breg~1503_combout\ : std_logic;
SIGNAL \breg|breg~659_regout\ : std_logic;
SIGNAL \breg|breg~915_regout\ : std_logic;
SIGNAL \breg|breg~1509_combout\ : std_logic;
SIGNAL \breg|breg~787_regout\ : std_logic;
SIGNAL \breg|breg~1510_combout\ : std_logic;
SIGNAL \breg|breg~1504_combout\ : std_logic;
SIGNAL \breg|breg~1505_combout\ : std_logic;
SIGNAL \breg|breg~1506_combout\ : std_logic;
SIGNAL \breg|breg~1507_combout\ : std_logic;
SIGNAL \breg|breg~1508_combout\ : std_logic;
SIGNAL \breg|breg~1511_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[13]~24_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ula|Mux12~10_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~21_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~35_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~53_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~54_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~55_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~56_combout\ : std_logic;
SIGNAL \ula|Mux12~6_combout\ : std_logic;
SIGNAL \ula|Mux12~7_combout\ : std_logic;
SIGNAL \ula|Mux12~8_combout\ : std_logic;
SIGNAL \ula|a32~29_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~36_combout\ : std_logic;
SIGNAL \ula|A_B_sum[19]~38_combout\ : std_logic;
SIGNAL \ula|Add0~38_combout\ : std_logic;
SIGNAL \ula|Mux12~2_combout\ : std_logic;
SIGNAL \ula|Mux12~3_combout\ : std_logic;
SIGNAL \ula|Mux12~4_combout\ : std_logic;
SIGNAL \ula|Mux12~5_combout\ : std_logic;
SIGNAL \ula|Mux12~9_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[19]~19_combout\ : std_logic;
SIGNAL \breg|breg~665_regout\ : std_logic;
SIGNAL \breg|breg~921_regout\ : std_logic;
SIGNAL \breg|breg~1857_combout\ : std_logic;
SIGNAL \breg|breg~1049_regout\ : std_logic;
SIGNAL \breg|breg~793_regout\ : std_logic;
SIGNAL \breg|breg~1858_combout\ : std_logic;
SIGNAL \breg|breg~1017_regout\ : std_logic;
SIGNAL \breg|breg~889_regout\ : std_logic;
SIGNAL \breg|breg~633_regout\ : std_logic;
SIGNAL \breg|breg~1852_combout\ : std_logic;
SIGNAL \breg|breg~1853_combout\ : std_logic;
SIGNAL \breg|breg~825_regout\ : std_logic;
SIGNAL \breg|breg~569_regout\ : std_logic;
SIGNAL \breg|breg~697_regout\ : std_logic;
SIGNAL \breg|breg~1854_combout\ : std_logic;
SIGNAL \breg|breg~1855_combout\ : std_logic;
SIGNAL \breg|breg~1856_combout\ : std_logic;
SIGNAL \breg|breg~985_regout\ : std_logic;
SIGNAL \breg|breg~729_regout\ : std_logic;
SIGNAL \breg|breg~601_regout\ : std_logic;
SIGNAL \breg|breg~1850_combout\ : std_logic;
SIGNAL \breg|breg~1851_combout\ : std_logic;
SIGNAL \breg|breg~1859_combout\ : std_logic;
SIGNAL \breg|breg~89_regout\ : std_logic;
SIGNAL \breg|breg~1864_combout\ : std_logic;
SIGNAL \breg|breg~1865_combout\ : std_logic;
SIGNAL \breg|breg~313_regout\ : std_logic;
SIGNAL \breg|breg~377_regout\ : std_logic;
SIGNAL \breg|breg~1862_combout\ : std_logic;
SIGNAL \breg|breg~1863_combout\ : std_logic;
SIGNAL \breg|breg~1866_combout\ : std_logic;
SIGNAL \breg|breg~1860_combout\ : std_logic;
SIGNAL \breg|breg~1861_combout\ : std_logic;
SIGNAL \breg|breg~537_regout\ : std_logic;
SIGNAL \breg|breg~441_regout\ : std_logic;
SIGNAL \breg|breg~1867_combout\ : std_logic;
SIGNAL \breg|breg~1868_combout\ : std_logic;
SIGNAL \breg|breg~1869_combout\ : std_logic;
SIGNAL \breg|regB[19]~5_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \ula|Mux1~8_combout\ : std_logic;
SIGNAL \ula|Mux1~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \ula|Mux1~3_combout\ : std_logic;
SIGNAL \ula|Mux1~4_combout\ : std_logic;
SIGNAL \breg|breg~164_regout\ : std_logic;
SIGNAL \breg|breg~132_regout\ : std_logic;
SIGNAL \breg|breg~68_regout\ : std_logic;
SIGNAL \breg|breg~100_regout\ : std_logic;
SIGNAL \breg|breg~1166_combout\ : std_logic;
SIGNAL \breg|breg~1167_combout\ : std_logic;
SIGNAL \breg|breg~260_regout\ : std_logic;
SIGNAL \breg|breg~1164_combout\ : std_logic;
SIGNAL \breg|breg~292_regout\ : std_logic;
SIGNAL \breg|breg~228_regout\ : std_logic;
SIGNAL \breg|breg~1165_combout\ : std_logic;
SIGNAL \breg|breg~1168_combout\ : std_logic;
SIGNAL \breg|breg~484_regout\ : std_logic;
SIGNAL \breg|breg~548_regout\ : std_logic;
SIGNAL \breg|breg~452_regout\ : std_logic;
SIGNAL \breg|breg~516_regout\ : std_logic;
SIGNAL \breg|breg~1169_combout\ : std_logic;
SIGNAL \breg|breg~1170_combout\ : std_logic;
SIGNAL \breg|breg~1171_combout\ : std_logic;
SIGNAL \breg|breg~772_regout\ : std_logic;
SIGNAL \breg|breg~900_regout\ : std_logic;
SIGNAL \breg|breg~644_regout\ : std_logic;
SIGNAL \breg|breg~1172_combout\ : std_logic;
SIGNAL \breg|breg~1173_combout\ : std_logic;
SIGNAL \breg|breg~964_regout\ : std_logic;
SIGNAL \breg|breg~708_regout\ : std_logic;
SIGNAL \breg|breg~836_regout\ : std_logic;
SIGNAL \breg|breg~1176_combout\ : std_logic;
SIGNAL \breg|breg~1177_combout\ : std_logic;
SIGNAL \breg|breg~868_regout\ : std_logic;
SIGNAL \breg|breg~740_regout\ : std_logic;
SIGNAL \breg|breg~612_regout\ : std_logic;
SIGNAL \breg|breg~1174_combout\ : std_logic;
SIGNAL \breg|breg~1175_combout\ : std_logic;
SIGNAL \breg|breg~1178_combout\ : std_logic;
SIGNAL \breg|breg~1181_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[30]~7_combout\ : std_logic;
SIGNAL \ula|A_B_sum[29]~59\ : std_logic;
SIGNAL \ula|A_B_sum[30]~60_combout\ : std_logic;
SIGNAL \ula|Add0~59\ : std_logic;
SIGNAL \ula|Add0~60_combout\ : std_logic;
SIGNAL \ula|Mux1~5_combout\ : std_logic;
SIGNAL \ula|Mux1~6_combout\ : std_logic;
SIGNAL \ula|Mux1~7_combout\ : std_logic;
SIGNAL \ula|Mux1~9_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[30]~30_combout\ : std_logic;
SIGNAL \breg|breg~580_regout\ : std_logic;
SIGNAL \breg|breg~1994_combout\ : std_logic;
SIGNAL \breg|breg~1995_combout\ : std_logic;
SIGNAL \breg|breg~996_regout\ : std_logic;
SIGNAL \breg|breg~1992_combout\ : std_logic;
SIGNAL \breg|breg~1993_combout\ : std_logic;
SIGNAL \breg|breg~1996_combout\ : std_logic;
SIGNAL \breg|breg~1060_regout\ : std_logic;
SIGNAL \breg|breg~676_regout\ : std_logic;
SIGNAL \breg|breg~804_regout\ : std_logic;
SIGNAL \breg|breg~1997_combout\ : std_logic;
SIGNAL \breg|breg~1998_combout\ : std_logic;
SIGNAL \breg|breg~1028_regout\ : std_logic;
SIGNAL \breg|breg~1990_combout\ : std_logic;
SIGNAL \breg|breg~1991_combout\ : std_logic;
SIGNAL \breg|breg~1999_combout\ : std_logic;
SIGNAL \breg|breg~2004_combout\ : std_logic;
SIGNAL \breg|breg~2005_combout\ : std_logic;
SIGNAL \breg|breg~196_regout\ : std_logic;
SIGNAL \breg|breg~2002_combout\ : std_logic;
SIGNAL \breg|breg~2003_combout\ : std_logic;
SIGNAL \breg|breg~2006_combout\ : std_logic;
SIGNAL \breg|breg~2007_combout\ : std_logic;
SIGNAL \breg|breg~2008_combout\ : std_logic;
SIGNAL \breg|breg~2009_combout\ : std_logic;
SIGNAL \breg|regB[30]~12_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[30]~13_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~33_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~34_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~50_combout\ : std_logic;
SIGNAL \ula|Mux20~11_combout\ : std_logic;
SIGNAL \ula|a32~20_combout\ : std_logic;
SIGNAL \ula|A_B_sum[11]~22_combout\ : std_logic;
SIGNAL \ula|Add0~22_combout\ : std_logic;
SIGNAL \ula|Mux20~2_combout\ : std_logic;
SIGNAL \ula|Mux20~3_combout\ : std_logic;
SIGNAL \ula|Mux20~4_combout\ : std_logic;
SIGNAL \ula|Mux20~5_combout\ : std_logic;
SIGNAL \ula|Mux20~6_combout\ : std_logic;
SIGNAL \ula|Mux20~7_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~27_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~38_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~29_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~39_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~57_combout\ : std_logic;
SIGNAL \ula|Mux20~8_combout\ : std_logic;
SIGNAL \ula|Mux20~9_combout\ : std_logic;
SIGNAL \ula|Mux20~10_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[11]~11_combout\ : std_logic;
SIGNAL \breg|breg~721_regout\ : std_logic;
SIGNAL \breg|breg~977_regout\ : std_logic;
SIGNAL \breg|breg~593_regout\ : std_logic;
SIGNAL \breg|breg~849_regout\ : std_logic;
SIGNAL \breg|breg~2310_combout\ : std_logic;
SIGNAL \breg|breg~2311_combout\ : std_logic;
SIGNAL \breg|breg~1009_regout\ : std_logic;
SIGNAL \breg|breg~625_regout\ : std_logic;
SIGNAL \breg|breg~753_regout\ : std_logic;
SIGNAL \breg|breg~2312_combout\ : std_logic;
SIGNAL \breg|breg~2313_combout\ : std_logic;
SIGNAL \breg|breg~817_regout\ : std_logic;
SIGNAL \breg|breg~689_regout\ : std_logic;
SIGNAL \breg|breg~561_regout\ : std_logic;
SIGNAL \breg|breg~2314_combout\ : std_logic;
SIGNAL \breg|breg~2315_combout\ : std_logic;
SIGNAL \breg|breg~2316_combout\ : std_logic;
SIGNAL \breg|breg~1041_regout\ : std_logic;
SIGNAL \breg|breg~785_regout\ : std_logic;
SIGNAL \breg|breg~2318_combout\ : std_logic;
SIGNAL \breg|breg~2319_combout\ : std_logic;
SIGNAL \breg|breg~2328_combout\ : std_logic;
SIGNAL \breg|breg~241_regout\ : std_logic;
SIGNAL \breg|breg~273_regout\ : std_logic;
SIGNAL \breg|breg~177_regout\ : std_logic;
SIGNAL \breg|breg~2320_combout\ : std_logic;
SIGNAL \breg|breg~2321_combout\ : std_logic;
SIGNAL \breg|breg~81_regout\ : std_logic;
SIGNAL \breg|breg~2324_combout\ : std_logic;
SIGNAL \breg|breg~2325_combout\ : std_logic;
SIGNAL \breg|breg~305_regout\ : std_logic;
SIGNAL \breg|breg~369_regout\ : std_logic;
SIGNAL \breg|breg~2322_combout\ : std_logic;
SIGNAL \breg|breg~2323_combout\ : std_logic;
SIGNAL \breg|breg~2326_combout\ : std_logic;
SIGNAL \breg|breg~2329_combout\ : std_logic;
SIGNAL \breg|regB[11]~28_combout\ : std_logic;
SIGNAL \ula|a32~17_combout\ : std_logic;
SIGNAL \ula|A_B_sum[10]~20_combout\ : std_logic;
SIGNAL \ula|Add0~20_combout\ : std_logic;
SIGNAL \ula|Mux21~4_combout\ : std_logic;
SIGNAL \ula|a32~18_combout\ : std_logic;
SIGNAL \ula|Mux21~5_combout\ : std_logic;
SIGNAL \ula|Mux21~11_combout\ : std_logic;
SIGNAL \ula|Mux21~6_combout\ : std_logic;
SIGNAL \ula|Mux21~7_combout\ : std_logic;
SIGNAL \ula|Mux21~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~22_combout\ : std_logic;
SIGNAL \ula|Mux21~2_combout\ : std_logic;
SIGNAL \ula|Mux21~9_combout\ : std_logic;
SIGNAL \ula|Mux21~10_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[10]~10_combout\ : std_logic;
SIGNAL \breg|breg~368_regout\ : std_logic;
SIGNAL \breg|breg~2360_combout\ : std_logic;
SIGNAL \breg|breg~2361_combout\ : std_logic;
SIGNAL \breg|breg~176_regout\ : std_logic;
SIGNAL \breg|breg~2362_combout\ : std_logic;
SIGNAL \breg|breg~2363_combout\ : std_logic;
SIGNAL \breg|breg~2364_combout\ : std_logic;
SIGNAL \breg|breg~2365_combout\ : std_logic;
SIGNAL \breg|breg~2366_combout\ : std_logic;
SIGNAL \breg|breg~2367_combout\ : std_logic;
SIGNAL \breg|breg~2368_combout\ : std_logic;
SIGNAL \breg|breg~2369_combout\ : std_logic;
SIGNAL \breg|breg~1008_regout\ : std_logic;
SIGNAL \breg|breg~752_regout\ : std_logic;
SIGNAL \breg|breg~624_regout\ : std_logic;
SIGNAL \breg|breg~880_regout\ : std_logic;
SIGNAL \breg|breg~2350_combout\ : std_logic;
SIGNAL \breg|breg~2351_combout\ : std_logic;
SIGNAL \breg|breg~1040_regout\ : std_logic;
SIGNAL \breg|breg~2357_combout\ : std_logic;
SIGNAL \breg|breg~2358_combout\ : std_logic;
SIGNAL \breg|breg~2359_combout\ : std_logic;
SIGNAL \breg|regB[10]~30_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[7]~7_combout\ : std_logic;
SIGNAL \breg|breg~1037_regout\ : std_logic;
SIGNAL \breg|breg~781_regout\ : std_logic;
SIGNAL \breg|breg~2177_combout\ : std_logic;
SIGNAL \breg|breg~2178_combout\ : std_logic;
SIGNAL \breg|breg~2170_combout\ : std_logic;
SIGNAL \breg|breg~2171_combout\ : std_logic;
SIGNAL \breg|breg~2174_combout\ : std_logic;
SIGNAL \breg|breg~2175_combout\ : std_logic;
SIGNAL \breg|breg~1005_regout\ : std_logic;
SIGNAL \breg|breg~2172_combout\ : std_logic;
SIGNAL \breg|breg~2173_combout\ : std_logic;
SIGNAL \breg|breg~2176_combout\ : std_logic;
SIGNAL \breg|breg~2179_combout\ : std_logic;
SIGNAL \breg|breg~269_regout\ : std_logic;
SIGNAL \breg|breg~173_regout\ : std_logic;
SIGNAL \breg|breg~2180_combout\ : std_logic;
SIGNAL \breg|breg~2181_combout\ : std_logic;
SIGNAL \breg|breg~493_regout\ : std_logic;
SIGNAL \breg|breg~2187_combout\ : std_logic;
SIGNAL \breg|breg~2188_combout\ : std_logic;
SIGNAL \breg|breg~2184_combout\ : std_logic;
SIGNAL \breg|breg~77_regout\ : std_logic;
SIGNAL \breg|breg~2185_combout\ : std_logic;
SIGNAL \breg|breg~301_regout\ : std_logic;
SIGNAL \breg|breg~365_regout\ : std_logic;
SIGNAL \breg|breg~2182_combout\ : std_logic;
SIGNAL \breg|breg~2183_combout\ : std_logic;
SIGNAL \breg|breg~2186_combout\ : std_logic;
SIGNAL \breg|breg~2189_combout\ : std_logic;
SIGNAL \breg|regB[7]~21_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[5]~5_combout\ : std_logic;
SIGNAL \breg|breg~491_regout\ : std_logic;
SIGNAL \breg|breg~523_regout\ : std_logic;
SIGNAL \breg|breg~427_regout\ : std_logic;
SIGNAL \breg|breg~459_regout\ : std_logic;
SIGNAL \breg|breg~2227_combout\ : std_logic;
SIGNAL \breg|breg~2228_combout\ : std_logic;
SIGNAL \breg|breg~2222_combout\ : std_logic;
SIGNAL \breg|breg~2223_combout\ : std_logic;
SIGNAL \breg|breg~2224_combout\ : std_logic;
SIGNAL \breg|breg~2225_combout\ : std_logic;
SIGNAL \breg|breg~2226_combout\ : std_logic;
SIGNAL \breg|breg~235_regout\ : std_logic;
SIGNAL \breg|breg~2220_combout\ : std_logic;
SIGNAL \breg|breg~2221_combout\ : std_logic;
SIGNAL \breg|breg~2229_combout\ : std_logic;
SIGNAL \breg|regB[5]~23_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[9]~9_combout\ : std_logic;
SIGNAL \breg|breg~591_regout\ : std_logic;
SIGNAL \breg|breg~1582_combout\ : std_logic;
SIGNAL \breg|breg~719_regout\ : std_logic;
SIGNAL \breg|breg~1583_combout\ : std_logic;
SIGNAL \breg|breg~1586_combout\ : std_logic;
SIGNAL \breg|breg~1587_combout\ : std_logic;
SIGNAL \breg|breg~879_regout\ : std_logic;
SIGNAL \breg|breg~751_regout\ : std_logic;
SIGNAL \breg|breg~1584_combout\ : std_logic;
SIGNAL \breg|breg~1585_combout\ : std_logic;
SIGNAL \breg|breg~1588_combout\ : std_logic;
SIGNAL \breg|breg~1591_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[9]~28_combout\ : std_logic;
SIGNAL \ula|a32~15_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~13_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~48_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~70_combout\ : std_logic;
SIGNAL \ula|a32~16_combout\ : std_logic;
SIGNAL \ula|A_B_sum[9]~18_combout\ : std_logic;
SIGNAL \ula|Add0~18_combout\ : std_logic;
SIGNAL \ula|Mux22~5_combout\ : std_logic;
SIGNAL \ula|Mux22~6_combout\ : std_logic;
SIGNAL \ula|Mux22~7_combout\ : std_logic;
SIGNAL \ula|Mux22~8_combout\ : std_logic;
SIGNAL \ula|Mux22~9_combout\ : std_logic;
SIGNAL \ula|Mux22~10_combout\ : std_logic;
SIGNAL \ula|Mux22~11_combout\ : std_logic;
SIGNAL \ula|Mux16~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~68_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~77_combout\ : std_logic;
SIGNAL \ula|Mux30~1_combout\ : std_logic;
SIGNAL \ula|Mux16~3_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \ula|Mux16~2_combout\ : std_logic;
SIGNAL \ula|Mux16~4_combout\ : std_logic;
SIGNAL \ula|Mux16~5_combout\ : std_logic;
SIGNAL \ula|Mux16~8_combout\ : std_logic;
SIGNAL \ula|Mux16~9_combout\ : std_logic;
SIGNAL \ula|Mux16~10_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[15]~15_combout\ : std_logic;
SIGNAL \breg|breg~533_regout\ : std_logic;
SIGNAL \breg|breg~501_regout\ : std_logic;
SIGNAL \breg|breg~2107_combout\ : std_logic;
SIGNAL \breg|breg~2108_combout\ : std_logic;
SIGNAL \breg|breg~2104_combout\ : std_logic;
SIGNAL \breg|breg~2105_combout\ : std_logic;
SIGNAL \breg|breg~2102_combout\ : std_logic;
SIGNAL \breg|breg~2103_combout\ : std_logic;
SIGNAL \breg|breg~2106_combout\ : std_logic;
SIGNAL \breg|breg~2109_combout\ : std_logic;
SIGNAL \breg|breg~2090_combout\ : std_logic;
SIGNAL \breg|breg~2091_combout\ : std_logic;
SIGNAL \breg|breg~1045_regout\ : std_logic;
SIGNAL \breg|breg~2098_combout\ : std_logic;
SIGNAL \breg|breg~821_regout\ : std_logic;
SIGNAL \breg|breg~2094_combout\ : std_logic;
SIGNAL \breg|breg~2095_combout\ : std_logic;
SIGNAL \breg|breg~2092_combout\ : std_logic;
SIGNAL \breg|breg~2093_combout\ : std_logic;
SIGNAL \breg|breg~2096_combout\ : std_logic;
SIGNAL \breg|breg~2099_combout\ : std_logic;
SIGNAL \breg|regB[15]~17_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[15]~18_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~21_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~23_combout\ : std_logic;
SIGNAL \ula|Mux23~8_combout\ : std_logic;
SIGNAL \ula|Mux23~9_combout\ : std_logic;
SIGNAL \ula|a32~13_combout\ : std_logic;
SIGNAL \ula|Mux15~0_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ula|Mux23~11_combout\ : std_logic;
SIGNAL \ula|a32~14_combout\ : std_logic;
SIGNAL \ula|A_B_sum[8]~16_combout\ : std_logic;
SIGNAL \ula|Add0~16_combout\ : std_logic;
SIGNAL \ula|Mux23~3_combout\ : std_logic;
SIGNAL \ula|Mux23~4_combout\ : std_logic;
SIGNAL \ula|Mux23~5_combout\ : std_logic;
SIGNAL \ula|Mux23~6_combout\ : std_logic;
SIGNAL \ula|Mux23~7_combout\ : std_logic;
SIGNAL \ula|Mux23~10_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[8]~8_combout\ : std_logic;
SIGNAL \breg|breg~1006_regout\ : std_logic;
SIGNAL \breg|breg~2370_combout\ : std_logic;
SIGNAL \breg|breg~2371_combout\ : std_logic;
SIGNAL \breg|breg~654_regout\ : std_logic;
SIGNAL \breg|breg~782_regout\ : std_logic;
SIGNAL \breg|breg~2377_combout\ : std_logic;
SIGNAL \breg|breg~2378_combout\ : std_logic;
SIGNAL \breg|breg~2374_combout\ : std_logic;
SIGNAL \breg|breg~686_regout\ : std_logic;
SIGNAL \breg|breg~2375_combout\ : std_logic;
SIGNAL \breg|breg~590_regout\ : std_logic;
SIGNAL \breg|breg~718_regout\ : std_logic;
SIGNAL \breg|breg~2372_combout\ : std_logic;
SIGNAL \breg|breg~2373_combout\ : std_logic;
SIGNAL \breg|breg~2376_combout\ : std_logic;
SIGNAL \breg|breg~2379_combout\ : std_logic;
SIGNAL \breg|breg~366_regout\ : std_logic;
SIGNAL \breg|breg~398_regout\ : std_logic;
SIGNAL \breg|breg~302_regout\ : std_logic;
SIGNAL \breg|breg~334_regout\ : std_logic;
SIGNAL \breg|breg~2380_combout\ : std_logic;
SIGNAL \breg|breg~2381_combout\ : std_logic;
SIGNAL \breg|breg~2382_combout\ : std_logic;
SIGNAL \breg|breg~2383_combout\ : std_logic;
SIGNAL \breg|breg~2384_combout\ : std_logic;
SIGNAL \breg|breg~2385_combout\ : std_logic;
SIGNAL \breg|breg~2386_combout\ : std_logic;
SIGNAL \breg|breg~462_regout\ : std_logic;
SIGNAL \breg|breg~2387_combout\ : std_logic;
SIGNAL \breg|breg~2388_combout\ : std_logic;
SIGNAL \breg|breg~2389_combout\ : std_logic;
SIGNAL \breg|regB[8]~31_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[8]~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~30_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~25_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~37_combout\ : std_logic;
SIGNAL \ula|Mux29~27_combout\ : std_logic;
SIGNAL \ula|Mux27~9_combout\ : std_logic;
SIGNAL \ula|a32~11_combout\ : std_logic;
SIGNAL \ula|Mux24~0_combout\ : std_logic;
SIGNAL \ula|a32~12_combout\ : std_logic;
SIGNAL \ula|Mux24~1_combout\ : std_logic;
SIGNAL \ula|Add0~14_combout\ : std_logic;
SIGNAL \ula|A_B_sum[7]~14_combout\ : std_logic;
SIGNAL \ula|Mux24~2_combout\ : std_logic;
SIGNAL \ula|Mux24~3_combout\ : std_logic;
SIGNAL \ula|Mux24~4_combout\ : std_logic;
SIGNAL \ula|Mux24~5_combout\ : std_logic;
SIGNAL \ula|Mux24~6_combout\ : std_logic;
SIGNAL \ula|Mux24~7_combout\ : std_logic;
SIGNAL \ula|Mux24~combout\ : std_logic;
SIGNAL \ula|a32~21_combout\ : std_logic;
SIGNAL \ula|Mux19~2_combout\ : std_logic;
SIGNAL \ula|Mux19~3_combout\ : std_logic;
SIGNAL \ula|Add0~24_combout\ : std_logic;
SIGNAL \ula|A_B_sum[12]~24_combout\ : std_logic;
SIGNAL \ula|Mux19~4_combout\ : std_logic;
SIGNAL \ula|Mux19~5_combout\ : std_logic;
SIGNAL \ula|Mux19~6_combout\ : std_logic;
SIGNAL \ula|Mux19~7_combout\ : std_logic;
SIGNAL \ula|Mux19~8_combout\ : std_logic;
SIGNAL \ula|Mux19~9_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[12]~12_combout\ : std_logic;
SIGNAL \breg|breg~914_regout\ : std_logic;
SIGNAL \breg|breg~2157_combout\ : std_logic;
SIGNAL \breg|breg~2158_combout\ : std_logic;
SIGNAL \breg|breg~2152_combout\ : std_logic;
SIGNAL \breg|breg~2153_combout\ : std_logic;
SIGNAL \breg|breg~946_regout\ : std_logic;
SIGNAL \breg|breg~690_regout\ : std_logic;
SIGNAL \breg|breg~818_regout\ : std_logic;
SIGNAL \breg|breg~562_regout\ : std_logic;
SIGNAL \breg|breg~2154_combout\ : std_logic;
SIGNAL \breg|breg~2155_combout\ : std_logic;
SIGNAL \breg|breg~2156_combout\ : std_logic;
SIGNAL \breg|breg~754_regout\ : std_logic;
SIGNAL \breg|breg~626_regout\ : std_logic;
SIGNAL \breg|breg~2150_combout\ : std_logic;
SIGNAL \breg|breg~2151_combout\ : std_logic;
SIGNAL \breg|breg~2159_combout\ : std_logic;
SIGNAL \breg|breg~146_regout\ : std_logic;
SIGNAL \breg|breg~114_regout\ : std_logic;
SIGNAL \breg|breg~50_regout\ : std_logic;
SIGNAL \breg|breg~2164_combout\ : std_logic;
SIGNAL \breg|breg~2165_combout\ : std_logic;
SIGNAL \breg|breg~274_regout\ : std_logic;
SIGNAL \breg|breg~178_regout\ : std_logic;
SIGNAL \breg|breg~242_regout\ : std_logic;
SIGNAL \breg|breg~2162_combout\ : std_logic;
SIGNAL \breg|breg~2163_combout\ : std_logic;
SIGNAL \breg|breg~2166_combout\ : std_logic;
SIGNAL \breg|breg~370_regout\ : std_logic;
SIGNAL \breg|breg~338_regout\ : std_logic;
SIGNAL \breg|breg~306_regout\ : std_logic;
SIGNAL \breg|breg~2160_combout\ : std_logic;
SIGNAL \breg|breg~2161_combout\ : std_logic;
SIGNAL \breg|breg~466_regout\ : std_logic;
SIGNAL \breg|breg~498_regout\ : std_logic;
SIGNAL \breg|breg~434_regout\ : std_logic;
SIGNAL \breg|breg~2167_combout\ : std_logic;
SIGNAL \breg|breg~2168_combout\ : std_logic;
SIGNAL \breg|breg~2169_combout\ : std_logic;
SIGNAL \breg|regB[12]~20_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[12]~21_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~6_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~30_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~28_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~65_combout\ : std_logic;
SIGNAL \ula|Mux27~0_combout\ : std_logic;
SIGNAL \ula|Mux27~10_combout\ : std_logic;
SIGNAL \ula|a32~9_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~50_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~64_combout\ : std_logic;
SIGNAL \ula|Mux25~2_combout\ : std_logic;
SIGNAL \ula|a32~10_combout\ : std_logic;
SIGNAL \ula|Add0~12_combout\ : std_logic;
SIGNAL \ula|A_B_sum[6]~12_combout\ : std_logic;
SIGNAL \ula|Mux25~3_combout\ : std_logic;
SIGNAL \ula|Mux25~4_combout\ : std_logic;
SIGNAL \ula|Mux25~5_combout\ : std_logic;
SIGNAL \ula|Mux25~6_combout\ : std_logic;
SIGNAL \ula|Mux25~7_combout\ : std_logic;
SIGNAL \ula|Mux25~8_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~24_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~26_combout\ : std_logic;
SIGNAL \ula|Mux25~combout\ : std_logic;
SIGNAL \ula|ShiftRight0~29_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~40_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~5_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~38_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~39_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~41_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~34_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~37_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~42_combout\ : std_logic;
SIGNAL \ula|Mux30~11_combout\ : std_logic;
SIGNAL \ula|Mux30~12_combout\ : std_logic;
SIGNAL \ula|a32~0_combout\ : std_logic;
SIGNAL \ula|Mux30~0_combout\ : std_logic;
SIGNAL \ula|Mux30~6_combout\ : std_logic;
SIGNAL \ula|Mux30~7_combout\ : std_logic;
SIGNAL \ula|A_B_sum[1]~2_combout\ : std_logic;
SIGNAL \ula|Mux30~8_combout\ : std_logic;
SIGNAL \ula|Mux30~3_combout\ : std_logic;
SIGNAL \ula|Mux30~2_combout\ : std_logic;
SIGNAL \ula|Mux30~5_combout\ : std_logic;
SIGNAL \ula|Mux30~9_combout\ : std_logic;
SIGNAL \ula|Mux30~13_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[1]~1_combout\ : std_logic;
SIGNAL \breg|breg~935_regout\ : std_logic;
SIGNAL \breg|breg~1106_combout\ : std_logic;
SIGNAL \breg|breg~1107_combout\ : std_logic;
SIGNAL \breg|breg~615_regout\ : std_logic;
SIGNAL \breg|breg~743_regout\ : std_logic;
SIGNAL \breg|breg~1104_combout\ : std_logic;
SIGNAL \breg|breg~1105_combout\ : std_logic;
SIGNAL \breg|breg~1108_combout\ : std_logic;
SIGNAL \breg|breg~647_regout\ : std_logic;
SIGNAL \breg|breg~1109_combout\ : std_logic;
SIGNAL \breg|breg~1110_combout\ : std_logic;
SIGNAL \breg|breg~1111_combout\ : std_logic;
SIGNAL \breg|breg~487_regout\ : std_logic;
SIGNAL \breg|breg~519_regout\ : std_logic;
SIGNAL \breg|breg~1120_combout\ : std_logic;
SIGNAL \breg|breg~1116_combout\ : std_logic;
SIGNAL \breg|breg~1117_combout\ : std_logic;
SIGNAL \breg|breg~1114_combout\ : std_logic;
SIGNAL \breg|breg~1115_combout\ : std_logic;
SIGNAL \breg|breg~1118_combout\ : std_logic;
SIGNAL \breg|breg~1121_combout\ : std_logic;
SIGNAL \breg|regA[1]~2_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[1]~2_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~35_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~4_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~36_combout\ : std_logic;
SIGNAL \ula|a32~7_combout\ : std_logic;
SIGNAL \ula|Mux26~1_combout\ : std_logic;
SIGNAL \ula|A_B_sum[5]~10_combout\ : std_logic;
SIGNAL \ula|Mux26~2_combout\ : std_logic;
SIGNAL \ula|a32~8_combout\ : std_logic;
SIGNAL \ula|Mux26~3_combout\ : std_logic;
SIGNAL \ula|Mux26~0_combout\ : std_logic;
SIGNAL \ula|Mux26~4_combout\ : std_logic;
SIGNAL \ula|Mux26~5_combout\ : std_logic;
SIGNAL \ula|Mux26~6_combout\ : std_logic;
SIGNAL \ula|Mux26~7_combout\ : std_logic;
SIGNAL \ula|Mux26~combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[3]~3_combout\ : std_logic;
SIGNAL \breg|breg~521_regout\ : std_logic;
SIGNAL \breg|breg~2288_combout\ : std_logic;
SIGNAL \breg|breg~2280_combout\ : std_logic;
SIGNAL \breg|breg~233_regout\ : std_logic;
SIGNAL \breg|breg~2281_combout\ : std_logic;
SIGNAL \breg|breg~2282_combout\ : std_logic;
SIGNAL \breg|breg~2283_combout\ : std_logic;
SIGNAL \breg|breg~73_regout\ : std_logic;
SIGNAL \breg|breg~137_regout\ : std_logic;
SIGNAL \breg|breg~105_regout\ : std_logic;
SIGNAL \breg|breg~2284_combout\ : std_logic;
SIGNAL \breg|breg~2285_combout\ : std_logic;
SIGNAL \breg|breg~2286_combout\ : std_logic;
SIGNAL \breg|breg~2289_combout\ : std_logic;
SIGNAL \breg|breg~1033_regout\ : std_logic;
SIGNAL \breg|breg~2278_combout\ : std_logic;
SIGNAL \breg|breg~2272_combout\ : std_logic;
SIGNAL \breg|breg~2273_combout\ : std_logic;
SIGNAL \breg|breg~2274_combout\ : std_logic;
SIGNAL \breg|breg~2275_combout\ : std_logic;
SIGNAL \breg|breg~2276_combout\ : std_logic;
SIGNAL \breg|breg~2279_combout\ : std_logic;
SIGNAL \breg|regB[3]~26_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[3]~27_combout\ : std_logic;
SIGNAL \ula|a32~3_combout\ : std_logic;
SIGNAL \ula|a32~4_combout\ : std_logic;
SIGNAL \ula|A_B_sum[3]~6_combout\ : std_logic;
SIGNAL \ula|Mux28~1_combout\ : std_logic;
SIGNAL \ula|Mux28~2_combout\ : std_logic;
SIGNAL \ula|Mux28~3_combout\ : std_logic;
SIGNAL \ula|Mux28~4_combout\ : std_logic;
SIGNAL \ula|Mux28~5_combout\ : std_logic;
SIGNAL \ula|Mux28~6_combout\ : std_logic;
SIGNAL \ula|Mux28~7_combout\ : std_logic;
SIGNAL \ula|Mux28~8_combout\ : std_logic;
SIGNAL \ula|Mux28~9_combout\ : std_logic;
SIGNAL \ula|Mux31~2_combout\ : std_logic;
SIGNAL \ula|A_B_sum[0]~0_combout\ : std_logic;
SIGNAL \ula|Mux31~5_combout\ : std_logic;
SIGNAL \ula|Mux31~3_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~1_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~24_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~25_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~26_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~27_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~28_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~32_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~33_combout\ : std_logic;
SIGNAL \ula|Mux31~4_combout\ : std_logic;
SIGNAL \ula|Mux31~6_combout\ : std_logic;
SIGNAL \ula|Mux31~8_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[0]~0_combout\ : std_logic;
SIGNAL \breg|breg~262_regout\ : std_logic;
SIGNAL \breg|breg~198_regout\ : std_logic;
SIGNAL \breg|breg~1074_combout\ : std_logic;
SIGNAL \breg|breg~1075_combout\ : std_logic;
SIGNAL \breg|breg~1078_combout\ : std_logic;
SIGNAL \breg|breg~422_regout\ : std_logic;
SIGNAL \breg|breg~1079_combout\ : std_logic;
SIGNAL \breg|breg~1080_combout\ : std_logic;
SIGNAL \breg|breg~326_regout\ : std_logic;
SIGNAL \breg|breg~294_regout\ : std_logic;
SIGNAL \breg|breg~1072_combout\ : std_logic;
SIGNAL \breg|breg~1073_combout\ : std_logic;
SIGNAL \breg|breg~1081_combout\ : std_logic;
SIGNAL \breg|breg~582_regout\ : std_logic;
SIGNAL \breg|breg~710_regout\ : std_logic;
SIGNAL \breg|breg~1064_combout\ : std_logic;
SIGNAL \breg|breg~966_regout\ : std_logic;
SIGNAL \breg|breg~838_regout\ : std_logic;
SIGNAL \breg|breg~1065_combout\ : std_logic;
SIGNAL \breg|breg~1066_combout\ : std_logic;
SIGNAL \breg|breg~1067_combout\ : std_logic;
SIGNAL \breg|breg~1068_combout\ : std_logic;
SIGNAL \breg|breg~1062_combout\ : std_logic;
SIGNAL \breg|breg~1063_combout\ : std_logic;
SIGNAL \breg|breg~1071_combout\ : std_logic;
SIGNAL \breg|regA[0]~0_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[0]~0_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~31_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~60_combout\ : std_logic;
SIGNAL \ula|a32~5_combout\ : std_logic;
SIGNAL \ula|Mux27~1_combout\ : std_logic;
SIGNAL \ula|a32~6_combout\ : std_logic;
SIGNAL \ula|Add0~8_combout\ : std_logic;
SIGNAL \ula|A_B_sum[4]~8_combout\ : std_logic;
SIGNAL \ula|Mux27~4_combout\ : std_logic;
SIGNAL \ula|Mux27~5_combout\ : std_logic;
SIGNAL \ula|Mux27~6_combout\ : std_logic;
SIGNAL \ula|Mux27~7_combout\ : std_logic;
SIGNAL \ula|Mux27~8_combout\ : std_logic;
SIGNAL \ula|Mux27~11_combout\ : std_logic;
SIGNAL \ula|Mux27~combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[4]~4_combout\ : std_logic;
SIGNAL \breg|breg~458_regout\ : std_logic;
SIGNAL \breg|breg~522_regout\ : std_logic;
SIGNAL \breg|breg~426_regout\ : std_logic;
SIGNAL \breg|breg~490_regout\ : std_logic;
SIGNAL \breg|breg~1099_combout\ : std_logic;
SIGNAL \breg|breg~1100_combout\ : std_logic;
SIGNAL \breg|breg~266_regout\ : std_logic;
SIGNAL \breg|breg~234_regout\ : std_logic;
SIGNAL \breg|breg~1094_combout\ : std_logic;
SIGNAL \breg|breg~1095_combout\ : std_logic;
SIGNAL \breg|breg~138_regout\ : std_logic;
SIGNAL \breg|breg~1097_combout\ : std_logic;
SIGNAL \breg|breg~1098_combout\ : std_logic;
SIGNAL \breg|breg~298_regout\ : std_logic;
SIGNAL \breg|breg~1092_combout\ : std_logic;
SIGNAL \breg|breg~1093_combout\ : std_logic;
SIGNAL \breg|breg~1101_combout\ : std_logic;
SIGNAL \breg|breg~810_regout\ : std_logic;
SIGNAL \breg|breg~1086_combout\ : std_logic;
SIGNAL \breg|breg~1087_combout\ : std_logic;
SIGNAL \breg|breg~1084_combout\ : std_logic;
SIGNAL \breg|breg~1085_combout\ : std_logic;
SIGNAL \breg|breg~1088_combout\ : std_logic;
SIGNAL \breg|breg~650_regout\ : std_logic;
SIGNAL \breg|breg~778_regout\ : std_logic;
SIGNAL \breg|breg~1089_combout\ : std_logic;
SIGNAL \breg|breg~1090_combout\ : std_logic;
SIGNAL \breg|breg~1091_combout\ : std_logic;
SIGNAL \breg|regA[4]~1_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[4]~1_combout\ : std_logic;
SIGNAL \ula|Mux29~28_combout\ : std_logic;
SIGNAL \ula|ShiftRight1~23_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~49_combout\ : std_logic;
SIGNAL \ula|ShiftRight0~51_combout\ : std_logic;
SIGNAL \ula|Mux29~17_combout\ : std_logic;
SIGNAL \ula|a32~2_combout\ : std_logic;
SIGNAL \ula|Add0~4_combout\ : std_logic;
SIGNAL \ula|Mux29~20_combout\ : std_logic;
SIGNAL \ula|Mux29~21_combout\ : std_logic;
SIGNAL \ula|Mux29~22_combout\ : std_logic;
SIGNAL \ula|Mux29~23_combout\ : std_logic;
SIGNAL \ula|Mux29~24_combout\ : std_logic;
SIGNAL \ula|Mux29~25_combout\ : std_logic;
SIGNAL \ula|Mux29~26_combout\ : std_logic;
SIGNAL \ula|Mux29~33_combout\ : std_logic;
SIGNAL \ula|Mux13~7_combout\ : std_logic;
SIGNAL \ula|Add0~36_combout\ : std_logic;
SIGNAL \ula|A_B_sum[18]~36_combout\ : std_logic;
SIGNAL \ula|Mux13~8_combout\ : std_logic;
SIGNAL \ula|Mux13~9_combout\ : std_logic;
SIGNAL \ula|Mux13~10_combout\ : std_logic;
SIGNAL \ula|Mux13~16_combout\ : std_logic;
SIGNAL \ula|Mux13~11_combout\ : std_logic;
SIGNAL \ula|Mux13~12_combout\ : std_logic;
SIGNAL \ula|Mux13~13_combout\ : std_logic;
SIGNAL \ula|Mux13~14_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[18]~18_combout\ : std_logic;
SIGNAL \breg|breg~376_regout\ : std_logic;
SIGNAL \breg|breg~1901_combout\ : std_logic;
SIGNAL \breg|breg~120_regout\ : std_logic;
SIGNAL \breg|breg~56_regout\ : std_logic;
SIGNAL \breg|breg~1904_combout\ : std_logic;
SIGNAL \breg|breg~1905_combout\ : std_logic;
SIGNAL \breg|breg~1906_combout\ : std_logic;
SIGNAL \breg|breg~440_regout\ : std_logic;
SIGNAL \breg|breg~504_regout\ : std_logic;
SIGNAL \breg|breg~1907_combout\ : std_logic;
SIGNAL \breg|breg~1908_combout\ : std_logic;
SIGNAL \breg|breg~1909_combout\ : std_logic;
SIGNAL \breg|breg~664_regout\ : std_logic;
SIGNAL \breg|breg~1897_combout\ : std_logic;
SIGNAL \breg|breg~920_regout\ : std_logic;
SIGNAL \breg|breg~1898_combout\ : std_logic;
SIGNAL \breg|breg~984_regout\ : std_logic;
SIGNAL \breg|breg~600_regout\ : std_logic;
SIGNAL \breg|breg~1892_combout\ : std_logic;
SIGNAL \breg|breg~1893_combout\ : std_logic;
SIGNAL \breg|breg~1896_combout\ : std_logic;
SIGNAL \breg|breg~1899_combout\ : std_logic;
SIGNAL \breg|regB[18]~7_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[31]~33_combout\ : std_logic;
SIGNAL \breg|breg~421_regout\ : std_logic;
SIGNAL \breg|breg~357_regout\ : std_logic;
SIGNAL \breg|breg~1695_combout\ : std_logic;
SIGNAL \breg|breg~1698_combout\ : std_logic;
SIGNAL \breg|breg~485_regout\ : std_logic;
SIGNAL \breg|breg~1699_combout\ : std_logic;
SIGNAL \breg|breg~1700_combout\ : std_logic;
SIGNAL \breg|breg~1701_combout\ : std_logic;
SIGNAL \breg|breg~1029_regout\ : std_logic;
SIGNAL \breg|breg~901_regout\ : std_logic;
SIGNAL \breg|breg~773_regout\ : std_logic;
SIGNAL \breg|breg~645_regout\ : std_logic;
SIGNAL \breg|breg~1684_combout\ : std_logic;
SIGNAL \breg|breg~1685_combout\ : std_logic;
SIGNAL \breg|breg~965_regout\ : std_logic;
SIGNAL \breg|breg~837_regout\ : std_logic;
SIGNAL \breg|breg~1687_combout\ : std_logic;
SIGNAL \breg|breg~1688_combout\ : std_logic;
SIGNAL \breg|breg~805_regout\ : std_logic;
SIGNAL \breg|breg~933_regout\ : std_logic;
SIGNAL \breg|breg~1689_combout\ : std_logic;
SIGNAL \breg|breg~1690_combout\ : std_logic;
SIGNAL \breg|breg~1691_combout\ : std_logic;
SIGNAL \MuxShamt|MuxShamtExit[31]~34_combout\ : std_logic;
SIGNAL \ula|Mux0~3_combout\ : std_logic;
SIGNAL \ula|Mux0~4_combout\ : std_logic;
SIGNAL \ula|A_B_sum[30]~61\ : std_logic;
SIGNAL \ula|A_B_sum[31]~62_combout\ : std_logic;
SIGNAL \ula|Add0~61\ : std_logic;
SIGNAL \ula|tmp[31]~0_combout\ : std_logic;
SIGNAL \ula|Mux0~5_combout\ : std_logic;
SIGNAL \ula|Mux0~6_combout\ : std_logic;
SIGNAL \ula|Mux0~7_combout\ : std_logic;
SIGNAL \ula|Mux0~1_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \ula|Mux0~2_combout\ : std_logic;
SIGNAL \ula|Mux0~8_combout\ : std_logic;
SIGNAL \mux_MemReg|d_in_mux[31]~31_combout\ : std_logic;
SIGNAL \breg|breg~549_regout\ : std_logic;
SIGNAL \breg|breg~517_regout\ : std_logic;
SIGNAL \breg|breg~453_regout\ : std_logic;
SIGNAL \breg|breg~1987_combout\ : std_logic;
SIGNAL \breg|breg~1988_combout\ : std_logic;
SIGNAL \breg|breg~389_regout\ : std_logic;
SIGNAL \breg|breg~325_regout\ : std_logic;
SIGNAL \breg|breg~1982_combout\ : std_logic;
SIGNAL \breg|breg~1983_combout\ : std_logic;
SIGNAL \breg|breg~165_regout\ : std_logic;
SIGNAL \breg|breg~101_regout\ : std_logic;
SIGNAL \breg|breg~133_regout\ : std_logic;
SIGNAL \breg|breg~69_regout\ : std_logic;
SIGNAL \breg|breg~1984_combout\ : std_logic;
SIGNAL \breg|breg~1985_combout\ : std_logic;
SIGNAL \breg|breg~1986_combout\ : std_logic;
SIGNAL \breg|breg~293_regout\ : std_logic;
SIGNAL \breg|breg~261_regout\ : std_logic;
SIGNAL \breg|breg~197_regout\ : std_logic;
SIGNAL \breg|breg~1980_combout\ : std_logic;
SIGNAL \breg|breg~1981_combout\ : std_logic;
SIGNAL \breg|breg~1989_combout\ : std_logic;
SIGNAL \breg|regB[31]~11_combout\ : std_logic;
SIGNAL \mux_ALUSrc|WriteR[31]~12_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \ula|Mux6~2_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \ula|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \ula|Mux6~3_combout\ : std_logic;
SIGNAL \ula|Mux6~11_combout\ : std_logic;
SIGNAL \ula|a32~36_combout\ : std_logic;
SIGNAL \ula|A_B_sum[25]~50_combout\ : std_logic;
SIGNAL \ula|Add0~50_combout\ : std_logic;
SIGNAL \ula|Mux6~5_combout\ : std_logic;
SIGNAL \ula|Mux6~6_combout\ : std_logic;
SIGNAL \ula|Mux6~7_combout\ : std_logic;
SIGNAL \ula|Mux6~8_combout\ : std_logic;
SIGNAL \ula|Mux6~9_combout\ : std_logic;
SIGNAL \ula|Mux6~10_combout\ : std_logic;
SIGNAL \ula|Equal0~1_combout\ : std_logic;
SIGNAL \ula|Equal0~2_combout\ : std_logic;
SIGNAL \ula|Equal0~3_combout\ : std_logic;
SIGNAL \ula|Equal0~4_combout\ : std_logic;
SIGNAL \ula|Equal0~5_combout\ : std_logic;
SIGNAL \ula|Equal0~7_combout\ : std_logic;
SIGNAL \ula|Equal0~9_combout\ : std_logic;
SIGNAL \ula|Equal0~6_combout\ : std_logic;
SIGNAL \ula|Equal0~10_combout\ : std_logic;
SIGNAL \ula|Equal0~11_combout\ : std_logic;
SIGNAL \ORBne|OR_out~0_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[3]~1_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[3]~3_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[2]~0_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[2]~2_combout\ : std_logic;
SIGNAL \controle|Equal6~0_combout\ : std_logic;
SIGNAL \controle|controles[0]~3_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[0]~0_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[0]~0_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[1]~2_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[1]~1_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[9]~15\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[10]~16_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[10]~8_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[10]~10_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[10]~17\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[11]~18_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[11]~9_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[11]~11_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[11]~19\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[12]~20_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[9]~19\ : std_logic;
SIGNAL \sumPC|sumPC_out[10]~21\ : std_logic;
SIGNAL \sumPC|sumPC_out[11]~23\ : std_logic;
SIGNAL \sumPC|sumPC_out[12]~24_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[12]~10_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[12]~12_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[12]~25\ : std_logic;
SIGNAL \sumPC|sumPC_out[13]~26_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[12]~21\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[13]~22_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[13]~11_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[13]~13_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[13]~27\ : std_logic;
SIGNAL \sumPC|sumPC_out[14]~28_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[14]~12_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[14]~14_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[14]~29\ : std_logic;
SIGNAL \sumPC|sumPC_out[15]~30_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[13]~23\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[14]~25\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[15]~26_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[15]~13_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[15]~15_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[15]~31\ : std_logic;
SIGNAL \sumPC|sumPC_out[16]~32_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[15]~27\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[16]~28_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[16]~14_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[16]~16_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[16]~29\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[17]~30_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[17]~15_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[17]~17_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[17]~31\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[18]~32_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[16]~33\ : std_logic;
SIGNAL \sumPC|sumPC_out[17]~35\ : std_logic;
SIGNAL \sumPC|sumPC_out[18]~36_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[18]~16_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[18]~18_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[18]~33\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[19]~34_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[18]~37\ : std_logic;
SIGNAL \sumPC|sumPC_out[19]~38_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[19]~17_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[19]~19_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[19]~35\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[20]~36_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[20]~18_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[20]~20_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[20]~37\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[21]~38_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[21]~19_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[21]~21_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[21]~39\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[22]~40_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[22]~20_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[22]~22_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[22]~41\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[23]~42_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[23]~21_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[23]~23_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[19]~39\ : std_logic;
SIGNAL \sumPC|sumPC_out[20]~41\ : std_logic;
SIGNAL \sumPC|sumPC_out[21]~43\ : std_logic;
SIGNAL \sumPC|sumPC_out[22]~45\ : std_logic;
SIGNAL \sumPC|sumPC_out[23]~47\ : std_logic;
SIGNAL \sumPC|sumPC_out[24]~48_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[23]~43\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[24]~44_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[24]~22_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[24]~24_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[24]~49\ : std_logic;
SIGNAL \sumPC|sumPC_out[25]~50_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[24]~45\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[25]~46_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[25]~23_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[25]~25_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[25]~51\ : std_logic;
SIGNAL \sumPC|sumPC_out[26]~52_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[25]~47\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[26]~48_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[26]~24_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[26]~26_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[26]~53\ : std_logic;
SIGNAL \sumPC|sumPC_out[27]~54_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[26]~49\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[27]~50_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[27]~25_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[27]~27_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[27]~55\ : std_logic;
SIGNAL \sumPC|sumPC_out[28]~56_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[27]~51\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[28]~52_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[28]~28_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[28]~57\ : std_logic;
SIGNAL \sumPC|sumPC_out[29]~58_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[28]~53\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[29]~54_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[29]~29_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[29]~59\ : std_logic;
SIGNAL \sumPC|sumPC_out[30]~60_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[29]~55\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[30]~56_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[30]~30_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[30]~61\ : std_logic;
SIGNAL \sumPC|sumPC_out[31]~62_combout\ : std_logic;
SIGNAL \muxJump|MuxJumpExit[31]~31_combout\ : std_logic;
SIGNAL \breg|breg~587_regout\ : std_logic;
SIGNAL \breg|breg~1662_combout\ : std_logic;
SIGNAL \breg|breg~971_regout\ : std_logic;
SIGNAL \breg|breg~715_regout\ : std_logic;
SIGNAL \breg|breg~1663_combout\ : std_logic;
SIGNAL \breg|breg~779_regout\ : std_logic;
SIGNAL \breg|breg~651_regout\ : std_logic;
SIGNAL \breg|breg~907_regout\ : std_logic;
SIGNAL \breg|breg~1669_combout\ : std_logic;
SIGNAL \breg|breg~1670_combout\ : std_logic;
SIGNAL \breg|breg~939_regout\ : std_logic;
SIGNAL \breg|breg~683_regout\ : std_logic;
SIGNAL \breg|breg~555_regout\ : std_logic;
SIGNAL \breg|breg~1666_combout\ : std_logic;
SIGNAL \breg|breg~1667_combout\ : std_logic;
SIGNAL \breg|breg~1003_regout\ : std_logic;
SIGNAL \breg|breg~875_regout\ : std_logic;
SIGNAL \breg|breg~747_regout\ : std_logic;
SIGNAL \breg|breg~1664_combout\ : std_logic;
SIGNAL \breg|breg~1665_combout\ : std_logic;
SIGNAL \breg|breg~1668_combout\ : std_logic;
SIGNAL \breg|breg~1671_combout\ : std_logic;
SIGNAL \breg|regA[5]~5_combout\ : std_logic;
SIGNAL \breg|regA[6]~6_combout\ : std_logic;
SIGNAL \breg|regA[7]~7_combout\ : std_logic;
SIGNAL \breg|regA[8]~8_combout\ : std_logic;
SIGNAL \breg|breg~1592_combout\ : std_logic;
SIGNAL \breg|breg~1593_combout\ : std_logic;
SIGNAL \breg|breg~1595_combout\ : std_logic;
SIGNAL \breg|breg~143_regout\ : std_logic;
SIGNAL \breg|breg~1596_combout\ : std_logic;
SIGNAL \breg|breg~1597_combout\ : std_logic;
SIGNAL \breg|breg~1598_combout\ : std_logic;
SIGNAL \breg|breg~1601_combout\ : std_logic;
SIGNAL \breg|regA[9]~9_combout\ : std_logic;
SIGNAL \breg|regA[10]~10_combout\ : std_logic;
SIGNAL \breg|breg~1543_combout\ : std_logic;
SIGNAL \breg|breg~913_regout\ : std_logic;
SIGNAL \breg|breg~657_regout\ : std_logic;
SIGNAL \breg|breg~1549_combout\ : std_logic;
SIGNAL \breg|breg~1550_combout\ : std_logic;
SIGNAL \breg|breg~1546_combout\ : std_logic;
SIGNAL \breg|breg~945_regout\ : std_logic;
SIGNAL \breg|breg~1547_combout\ : std_logic;
SIGNAL \breg|breg~881_regout\ : std_logic;
SIGNAL \breg|breg~1544_combout\ : std_logic;
SIGNAL \breg|breg~1545_combout\ : std_logic;
SIGNAL \breg|breg~1548_combout\ : std_logic;
SIGNAL \breg|breg~1551_combout\ : std_logic;
SIGNAL \breg|regA[11]~11_combout\ : std_logic;
SIGNAL \breg|breg~530_regout\ : std_logic;
SIGNAL \breg|breg~1539_combout\ : std_logic;
SIGNAL \breg|breg~1540_combout\ : std_logic;
SIGNAL \breg|breg~82_regout\ : std_logic;
SIGNAL \breg|breg~1536_combout\ : std_logic;
SIGNAL \breg|breg~1537_combout\ : std_logic;
SIGNAL \breg|breg~210_regout\ : std_logic;
SIGNAL \breg|breg~1534_combout\ : std_logic;
SIGNAL \breg|breg~1535_combout\ : std_logic;
SIGNAL \breg|breg~1538_combout\ : std_logic;
SIGNAL \breg|breg~402_regout\ : std_logic;
SIGNAL \breg|breg~1532_combout\ : std_logic;
SIGNAL \breg|breg~1533_combout\ : std_logic;
SIGNAL \breg|breg~1541_combout\ : std_logic;
SIGNAL \breg|regA[12]~12_combout\ : std_logic;
SIGNAL \breg|regA[13]~13_combout\ : std_logic;
SIGNAL \breg|regA[14]~14_combout\ : std_logic;
SIGNAL \breg|regA[15]~15_combout\ : std_logic;
SIGNAL \breg|regA[16]~16_combout\ : std_logic;
SIGNAL \breg|regA[17]~17_combout\ : std_logic;
SIGNAL \breg|breg~1048_regout\ : std_logic;
SIGNAL \breg|breg~792_regout\ : std_logic;
SIGNAL \breg|breg~1409_combout\ : std_logic;
SIGNAL \breg|breg~1410_combout\ : std_logic;
SIGNAL \breg|breg~760_regout\ : std_logic;
SIGNAL \breg|breg~632_regout\ : std_logic;
SIGNAL \breg|breg~888_regout\ : std_logic;
SIGNAL \breg|breg~1402_combout\ : std_logic;
SIGNAL \breg|breg~1403_combout\ : std_logic;
SIGNAL \breg|breg~856_regout\ : std_logic;
SIGNAL \breg|breg~728_regout\ : std_logic;
SIGNAL \breg|breg~1404_combout\ : std_logic;
SIGNAL \breg|breg~1405_combout\ : std_logic;
SIGNAL \breg|breg~952_regout\ : std_logic;
SIGNAL \breg|breg~824_regout\ : std_logic;
SIGNAL \breg|breg~1406_combout\ : std_logic;
SIGNAL \breg|breg~1407_combout\ : std_logic;
SIGNAL \breg|breg~1408_combout\ : std_logic;
SIGNAL \breg|breg~1411_combout\ : std_logic;
SIGNAL \breg|regA[18]~18_combout\ : std_logic;
SIGNAL \breg|breg~1390_combout\ : std_logic;
SIGNAL \breg|breg~953_regout\ : std_logic;
SIGNAL \breg|breg~1386_combout\ : std_logic;
SIGNAL \breg|breg~1387_combout\ : std_logic;
SIGNAL \breg|breg~761_regout\ : std_logic;
SIGNAL \breg|breg~1384_combout\ : std_logic;
SIGNAL \breg|breg~1385_combout\ : std_logic;
SIGNAL \breg|breg~1388_combout\ : std_logic;
SIGNAL \breg|breg~1391_combout\ : std_logic;
SIGNAL \breg|regA[19]~19_combout\ : std_logic;
SIGNAL \breg|regA[20]~20_combout\ : std_logic;
SIGNAL \breg|regA[21]~21_combout\ : std_logic;
SIGNAL \breg|regA[22]~22_combout\ : std_logic;
SIGNAL \breg|regA[23]~23_combout\ : std_logic;
SIGNAL \breg|breg~798_regout\ : std_logic;
SIGNAL \breg|breg~670_regout\ : std_logic;
SIGNAL \breg|breg~1289_combout\ : std_logic;
SIGNAL \breg|breg~1290_combout\ : std_logic;
SIGNAL \breg|breg~1286_combout\ : std_logic;
SIGNAL \breg|breg~1287_combout\ : std_logic;
SIGNAL \breg|breg~1284_combout\ : std_logic;
SIGNAL \breg|breg~1285_combout\ : std_logic;
SIGNAL \breg|breg~1288_combout\ : std_logic;
SIGNAL \breg|breg~1291_combout\ : std_logic;
SIGNAL \breg|regA[24]~24_combout\ : std_logic;
SIGNAL \breg|breg~1264_combout\ : std_logic;
SIGNAL \breg|breg~1265_combout\ : std_logic;
SIGNAL \breg|breg~703_regout\ : std_logic;
SIGNAL \breg|breg~1266_combout\ : std_logic;
SIGNAL \breg|breg~1267_combout\ : std_logic;
SIGNAL \breg|breg~1268_combout\ : std_logic;
SIGNAL \breg|breg~671_regout\ : std_logic;
SIGNAL \breg|breg~927_regout\ : std_logic;
SIGNAL \breg|breg~1269_combout\ : std_logic;
SIGNAL \breg|breg~1270_combout\ : std_logic;
SIGNAL \breg|breg~1271_combout\ : std_logic;
SIGNAL \breg|regA[25]~25_combout\ : std_logic;
SIGNAL \breg|breg~1243_combout\ : std_logic;
SIGNAL \breg|breg~1056_regout\ : std_logic;
SIGNAL \breg|breg~928_regout\ : std_logic;
SIGNAL \breg|breg~1250_combout\ : std_logic;
SIGNAL \breg|breg~1244_combout\ : std_logic;
SIGNAL \breg|breg~1245_combout\ : std_logic;
SIGNAL \breg|breg~1246_combout\ : std_logic;
SIGNAL \breg|breg~1247_combout\ : std_logic;
SIGNAL \breg|breg~1248_combout\ : std_logic;
SIGNAL \breg|breg~1251_combout\ : std_logic;
SIGNAL \breg|regA[26]~26_combout\ : std_logic;
SIGNAL \breg|regA[27]~27_combout\ : std_logic;
SIGNAL \breg|regA[28]~28_combout\ : std_logic;
SIGNAL \breg|regA[29]~29_combout\ : std_logic;
SIGNAL \breg|regA[30]~30_combout\ : std_logic;
SIGNAL \breg|regA[31]~31_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[2]~0_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[3]~2_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[14]~24_combout\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[30]~57\ : std_logic;
SIGNAL \sumBranch|sumBranch_out[31]~58_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[8]~16_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[10]~20_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[11]~22_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[17]~34_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[20]~40_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[21]~42_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[22]~44_combout\ : std_logic;
SIGNAL \sumPC|sumPC_out[23]~46_combout\ : std_logic;
SIGNAL \controle|controles[8]~7_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[28]~26_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[29]~27_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[30]~28_combout\ : std_logic;
SIGNAL \muxBranch|MuxBranchExit[31]~29_combout\ : std_logic;
SIGNAL \quatro~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \controle|ULAsrc\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \controle|controles\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \pc|ExitPC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mux_ALUSrc|WriteR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MI|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MD|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_quatro <= quatro;
ww_clk <= clk;
ww_clk_mem <= clk_mem;
VSAIDA_PC <= ww_VSAIDA_PC;
VSAIDA_MI <= ww_VSAIDA_MI;
VSAIDA_MD <= ww_VSAIDA_MD;
VSAIDA_BREG <= ww_VSAIDA_BREG;
VSAIDA_ULA <= ww_VSAIDA_ULA;
VSAIDA_SUMDESVIO <= ww_VSAIDA_SUMDESVIO;
VSAIDA_SUMPC <= ww_VSAIDA_SUMPC;
VSAIDA_MUXRD <= ww_VSAIDA_MUXRD;
VSAIDA_MUXALU <= ww_VSAIDA_MUXALU;
VSAIDA_CONTROLE <= ww_VSAIDA_CONTROLE;
VSAIDA_MUXAB <= ww_VSAIDA_MUXAB;
VSAIDA_MUXB <= ww_VSAIDA_MUXB;
VSAIDA_INS_RS <= ww_VSAIDA_INS_RS;
VSAIDA_INS_RT <= ww_VSAIDA_INS_RT;
VSAIDA_INS_RD <= ww_VSAIDA_INS_RD;
VSAIDA_INS_SHAMT <= ww_VSAIDA_INS_SHAMT;
VSAIDA_INS_FUNCT <= ww_VSAIDA_INS_FUNCT;
VSAIDA_INS_OPCODE <= ww_VSAIDA_INS_OPCODE;
VSAIDA_INS_IMM16 <= ww_VSAIDA_INS_IMM16;
VSAIDA_INS_IMM26 <= ww_VSAIDA_INS_IMM26;
MemRead <= ww_MemRead;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\MI|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\pc|ExitPC\(9) & \pc|ExitPC\(8) & \pc|ExitPC\(7) & \pc|ExitPC\(6) & \pc|ExitPC\(5) & \pc|ExitPC\(4) & \pc|ExitPC\(3) & \pc|ExitPC\(2));

\MI|altsyncram_component|auto_generated|q_a\(0) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\MI|altsyncram_component|auto_generated|q_a\(1) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\MI|altsyncram_component|auto_generated|q_a\(2) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\MI|altsyncram_component|auto_generated|q_a\(3) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\MI|altsyncram_component|auto_generated|q_a\(4) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\MI|altsyncram_component|auto_generated|q_a\(5) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\MI|altsyncram_component|auto_generated|q_a\(6) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\MI|altsyncram_component|auto_generated|q_a\(7) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\MI|altsyncram_component|auto_generated|q_a\(8) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\MI|altsyncram_component|auto_generated|q_a\(9) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\MI|altsyncram_component|auto_generated|q_a\(10) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\MI|altsyncram_component|auto_generated|q_a\(11) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\MI|altsyncram_component|auto_generated|q_a\(12) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\MI|altsyncram_component|auto_generated|q_a\(13) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\MI|altsyncram_component|auto_generated|q_a\(14) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\MI|altsyncram_component|auto_generated|q_a\(15) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\MI|altsyncram_component|auto_generated|q_a\(16) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\MI|altsyncram_component|auto_generated|q_a\(17) <= \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\MI|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\pc|ExitPC\(9) & \pc|ExitPC\(8) & \pc|ExitPC\(7) & \pc|ExitPC\(6) & \pc|ExitPC\(5) & \pc|ExitPC\(4) & \pc|ExitPC\(3) & \pc|ExitPC\(2));

\MI|altsyncram_component|auto_generated|q_a\(18) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\MI|altsyncram_component|auto_generated|q_a\(19) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\MI|altsyncram_component|auto_generated|q_a\(20) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\MI|altsyncram_component|auto_generated|q_a\(21) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\MI|altsyncram_component|auto_generated|q_a\(22) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\MI|altsyncram_component|auto_generated|q_a\(23) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\MI|altsyncram_component|auto_generated|q_a\(24) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\MI|altsyncram_component|auto_generated|q_a\(25) <= \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);

\MI|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\pc|ExitPC\(9) & \pc|ExitPC\(8) & \pc|ExitPC\(7) & \pc|ExitPC\(6) & \pc|ExitPC\(5) & \pc|ExitPC\(4) & \pc|ExitPC\(3) & \pc|ExitPC\(2));

\MI|altsyncram_component|auto_generated|q_a\(26) <= \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\MI|altsyncram_component|auto_generated|q_a\(27) <= \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);
\MI|altsyncram_component|auto_generated|q_a\(28) <= \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(2);
\MI|altsyncram_component|auto_generated|q_a\(29) <= \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(3);
\MI|altsyncram_component|auto_generated|q_a\(30) <= \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(4);
\MI|altsyncram_component|auto_generated|q_a\(31) <= \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(5);

\MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\breg|regB[17]~6_combout\ & \breg|regB[16]~8_combout\ & \breg|regB[15]~17_combout\ & \breg|regB[14]~19_combout\ & \breg|regB[13]~18_combout\ & \breg|regB[12]~20_combout\ & 
\breg|regB[11]~28_combout\ & \breg|regB[10]~30_combout\ & \breg|regB[9]~29_combout\ & \breg|regB[8]~31_combout\ & \breg|regB[7]~21_combout\ & \breg|regB[6]~22_combout\ & \breg|regB[5]~23_combout\ & \breg|regB[4]~24_combout\ & \breg|regB[3]~26_combout\ & 
\breg|regB[2]~27_combout\ & \breg|regB[1]~25_combout\ & \breg|regB[0]~0_combout\);

\MD|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ula|Mux22~11_combout\ & \ula|Mux23~10_combout\ & \ula|Mux24~combout\ & \ula|Mux25~combout\ & \ula|Mux26~combout\ & \ula|Mux27~combout\ & \ula|Mux28~9_combout\ & 
\ula|Mux29~33_combout\);

\MD|altsyncram_component|auto_generated|q_a\(0) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\MD|altsyncram_component|auto_generated|q_a\(1) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\MD|altsyncram_component|auto_generated|q_a\(2) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\MD|altsyncram_component|auto_generated|q_a\(3) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\MD|altsyncram_component|auto_generated|q_a\(4) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\MD|altsyncram_component|auto_generated|q_a\(5) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\MD|altsyncram_component|auto_generated|q_a\(6) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\MD|altsyncram_component|auto_generated|q_a\(7) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\MD|altsyncram_component|auto_generated|q_a\(8) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\MD|altsyncram_component|auto_generated|q_a\(9) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\MD|altsyncram_component|auto_generated|q_a\(10) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\MD|altsyncram_component|auto_generated|q_a\(11) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\MD|altsyncram_component|auto_generated|q_a\(12) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\MD|altsyncram_component|auto_generated|q_a\(13) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\MD|altsyncram_component|auto_generated|q_a\(14) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\MD|altsyncram_component|auto_generated|q_a\(15) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\MD|altsyncram_component|auto_generated|q_a\(16) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\MD|altsyncram_component|auto_generated|q_a\(17) <= \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\breg|regB[31]~11_combout\ & \breg|regB[30]~12_combout\ & \breg|regB[29]~9_combout\ & \breg|regB[28]~10_combout\ & \breg|regB[27]~13_combout\ & \breg|regB[26]~15_combout\ & 
\breg|regB[25]~14_combout\ & \breg|regB[24]~16_combout\ & \breg|regB[23]~1_combout\ & \breg|regB[22]~3_combout\ & \breg|regB[21]~2_combout\ & \breg|regB[20]~4_combout\ & \breg|regB[19]~5_combout\ & \breg|regB[18]~7_combout\);

\MD|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\ula|Mux22~11_combout\ & \ula|Mux23~10_combout\ & \ula|Mux24~combout\ & \ula|Mux25~combout\ & \ula|Mux26~combout\ & \ula|Mux27~combout\ & \ula|Mux28~9_combout\ & 
\ula|Mux29~33_combout\);

\MD|altsyncram_component|auto_generated|q_a\(18) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\MD|altsyncram_component|auto_generated|q_a\(19) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\MD|altsyncram_component|auto_generated|q_a\(20) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\MD|altsyncram_component|auto_generated|q_a\(21) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\MD|altsyncram_component|auto_generated|q_a\(22) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\MD|altsyncram_component|auto_generated|q_a\(23) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\MD|altsyncram_component|auto_generated|q_a\(24) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\MD|altsyncram_component|auto_generated|q_a\(25) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\MD|altsyncram_component|auto_generated|q_a\(26) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\MD|altsyncram_component|auto_generated|q_a\(27) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\MD|altsyncram_component|auto_generated|q_a\(28) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\MD|altsyncram_component|auto_generated|q_a\(29) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\MD|altsyncram_component|auto_generated|q_a\(30) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\MD|altsyncram_component|auto_generated|q_a\(31) <= \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\clk_mem~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_mem~combout\);

\mux_ALUSrc|WriteR[31]~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \mux_ALUSrc|WriteR[31]~1_combout\);

\controle|controles[9]~4clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \controle|controles[9]~4_combout\);

-- Location: M4K_X55_Y38
\MD|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000340032",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MD:MD|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controle|controles\(4),
	clk0 => \clk_mem~clkctrl_outclk\,
	portadatain => \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MD|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MD|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y35_N0
\ula|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~0_combout\ = (\mux_ALUSrc|WriteR\(0) & (\MuxShamt|MuxShamtExit[0]~0_combout\ $ (VCC))) # (!\mux_ALUSrc|WriteR\(0) & ((\MuxShamt|MuxShamtExit[0]~0_combout\) # (GND)))
-- \ula|Add0~1\ = CARRY((\MuxShamt|MuxShamtExit[0]~0_combout\) # (!\mux_ALUSrc|WriteR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(0),
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => VCC,
	combout => \ula|Add0~0_combout\,
	cout => \ula|Add0~1\);

-- Location: LCCOMB_X45_Y35_N2
\ula|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~2_combout\ = (\mux_ALUSrc|WriteR\(1) & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & (!\ula|Add0~1\)) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\ula|Add0~1\) # (GND))))) # (!\mux_ALUSrc|WriteR\(1) & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & 
-- (\ula|Add0~1\ & VCC)) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (!\ula|Add0~1\))))
-- \ula|Add0~3\ = CARRY((\mux_ALUSrc|WriteR\(1) & ((!\ula|Add0~1\) # (!\MuxShamt|MuxShamtExit[1]~2_combout\))) # (!\mux_ALUSrc|WriteR\(1) & (!\MuxShamt|MuxShamtExit[1]~2_combout\ & !\ula|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(1),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => VCC,
	cin => \ula|Add0~1\,
	combout => \ula|Add0~2_combout\,
	cout => \ula|Add0~3\);

-- Location: LCCOMB_X45_Y35_N6
\ula|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~6_combout\ = (\mux_ALUSrc|WriteR\(3) & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (!\ula|Add0~5\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|Add0~5\) # (GND))))) # (!\mux_ALUSrc|WriteR\(3) & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & 
-- (\ula|Add0~5\ & VCC)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (!\ula|Add0~5\))))
-- \ula|Add0~7\ = CARRY((\mux_ALUSrc|WriteR\(3) & ((!\ula|Add0~5\) # (!\MuxShamt|MuxShamtExit[3]~4_combout\))) # (!\mux_ALUSrc|WriteR\(3) & (!\MuxShamt|MuxShamtExit[3]~4_combout\ & !\ula|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(3),
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => VCC,
	cin => \ula|Add0~5\,
	combout => \ula|Add0~6_combout\,
	cout => \ula|Add0~7\);

-- Location: LCCOMB_X45_Y35_N10
\ula|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~10_combout\ = (\MuxShamt|MuxShamtExit[5]~32_combout\ & ((\mux_ALUSrc|WriteR\(5) & (!\ula|Add0~9\)) # (!\mux_ALUSrc|WriteR\(5) & (\ula|Add0~9\ & VCC)))) # (!\MuxShamt|MuxShamtExit[5]~32_combout\ & ((\mux_ALUSrc|WriteR\(5) & ((\ula|Add0~9\) # 
-- (GND))) # (!\mux_ALUSrc|WriteR\(5) & (!\ula|Add0~9\))))
-- \ula|Add0~11\ = CARRY((\MuxShamt|MuxShamtExit[5]~32_combout\ & (\mux_ALUSrc|WriteR\(5) & !\ula|Add0~9\)) # (!\MuxShamt|MuxShamtExit[5]~32_combout\ & ((\mux_ALUSrc|WriteR\(5)) # (!\ula|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[5]~32_combout\,
	datab => \mux_ALUSrc|WriteR\(5),
	datad => VCC,
	cin => \ula|Add0~9\,
	combout => \ula|Add0~10_combout\,
	cout => \ula|Add0~11\);

-- Location: LCCOMB_X45_Y35_N30
\ula|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~30_combout\ = (\mux_ALUSrc|WriteR\(15) & ((\MuxShamt|MuxShamtExit[15]~22_combout\ & (!\ula|Add0~29\)) # (!\MuxShamt|MuxShamtExit[15]~22_combout\ & ((\ula|Add0~29\) # (GND))))) # (!\mux_ALUSrc|WriteR\(15) & 
-- ((\MuxShamt|MuxShamtExit[15]~22_combout\ & (\ula|Add0~29\ & VCC)) # (!\MuxShamt|MuxShamtExit[15]~22_combout\ & (!\ula|Add0~29\))))
-- \ula|Add0~31\ = CARRY((\mux_ALUSrc|WriteR\(15) & ((!\ula|Add0~29\) # (!\MuxShamt|MuxShamtExit[15]~22_combout\))) # (!\mux_ALUSrc|WriteR\(15) & (!\MuxShamt|MuxShamtExit[15]~22_combout\ & !\ula|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(15),
	datab => \MuxShamt|MuxShamtExit[15]~22_combout\,
	datad => VCC,
	cin => \ula|Add0~29\,
	combout => \ula|Add0~30_combout\,
	cout => \ula|Add0~31\);

-- Location: LCCOMB_X47_Y37_N4
\ula|A_B_sum[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[2]~4_combout\ = ((\mux_ALUSrc|WriteR\(2) $ (\MuxShamt|MuxShamtExit[2]~3_combout\ $ (!\ula|A_B_sum[1]~3\)))) # (GND)
-- \ula|A_B_sum[2]~5\ = CARRY((\mux_ALUSrc|WriteR\(2) & ((\MuxShamt|MuxShamtExit[2]~3_combout\) # (!\ula|A_B_sum[1]~3\))) # (!\mux_ALUSrc|WriteR\(2) & (\MuxShamt|MuxShamtExit[2]~3_combout\ & !\ula|A_B_sum[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(2),
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[1]~3\,
	combout => \ula|A_B_sum[2]~4_combout\,
	cout => \ula|A_B_sum[2]~5\);

-- Location: LCCOMB_X47_Y37_N30
\ula|A_B_sum[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[15]~30_combout\ = (\mux_ALUSrc|WriteR\(15) & ((\MuxShamt|MuxShamtExit[15]~22_combout\ & (\ula|A_B_sum[14]~29\ & VCC)) # (!\MuxShamt|MuxShamtExit[15]~22_combout\ & (!\ula|A_B_sum[14]~29\)))) # (!\mux_ALUSrc|WriteR\(15) & 
-- ((\MuxShamt|MuxShamtExit[15]~22_combout\ & (!\ula|A_B_sum[14]~29\)) # (!\MuxShamt|MuxShamtExit[15]~22_combout\ & ((\ula|A_B_sum[14]~29\) # (GND)))))
-- \ula|A_B_sum[15]~31\ = CARRY((\mux_ALUSrc|WriteR\(15) & (!\MuxShamt|MuxShamtExit[15]~22_combout\ & !\ula|A_B_sum[14]~29\)) # (!\mux_ALUSrc|WriteR\(15) & ((!\ula|A_B_sum[14]~29\) # (!\MuxShamt|MuxShamtExit[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(15),
	datab => \MuxShamt|MuxShamtExit[15]~22_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[14]~29\,
	combout => \ula|A_B_sum[15]~30_combout\,
	cout => \ula|A_B_sum[15]~31\);

-- Location: LCCOMB_X47_Y36_N0
\ula|A_B_sum[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[16]~32_combout\ = ((\MuxShamt|MuxShamtExit[16]~21_combout\ $ (\mux_ALUSrc|WriteR\(16) $ (!\ula|A_B_sum[15]~31\)))) # (GND)
-- \ula|A_B_sum[16]~33\ = CARRY((\MuxShamt|MuxShamtExit[16]~21_combout\ & ((\mux_ALUSrc|WriteR\(16)) # (!\ula|A_B_sum[15]~31\))) # (!\MuxShamt|MuxShamtExit[16]~21_combout\ & (\mux_ALUSrc|WriteR\(16) & !\ula|A_B_sum[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[16]~21_combout\,
	datab => \mux_ALUSrc|WriteR\(16),
	datad => VCC,
	cin => \ula|A_B_sum[15]~31\,
	combout => \ula|A_B_sum[16]~32_combout\,
	cout => \ula|A_B_sum[16]~33\);

-- Location: M4K_X55_Y34
\MD|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MD:MD|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controle|controles\(4),
	clk0 => \clk_mem~clkctrl_outclk\,
	portadatain => \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MD|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MD|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCFF_X51_Y35_N3
\breg|breg~934\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[0]~0_combout\,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~934_regout\);

-- Location: LCCOMB_X53_Y31_N16
\breg|breg~1069\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1069_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~774_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~646_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~774_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~646_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1069_combout\);

-- Location: LCCOMB_X54_Y31_N2
\breg|breg~1070\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1070_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1069_combout\ & ((\breg|breg~1030_regout\))) # (!\breg|breg~1069_combout\ & (\breg|breg~902_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~902_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1030_regout\,
	datad => \breg|breg~1069_combout\,
	combout => \breg|breg~1070_combout\);

-- Location: LCCOMB_X47_Y34_N30
\breg|breg~1076\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1076_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~70_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~38_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~38_regout\,
	datac => \breg|breg~70_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1076_combout\);

-- Location: LCCOMB_X47_Y34_N12
\breg|breg~1077\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1077_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1076_combout\ & (\breg|breg~134_regout\)) # (!\breg|breg~1076_combout\ & ((\breg|breg~102_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~134_regout\,
	datac => \breg|breg~102_regout\,
	datad => \breg|breg~1076_combout\,
	combout => \breg|breg~1077_combout\);

-- Location: LCFF_X52_Y37_N9
\breg|breg~486\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~486_regout\);

-- Location: LCCOMB_X42_Y31_N20
\controle|ctrula[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[0]~8_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(4) & !\MI|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(4),
	datad => \MI|altsyncram_component|auto_generated|q_a\(3),
	combout => \controle|ctrula[0]~8_combout\);

-- Location: LCFF_X56_Y35_N15
\breg|breg~618\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~618_regout\);

-- Location: LCCOMB_X56_Y35_N14
\breg|breg~1082\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1082_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~874_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~618_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~618_regout\,
	datad => \breg|breg~874_regout\,
	combout => \breg|breg~1082_combout\);

-- Location: LCCOMB_X56_Y35_N28
\breg|breg~1083\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1083_combout\ = (\breg|breg~1082_combout\ & ((\breg|breg~1002_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|breg~1082_combout\ & (((\breg|breg~746_regout\ & \MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1002_regout\,
	datab => \breg|breg~1082_combout\,
	datac => \breg|breg~746_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1083_combout\);

-- Location: LCFF_X52_Y36_N27
\breg|breg~330\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~330_regout\);

-- Location: LCCOMB_X49_Y35_N12
\breg|breg~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1096_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~74_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~42_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~74_regout\,
	datad => \breg|breg~42_regout\,
	combout => \breg|breg~1096_combout\);

-- Location: LCCOMB_X54_Y33_N28
\breg|breg~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1102_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~839_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~583_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~839_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~583_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1102_combout\);

-- Location: LCCOMB_X54_Y33_N30
\breg|breg~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1103_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1102_combout\ & ((\breg|breg~967_regout\))) # (!\breg|breg~1102_combout\ & (\breg|breg~711_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~711_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~967_regout\,
	datad => \breg|breg~1102_combout\,
	combout => \breg|breg~1103_combout\);

-- Location: LCCOMB_X53_Y35_N14
\breg|breg~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1112_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~199_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~167_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~199_regout\,
	datac => \breg|breg~167_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1112_combout\);

-- Location: LCCOMB_X52_Y35_N26
\breg|breg~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1113_combout\ = (\breg|breg~1112_combout\ & (((\breg|breg~263_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1112_combout\ & (\breg|breg~231_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1112_combout\,
	datab => \breg|breg~231_regout\,
	datac => \breg|breg~263_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1113_combout\);

-- Location: LCFF_X53_Y37_N25
\breg|breg~455\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~455_regout\);

-- Location: LCFF_X53_Y37_N3
\breg|breg~423\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~423_regout\);

-- Location: LCCOMB_X53_Y37_N2
\breg|breg~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1119_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~455_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~423_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~455_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~423_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1119_combout\);

-- Location: LCFF_X56_Y35_N25
\breg|breg~744\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[2]~2_combout\,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~744_regout\);

-- Location: LCFF_X53_Y32_N1
\breg|breg~872\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~872_regout\);

-- Location: LCCOMB_X53_Y33_N20
\breg|breg~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1124_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~712_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~584_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~712_regout\,
	datad => \breg|breg~584_regout\,
	combout => \breg|breg~1124_combout\);

-- Location: LCCOMB_X50_Y33_N28
\breg|breg~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1125_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1124_combout\ & (\breg|breg~968_regout\)) # (!\breg|breg~1124_combout\ & ((\breg|breg~840_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~968_regout\,
	datac => \breg|breg~840_regout\,
	datad => \breg|breg~1124_combout\,
	combout => \breg|breg~1125_combout\);

-- Location: LCCOMB_X53_Y31_N0
\breg|breg~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1129_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~776_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~648_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~776_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~648_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1129_combout\);

-- Location: LCFF_X53_Y37_N31
\breg|breg~424\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~424_regout\);

-- Location: LCCOMB_X53_Y37_N30
\breg|breg~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1139_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~488_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~424_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~488_regout\,
	datac => \breg|breg~424_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1139_combout\);

-- Location: LCFF_X52_Y34_N15
\breg|breg~520\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~520_regout\);

-- Location: LCCOMB_X52_Y34_N14
\breg|breg~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1140_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1139_combout\ & ((\breg|breg~520_regout\))) # (!\breg|breg~1139_combout\ & (\breg|breg~456_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~456_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~520_regout\,
	datad => \breg|breg~1139_combout\,
	combout => \breg|breg~1140_combout\);

-- Location: LCFF_X50_Y33_N23
\breg|breg~841\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~841_regout\);

-- Location: LCFF_X54_Y33_N17
\breg|breg~585\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~585_regout\);

-- Location: LCCOMB_X54_Y33_N16
\breg|breg~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1142_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~841_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~585_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~585_regout\,
	datad => \breg|breg~841_regout\,
	combout => \breg|breg~1142_combout\);

-- Location: LCFF_X54_Y34_N25
\breg|breg~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[3]~3_combout\,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~41_regout\);

-- Location: LCCOMB_X45_Y37_N26
\breg|breg~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1156_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~105_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~41_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~105_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~41_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1156_combout\);

-- Location: LCCOMB_X45_Y37_N24
\breg|breg~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1157_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1156_combout\ & (\breg|breg~137_regout\)) # (!\breg|breg~1156_combout\ & ((\breg|breg~73_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~137_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~73_regout\,
	datad => \breg|breg~1156_combout\,
	combout => \breg|breg~1157_combout\);

-- Location: LCFF_X53_Y37_N17
\breg|breg~457\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~457_regout\);

-- Location: LCFF_X58_Y37_N17
\breg|breg~388\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~388_regout\);

-- Location: LCFF_X59_Y35_N17
\breg|breg~356\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~356_regout\);

-- Location: LCFF_X59_Y35_N27
\breg|breg~324\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~324_regout\);

-- Location: LCCOMB_X59_Y35_N16
\breg|breg~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1162_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~356_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~324_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~324_regout\,
	datac => \breg|breg~356_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1162_combout\);

-- Location: LCFF_X54_Y35_N11
\breg|breg~420\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~420_regout\);

-- Location: LCCOMB_X54_Y35_N10
\breg|breg~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1163_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1162_combout\ & ((\breg|breg~420_regout\))) # (!\breg|breg~1162_combout\ & (\breg|breg~388_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~388_regout\,
	datac => \breg|breg~420_regout\,
	datad => \breg|breg~1162_combout\,
	combout => \breg|breg~1163_combout\);

-- Location: LCFF_X54_Y31_N21
\breg|breg~932\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~932_regout\);

-- Location: LCCOMB_X58_Y29_N2
\breg|breg~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1179_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~804_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~676_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~804_regout\,
	datad => \breg|breg~676_regout\,
	combout => \breg|breg~1179_combout\);

-- Location: LCCOMB_X54_Y31_N20
\breg|breg~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1180_combout\ = (\breg|breg~1179_combout\ & (((\breg|breg~1060_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24)))) # (!\breg|breg~1179_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~932_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1179_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~932_regout\,
	datad => \breg|breg~1060_regout\,
	combout => \breg|breg~1180_combout\);

-- Location: LCFF_X57_Y29_N13
\breg|breg~643\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~643_regout\);

-- Location: LCFF_X58_Y29_N31
\breg|breg~803\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~803_regout\);

-- Location: LCFF_X52_Y35_N17
\breg|breg~259\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~259_regout\);

-- Location: LCFF_X53_Y35_N25
\breg|breg~195\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~195_regout\);

-- Location: LCFF_X49_Y35_N17
\breg|breg~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~99_regout\);

-- Location: LCFF_X57_Y34_N1
\breg|breg~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~131_regout\);

-- Location: LCFF_X57_Y34_N27
\breg|breg~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~67_regout\);

-- Location: LCCOMB_X57_Y34_N0
\breg|breg~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1196_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~131_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~67_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~131_regout\,
	datad => \breg|breg~67_regout\,
	combout => \breg|breg~1196_combout\);

-- Location: LCFF_X49_Y35_N3
\breg|breg~163\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~163_regout\);

-- Location: LCCOMB_X49_Y35_N16
\breg|breg~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1197_combout\ = (\breg|breg~1196_combout\ & (((\breg|breg~163_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1196_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~99_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1196_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~99_regout\,
	datad => \breg|breg~163_regout\,
	combout => \breg|breg~1197_combout\);

-- Location: LCFF_X48_Y34_N7
\breg|breg~547\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[29]~29_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~547_regout\);

-- Location: LCCOMB_X58_Y29_N10
\breg|breg~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1209_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~802_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~674_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~802_regout\,
	datad => \breg|breg~674_regout\,
	combout => \breg|breg~1209_combout\);

-- Location: LCCOMB_X58_Y32_N8
\breg|breg~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1216_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~98_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~66_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~98_regout\,
	datad => \breg|breg~66_regout\,
	combout => \breg|breg~1216_combout\);

-- Location: LCCOMB_X53_Y34_N12
\breg|breg~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1217_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1216_combout\ & (\breg|breg~162_regout\)) # (!\breg|breg~1216_combout\ & ((\breg|breg~130_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~162_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~130_regout\,
	datad => \breg|breg~1216_combout\,
	combout => \breg|breg~1217_combout\);

-- Location: LCFF_X60_Y34_N25
\breg|breg~353\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~353_regout\);

-- Location: LCFF_X59_Y34_N5
\breg|breg~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~97_regout\);

-- Location: LCFF_X54_Y34_N11
\breg|breg~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~129_regout\);

-- Location: LCFF_X59_Y34_N31
\breg|breg~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~65_regout\);

-- Location: LCCOMB_X54_Y34_N10
\breg|breg~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1236_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~129_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~65_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~129_regout\,
	datad => \breg|breg~65_regout\,
	combout => \breg|breg~1236_combout\);

-- Location: LCFF_X60_Y34_N19
\breg|breg~161\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~161_regout\);

-- Location: LCCOMB_X59_Y34_N4
\breg|breg~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1237_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1236_combout\ & (\breg|breg~161_regout\)) # (!\breg|breg~1236_combout\ & ((\breg|breg~97_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~161_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~97_regout\,
	datad => \breg|breg~1236_combout\,
	combout => \breg|breg~1237_combout\);

-- Location: LCCOMB_X48_Y35_N24
\ula|ShiftLeft0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~0_combout\ = (\MuxShamt|MuxShamtExit[28]~9_combout\) # ((\MuxShamt|MuxShamtExit[29]~8_combout\) # ((\MuxShamt|MuxShamtExit[30]~7_combout\) # (\MuxShamt|MuxShamtExit[27]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[28]~9_combout\,
	datab => \MuxShamt|MuxShamtExit[29]~8_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~7_combout\,
	datad => \MuxShamt|MuxShamtExit[27]~10_combout\,
	combout => \ula|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X57_Y30_N24
\breg|breg~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1242_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~896_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~640_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~896_regout\,
	datad => \breg|breg~640_regout\,
	combout => \breg|breg~1242_combout\);

-- Location: LCFF_X58_Y29_N23
\breg|breg~800\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~800_regout\);

-- Location: LCFF_X59_Y31_N23
\breg|breg~672\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~672_regout\);

-- Location: LCCOMB_X58_Y29_N22
\breg|breg~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1249_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~800_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~672_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~672_regout\,
	datac => \breg|breg~800_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1249_combout\);

-- Location: LCCOMB_X57_Y36_N0
\breg|breg~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1252_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~352_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~320_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~352_regout\,
	datad => \breg|breg~320_regout\,
	combout => \breg|breg~1252_combout\);

-- Location: LCCOMB_X57_Y33_N16
\breg|breg~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1254_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~256_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~192_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~256_regout\,
	datad => \breg|breg~192_regout\,
	combout => \breg|breg~1254_combout\);

-- Location: LCFF_X56_Y32_N25
\breg|breg~288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~288_regout\);

-- Location: LCCOMB_X56_Y32_N24
\breg|breg~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1255_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1254_combout\ & ((\breg|breg~288_regout\))) # (!\breg|breg~1254_combout\ & (\breg|breg~224_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~224_regout\,
	datac => \breg|breg~288_regout\,
	datad => \breg|breg~1254_combout\,
	combout => \breg|breg~1255_combout\);

-- Location: LCFF_X54_Y34_N31
\breg|breg~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~128_regout\);

-- Location: LCFF_X58_Y32_N3
\breg|breg~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~96_regout\);

-- Location: LCCOMB_X58_Y32_N2
\breg|breg~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1256_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~96_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~64_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~64_regout\,
	datac => \breg|breg~96_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1256_combout\);

-- Location: LCCOMB_X54_Y34_N30
\breg|breg~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1257_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1256_combout\ & (\breg|breg~160_regout\)) # (!\breg|breg~1256_combout\ & ((\breg|breg~128_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~160_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~128_regout\,
	datad => \breg|breg~1256_combout\,
	combout => \breg|breg~1257_combout\);

-- Location: LCCOMB_X54_Y34_N16
\breg|breg~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1258_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~1255_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1255_combout\,
	datad => \breg|breg~1257_combout\,
	combout => \breg|breg~1258_combout\);

-- Location: LCCOMB_X50_Y36_N2
\breg|breg~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1262_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~863_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~607_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~607_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~863_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1262_combout\);

-- Location: LCCOMB_X50_Y36_N8
\breg|breg~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1263_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1262_combout\ & (\breg|breg~991_regout\)) # (!\breg|breg~1262_combout\ & ((\breg|breg~735_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~991_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~735_regout\,
	datad => \breg|breg~1262_combout\,
	combout => \breg|breg~1263_combout\);

-- Location: LCFF_X56_Y31_N25
\breg|breg~575\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~575_regout\);

-- Location: LCFF_X57_Y36_N5
\breg|breg~351\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~351_regout\);

-- Location: LCCOMB_X58_Y36_N22
\breg|breg~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1274_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~383_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~319_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~319_regout\,
	datac => \breg|breg~383_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1274_combout\);

-- Location: LCCOMB_X57_Y36_N4
\breg|breg~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1275_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1274_combout\ & (\breg|breg~415_regout\)) # (!\breg|breg~1274_combout\ & ((\breg|breg~351_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~415_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~351_regout\,
	datad => \breg|breg~1274_combout\,
	combout => \breg|breg~1275_combout\);

-- Location: LCCOMB_X58_Y32_N22
\breg|breg~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1276_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~127_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~63_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~63_regout\,
	datac => \breg|breg~127_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1276_combout\);

-- Location: LCCOMB_X58_Y32_N28
\breg|breg~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1277_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1276_combout\ & ((\breg|breg~159_regout\))) # (!\breg|breg~1276_combout\ & (\breg|breg~95_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1276_combout\,
	datac => \breg|breg~95_regout\,
	datad => \breg|breg~159_regout\,
	combout => \breg|breg~1277_combout\);

-- Location: LCCOMB_X54_Y33_N24
\breg|breg~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1278_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1275_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1275_combout\,
	datad => \breg|breg~1277_combout\,
	combout => \breg|breg~1278_combout\);

-- Location: LCFF_X59_Y33_N13
\breg|breg~766\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~766_regout\);

-- Location: LCFF_X57_Y30_N31
\breg|breg~894\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~894_regout\);

-- Location: LCFF_X56_Y30_N15
\breg|breg~638\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~638_regout\);

-- Location: LCCOMB_X57_Y30_N30
\breg|breg~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1282_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~894_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~638_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~638_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~894_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1282_combout\);

-- Location: LCFF_X57_Y30_N9
\breg|breg~1022\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1022_regout\);

-- Location: LCCOMB_X57_Y30_N8
\breg|breg~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1283_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1282_combout\ & ((\breg|breg~1022_regout\))) # (!\breg|breg~1282_combout\ & (\breg|breg~766_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~766_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1022_regout\,
	datad => \breg|breg~1282_combout\,
	combout => \breg|breg~1283_combout\);

-- Location: LCCOMB_X54_Y32_N28
\breg|breg~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1312_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~221_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~189_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~221_regout\,
	datab => \breg|breg~189_regout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(22),
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1312_combout\);

-- Location: LCCOMB_X57_Y33_N28
\breg|breg~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1313_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1312_combout\ & ((\breg|breg~285_regout\))) # (!\breg|breg~1312_combout\ & (\breg|breg~253_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~1312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1312_combout\,
	datac => \breg|breg~253_regout\,
	datad => \breg|breg~285_regout\,
	combout => \breg|breg~1313_combout\);

-- Location: LCCOMB_X50_Y36_N16
\breg|breg~1324\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1324_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~732_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~604_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~732_regout\,
	datad => \breg|breg~604_regout\,
	combout => \breg|breg~1324_combout\);

-- Location: LCFF_X57_Y32_N13
\breg|breg~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~60_regout\);

-- Location: LCCOMB_X57_Y38_N26
\breg|breg~1339\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1339_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~508_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~444_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~444_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~508_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1339_combout\);

-- Location: LCCOMB_X49_Y32_N0
\breg|breg~1342\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1342_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~859_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~603_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~603_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~859_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1342_combout\);

-- Location: LCCOMB_X52_Y32_N10
\breg|breg~1352\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1352_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~219_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~187_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~187_regout\,
	datac => \breg|breg~219_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1352_combout\);

-- Location: LCCOMB_X57_Y33_N12
\breg|breg~1354\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1354_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~379_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~315_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~315_regout\,
	datac => \breg|breg~379_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1354_combout\);

-- Location: LCCOMB_X53_Y37_N6
\breg|breg~1359\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1359_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~475_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~443_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~475_regout\,
	datad => \breg|breg~443_regout\,
	combout => \breg|breg~1359_combout\);

-- Location: LCCOMB_X48_Y39_N16
\breg|breg~1360\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1360_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1359_combout\ & (\breg|breg~539_regout\)) # (!\breg|breg~1359_combout\ & ((\breg|breg~507_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~539_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~507_regout\,
	datad => \breg|breg~1359_combout\,
	combout => \breg|breg~1360_combout\);

-- Location: LCFF_X50_Y30_N31
\breg|breg~570\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~570_regout\);

-- Location: LCFF_X58_Y37_N5
\breg|breg~378\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~378_regout\);

-- Location: LCCOMB_X57_Y37_N16
\breg|breg~1372\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1372_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~346_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~314_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~314_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~346_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1372_combout\);

-- Location: LCCOMB_X58_Y37_N4
\breg|breg~1373\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1373_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1372_combout\ & (\breg|breg~410_regout\)) # (!\breg|breg~1372_combout\ & ((\breg|breg~378_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~410_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~378_regout\,
	datad => \breg|breg~1372_combout\,
	combout => \breg|breg~1373_combout\);

-- Location: LCCOMB_X57_Y33_N22
\breg|breg~1374\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1374_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~250_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~186_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~186_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~250_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1374_combout\);

-- Location: LCFF_X53_Y30_N7
\breg|breg~282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~282_regout\);

-- Location: LCCOMB_X53_Y30_N6
\breg|breg~1375\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1375_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1374_combout\ & ((\breg|breg~282_regout\))) # (!\breg|breg~1374_combout\ & (\breg|breg~218_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~218_regout\,
	datac => \breg|breg~282_regout\,
	datad => \breg|breg~1374_combout\,
	combout => \breg|breg~1375_combout\);

-- Location: LCFF_X52_Y34_N3
\breg|breg~538\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[20]~20_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~538_regout\);

-- Location: LCFF_X49_Y32_N25
\breg|breg~857\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~857_regout\);

-- Location: LCCOMB_X49_Y32_N24
\breg|breg~1382\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1382_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~857_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~601_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~601_regout\,
	datac => \breg|breg~857_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1382_combout\);

-- Location: LCCOMB_X50_Y32_N0
\breg|breg~1383\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1383_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1382_combout\ & ((\breg|breg~985_regout\))) # (!\breg|breg~1382_combout\ & (\breg|breg~729_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~729_regout\,
	datac => \breg|breg~985_regout\,
	datad => \breg|breg~1382_combout\,
	combout => \breg|breg~1383_combout\);

-- Location: LCCOMB_X59_Y30_N4
\breg|breg~1389\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1389_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~921_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~665_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~665_regout\,
	datac => \breg|breg~921_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1389_combout\);

-- Location: LCFF_X53_Y32_N7
\breg|breg~249\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[19]~19_combout\,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~249_regout\);

-- Location: LCCOMB_X57_Y33_N24
\breg|breg~1394\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1394_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~377_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~313_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~377_regout\,
	datad => \breg|breg~313_regout\,
	combout => \breg|breg~1394_combout\);

-- Location: LCFF_X57_Y29_N11
\breg|breg~1016\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1016_regout\);

-- Location: LCFF_X58_Y35_N25
\breg|breg~696\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~696_regout\);

-- Location: LCFF_X58_Y31_N7
\breg|breg~568\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~568_regout\);

-- Location: LCFF_X59_Y35_N11
\breg|breg~344\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~344_regout\);

-- Location: LCFF_X59_Y35_N21
\breg|breg~312\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~312_regout\);

-- Location: LCCOMB_X59_Y35_N10
\breg|breg~1412\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1412_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~344_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~312_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~312_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~344_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1412_combout\);

-- Location: LCFF_X54_Y32_N31
\breg|breg~216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~216_regout\);

-- Location: LCFF_X58_Y34_N21
\breg|breg~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~88_regout\);

-- Location: LCCOMB_X58_Y34_N20
\breg|breg~1416\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1416_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~88_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~56_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~88_regout\,
	datad => \breg|breg~56_regout\,
	combout => \breg|breg~1416_combout\);

-- Location: LCFF_X59_Y36_N11
\breg|breg~152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~152_regout\);

-- Location: LCCOMB_X59_Y36_N10
\breg|breg~1417\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1417_combout\ = (\breg|breg~1416_combout\ & (((\breg|breg~152_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1416_combout\ & (\breg|breg~120_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~120_regout\,
	datab => \breg|breg~1416_combout\,
	datac => \breg|breg~152_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1417_combout\);

-- Location: LCCOMB_X57_Y38_N0
\breg|breg~1419\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1419_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~504_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~440_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~504_regout\,
	datad => \breg|breg~440_regout\,
	combout => \breg|breg~1419_combout\);

-- Location: LCFF_X57_Y31_N13
\breg|breg~727\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~727_regout\);

-- Location: LCFF_X49_Y32_N17
\breg|breg~855\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~855_regout\);

-- Location: LCFF_X49_Y32_N27
\breg|breg~599\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~599_regout\);

-- Location: LCCOMB_X49_Y32_N16
\breg|breg~1422\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1422_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~855_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~599_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~855_regout\,
	datad => \breg|breg~599_regout\,
	combout => \breg|breg~1422_combout\);

-- Location: LCFF_X50_Y32_N3
\breg|breg~983\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~983_regout\);

-- Location: LCCOMB_X57_Y31_N12
\breg|breg~1423\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1423_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1422_combout\ & (\breg|breg~983_regout\)) # (!\breg|breg~1422_combout\ & ((\breg|breg~727_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~983_regout\,
	datac => \breg|breg~727_regout\,
	datad => \breg|breg~1422_combout\,
	combout => \breg|breg~1423_combout\);

-- Location: LCFF_X58_Y31_N25
\breg|breg~823\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~823_regout\);

-- Location: LCFF_X57_Y31_N31
\breg|breg~1047\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1047_regout\);

-- Location: LCCOMB_X54_Y38_N0
\breg|breg~1439\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1439_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~471_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~439_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~471_regout\,
	datad => \breg|breg~439_regout\,
	combout => \breg|breg~1439_combout\);

-- Location: LCFF_X53_Y29_N21
\breg|breg~886\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~886_regout\);

-- Location: LCFF_X57_Y29_N25
\breg|breg~630\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~630_regout\);

-- Location: LCCOMB_X53_Y29_N20
\breg|breg~1442\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1442_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~886_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~630_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~886_regout\,
	datad => \breg|breg~630_regout\,
	combout => \breg|breg~1442_combout\);

-- Location: LCCOMB_X51_Y30_N10
\breg|breg~1446\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1446_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~822_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~566_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~822_regout\,
	datad => \breg|breg~566_regout\,
	combout => \breg|breg~1446_combout\);

-- Location: LCFF_X51_Y30_N13
\breg|breg~950\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~950_regout\);

-- Location: LCCOMB_X51_Y30_N12
\breg|breg~1447\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1447_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1446_combout\ & ((\breg|breg~950_regout\))) # (!\breg|breg~1446_combout\ & (\breg|breg~694_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~694_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~950_regout\,
	datad => \breg|breg~1446_combout\,
	combout => \breg|breg~1447_combout\);

-- Location: LCCOMB_X52_Y32_N22
\breg|breg~1454\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1454_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~246_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~182_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~182_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~246_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1454_combout\);

-- Location: LCFF_X56_Y32_N1
\breg|breg~181\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~181_regout\);

-- Location: LCFF_X56_Y32_N27
\breg|breg~277\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~277_regout\);

-- Location: LCCOMB_X49_Y33_N28
\breg|breg~1484\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1484_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~724_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~596_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~596_regout\,
	datac => \breg|breg~724_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1484_combout\);

-- Location: LCCOMB_X60_Y31_N30
\breg|breg~1489\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1489_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~788_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~660_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~660_regout\,
	datac => \breg|breg~788_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1489_combout\);

-- Location: LCFF_X57_Y36_N25
\breg|breg~340\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~340_regout\);

-- Location: LCFF_X57_Y36_N3
\breg|breg~308\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~308_regout\);

-- Location: LCCOMB_X57_Y36_N24
\breg|breg~1492\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1492_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~340_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~308_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~340_regout\,
	datad => \breg|breg~308_regout\,
	combout => \breg|breg~1492_combout\);

-- Location: LCCOMB_X48_Y33_N22
\breg|breg~1502\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1502_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~851_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~595_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~595_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~851_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1502_combout\);

-- Location: LCFF_X59_Y31_N15
\breg|breg~1043\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1043_regout\);

-- Location: LCFF_X52_Y32_N7
\breg|breg~243\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~243_regout\);

-- Location: LCCOMB_X54_Y38_N6
\breg|breg~1519\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1519_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~467_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~435_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~467_regout\,
	datad => \breg|breg~435_regout\,
	combout => \breg|breg~1519_combout\);

-- Location: LCCOMB_X50_Y37_N8
\breg|breg~1526\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1526_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~818_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~562_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~562_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~818_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1526_combout\);

-- Location: LCCOMB_X49_Y39_N2
\breg|breg~1527\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1527_combout\ = (\breg|breg~1526_combout\ & (((\breg|breg~946_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|breg~1526_combout\ & (\breg|breg~690_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1526_combout\,
	datab => \breg|breg~690_regout\,
	datac => \breg|breg~946_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1527_combout\);

-- Location: LCCOMB_X48_Y33_N0
\breg|breg~1542\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1542_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~849_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~593_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~849_regout\,
	datad => \breg|breg~593_regout\,
	combout => \breg|breg~1542_combout\);

-- Location: LCFF_X52_Y39_N13
\breg|breg~209\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~209_regout\);

-- Location: LCCOMB_X52_Y39_N12
\breg|breg~1552\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1552_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~209_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~177_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~177_regout\,
	datac => \breg|breg~209_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1552_combout\);

-- Location: LCCOMB_X57_Y39_N28
\breg|breg~1553\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1553_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1552_combout\ & (\breg|breg~273_regout\)) # (!\breg|breg~1552_combout\ & ((\breg|breg~241_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~273_regout\,
	datac => \breg|breg~241_regout\,
	datad => \breg|breg~1552_combout\,
	combout => \breg|breg~1553_combout\);

-- Location: LCCOMB_X56_Y36_N20
\breg|breg~1554\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1554_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~369_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~305_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~305_regout\,
	datac => \breg|breg~369_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1554_combout\);

-- Location: LCCOMB_X56_Y39_N28
\breg|breg~1562\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1562_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~880_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~624_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~880_regout\,
	datad => \breg|breg~624_regout\,
	combout => \breg|breg~1562_combout\);

-- Location: LCCOMB_X56_Y39_N6
\breg|breg~1563\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1563_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1562_combout\ & ((\breg|breg~1008_regout\))) # (!\breg|breg~1562_combout\ & (\breg|breg~752_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~752_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1008_regout\,
	datad => \breg|breg~1562_combout\,
	combout => \breg|breg~1563_combout\);

-- Location: LCFF_X48_Y36_N13
\breg|breg~976\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~976_regout\);

-- Location: LCCOMB_X61_Y31_N24
\breg|breg~1589\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1589_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~911_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~655_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~655_regout\,
	datac => \breg|breg~911_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1589_combout\);

-- Location: LCCOMB_X61_Y31_N10
\breg|breg~1590\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1590_combout\ = (\breg|breg~1589_combout\ & (((\breg|breg~1039_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1589_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~783_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1589_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1039_regout\,
	datad => \breg|breg~783_regout\,
	combout => \breg|breg~1590_combout\);

-- Location: LCCOMB_X53_Y36_N18
\breg|breg~1594\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1594_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~367_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~303_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~303_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~367_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1594_combout\);

-- Location: LCCOMB_X54_Y38_N2
\breg|breg~1599\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1599_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~463_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~431_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~463_regout\,
	datad => \breg|breg~431_regout\,
	combout => \breg|breg~1599_combout\);

-- Location: LCCOMB_X54_Y37_N28
\breg|breg~1600\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1600_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1599_combout\ & (\breg|breg~527_regout\)) # (!\breg|breg~1599_combout\ & ((\breg|breg~495_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~527_regout\,
	datac => \breg|breg~495_regout\,
	datad => \breg|breg~1599_combout\,
	combout => \breg|breg~1600_combout\);

-- Location: LCCOMB_X50_Y36_N6
\breg|breg~1604\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1604_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~718_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~590_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~590_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~718_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1604_combout\);

-- Location: LCCOMB_X60_Y31_N18
\breg|breg~1609\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1609_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~782_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~654_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~654_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~782_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1609_combout\);

-- Location: LCCOMB_X54_Y36_N28
\breg|breg~1612\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1612_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~334_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~302_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~334_regout\,
	datad => \breg|breg~302_regout\,
	combout => \breg|breg~1612_combout\);

-- Location: LCCOMB_X53_Y36_N22
\breg|breg~1613\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1613_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1612_combout\ & (\breg|breg~398_regout\)) # (!\breg|breg~1612_combout\ & ((\breg|breg~366_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~398_regout\,
	datac => \breg|breg~366_regout\,
	datad => \breg|breg~1612_combout\,
	combout => \breg|breg~1613_combout\);

-- Location: LCFF_X52_Y28_N3
\breg|breg~237\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~237_regout\);

-- Location: LCFF_X52_Y39_N11
\breg|breg~205\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~205_regout\);

-- Location: LCCOMB_X52_Y39_N10
\breg|breg~1632\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1632_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~205_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~173_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~173_regout\,
	datac => \breg|breg~205_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1632_combout\);

-- Location: LCCOMB_X52_Y28_N2
\breg|breg~1633\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1633_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1632_combout\ & (\breg|breg~269_regout\)) # (!\breg|breg~1632_combout\ & ((\breg|breg~237_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~269_regout\,
	datac => \breg|breg~237_regout\,
	datad => \breg|breg~1632_combout\,
	combout => \breg|breg~1633_combout\);

-- Location: LCCOMB_X58_Y37_N10
\breg|breg~1634\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1634_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~365_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~301_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~365_regout\,
	datad => \breg|breg~301_regout\,
	combout => \breg|breg~1634_combout\);

-- Location: LCCOMB_X53_Y33_N30
\breg|breg~1644\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1644_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~716_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~588_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~588_regout\,
	datac => \breg|breg~716_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1644_combout\);

-- Location: LCFF_X54_Y36_N17
\breg|breg~300\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~300_regout\);

-- Location: LCCOMB_X54_Y36_N16
\breg|breg~1652\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1652_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~332_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~300_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~332_regout\,
	datac => \breg|breg~300_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1652_combout\);

-- Location: LCCOMB_X53_Y38_N16
\breg|breg~1656\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1656_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~76_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~44_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~76_regout\,
	datad => \breg|breg~44_regout\,
	combout => \breg|breg~1656_combout\);

-- Location: LCFF_X49_Y31_N5
\breg|breg~843\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~843_regout\);

-- Location: LCFF_X56_Y30_N7
\breg|breg~619\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~619_regout\);

-- Location: LCFF_X51_Y31_N21
\breg|breg~811\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~811_regout\);

-- Location: LCFF_X57_Y31_N27
\breg|breg~1035\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1035_regout\);

-- Location: LCCOMB_X56_Y38_N0
\breg|breg~1679\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1679_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~459_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~427_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~427_regout\,
	datad => \breg|breg~459_regout\,
	combout => \breg|breg~1679_combout\);

-- Location: LCCOMB_X48_Y39_N10
\breg|breg~1680\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1680_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1679_combout\ & (\breg|breg~523_regout\)) # (!\breg|breg~1679_combout\ & ((\breg|breg~491_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~523_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~491_regout\,
	datad => \breg|breg~1679_combout\,
	combout => \breg|breg~1680_combout\);

-- Location: LCCOMB_X44_Y32_N10
\ula|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~19_combout\ = (!\ula|ShiftLeft0~8_combout\ & (\MuxShamt|MuxShamtExit[4]~1_combout\ & ((\ula|ShiftRight0~18_combout\) # (\ula|ShiftRight0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~8_combout\,
	datab => \ula|ShiftRight0~18_combout\,
	datac => \ula|ShiftRight0~12_combout\,
	datad => \MuxShamt|MuxShamtExit[4]~1_combout\,
	combout => \ula|ShiftRight0~19_combout\);

-- Location: LCCOMB_X42_Y36_N12
\ula|ShiftRight1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~2_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(3))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \mux_ALUSrc|WriteR\(3),
	datad => \mux_ALUSrc|WriteR\(2),
	combout => \ula|ShiftRight1~2_combout\);

-- Location: LCCOMB_X43_Y35_N6
\ula|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~10_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (\mux_ALUSrc|WriteR\(0) & (!\ula|ShiftLeft0~9_combout\ & \ula|Mux11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \mux_ALUSrc|WriteR\(0),
	datac => \ula|ShiftLeft0~9_combout\,
	datad => \ula|Mux11~2_combout\,
	combout => \ula|ShiftLeft0~10_combout\);

-- Location: LCFF_X48_Y33_N27
\breg|breg~741\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~741_regout\);

-- Location: LCFF_X48_Y33_N13
\breg|breg~869\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~869_regout\);

-- Location: LCFF_X49_Y36_N21
\breg|breg~613\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~613_regout\);

-- Location: LCCOMB_X48_Y33_N12
\breg|breg~1682\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1682_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~869_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~613_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~869_regout\,
	datad => \breg|breg~613_regout\,
	combout => \breg|breg~1682_combout\);

-- Location: LCFF_X49_Y36_N31
\breg|breg~997\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~997_regout\);

-- Location: LCCOMB_X48_Y33_N26
\breg|breg~1683\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1683_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1682_combout\ & (\breg|breg~997_regout\)) # (!\breg|breg~1682_combout\ & ((\breg|breg~741_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~997_regout\,
	datac => \breg|breg~741_regout\,
	datad => \breg|breg~1682_combout\,
	combout => \breg|breg~1683_combout\);

-- Location: LCFF_X51_Y29_N23
\breg|breg~709\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~709_regout\);

-- Location: LCFF_X48_Y32_N13
\breg|breg~581\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~581_regout\);

-- Location: LCCOMB_X51_Y29_N22
\breg|breg~1686\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1686_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~709_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~581_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~581_regout\,
	datac => \breg|breg~709_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1686_combout\);

-- Location: LCFF_X59_Y31_N13
\breg|breg~677\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~677_regout\);

-- Location: LCFF_X59_Y31_N31
\breg|breg~1061\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1061_regout\);

-- Location: LCFF_X52_Y28_N21
\breg|breg~229\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~229_regout\);

-- Location: LCCOMB_X52_Y28_N20
\breg|breg~1692\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1692_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~229_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~197_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~197_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~229_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1692_combout\);

-- Location: LCCOMB_X56_Y32_N8
\breg|breg~1693\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1693_combout\ = (\breg|breg~1692_combout\ & (((\breg|breg~293_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1692_combout\ & (\breg|breg~261_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~261_regout\,
	datab => \breg|breg~1692_combout\,
	datac => \breg|breg~293_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1693_combout\);

-- Location: LCCOMB_X58_Y36_N24
\breg|breg~1694\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1694_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~389_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~325_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~389_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \MI|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|breg~325_regout\,
	combout => \breg|breg~1694_combout\);

-- Location: LCCOMB_X53_Y38_N26
\breg|breg~1696\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1696_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~133_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~69_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~133_regout\,
	datad => \breg|breg~69_regout\,
	combout => \breg|breg~1696_combout\);

-- Location: LCCOMB_X54_Y37_N26
\breg|breg~1697\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1697_combout\ = (\breg|breg~1696_combout\ & (((\breg|breg~165_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1696_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~101_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1696_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~165_regout\,
	datad => \breg|breg~101_regout\,
	combout => \breg|breg~1697_combout\);

-- Location: LCCOMB_X44_Y32_N26
\ula|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~7_combout\ = (\controle|ctrula[2]~14_combout\ & ((\controle|ctrula[0]~11_combout\ & (\ula|Mux31~9_combout\)) # (!\controle|ctrula[0]~11_combout\ & ((\ula|tmp[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|Mux31~9_combout\,
	datad => \ula|tmp[31]~0_combout\,
	combout => \ula|Mux31~7_combout\);

-- Location: LCCOMB_X44_Y31_N12
\ula|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~4_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\ula|ShiftLeft0~11_combout\ & \ula|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftLeft0~11_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|Mux30~4_combout\);

-- Location: LCCOMB_X43_Y34_N24
\ula|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~12_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\ula|ShiftRight1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight1~7_combout\,
	combout => \ula|ShiftRight1~12_combout\);

-- Location: LCCOMB_X42_Y38_N8
\ula|a32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~1_combout\ = (\mux_ALUSrc|WriteR\(2)) # ((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|controles\(11) & ((\breg|regA[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(8),
	datab => \breg|regA[2]~3_combout\,
	datac => \mux_ALUSrc|WriteR\(2),
	datad => \controle|controles\(11),
	combout => \ula|a32~1_combout\);

-- Location: LCCOMB_X42_Y36_N28
\ula|Mux29~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~31_combout\ = (\ula|Mux29~30_combout\ & (((!\ula|ShiftRight0~78_combout\)))) # (!\ula|Mux29~30_combout\ & ((\ula|ShiftRight0~78_combout\ & (\ula|ShiftRight1~2_combout\)) # (!\ula|ShiftRight0~78_combout\ & ((\ula|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~2_combout\,
	datab => \ula|ShiftRight1~26_combout\,
	datac => \ula|Mux29~30_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|Mux29~31_combout\);

-- Location: LCCOMB_X42_Y36_N6
\ula|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~52_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~28_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight1~28_combout\,
	datad => \ula|ShiftRight1~30_combout\,
	combout => \ula|ShiftRight0~52_combout\);

-- Location: LCCOMB_X42_Y36_N16
\ula|Mux29~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~32_combout\ = (\ula|Mux29~31_combout\ & (((\ula|ShiftRight0~52_combout\) # (!\ula|Mux29~30_combout\)))) # (!\ula|Mux29~31_combout\ & (\ula|ShiftRight1~1_combout\ & (\ula|Mux29~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~1_combout\,
	datab => \ula|Mux29~31_combout\,
	datac => \ula|Mux29~30_combout\,
	datad => \ula|ShiftRight0~52_combout\,
	combout => \ula|Mux29~32_combout\);

-- Location: LCCOMB_X44_Y34_N10
\ula|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~14_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(2))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(2),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(3),
	combout => \ula|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X45_Y38_N24
\ula|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~0_combout\ = (\ula|ShiftRight0~20_combout\ & (\ula|ShiftLeft0~15_combout\ & \ula|ShiftRight0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~20_combout\,
	datac => \ula|ShiftLeft0~15_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|Mux28~0_combout\);

-- Location: LCCOMB_X42_Y36_N2
\ula|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~18_combout\ = (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(2)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(4),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(2),
	combout => \ula|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X49_Y35_N4
\ula|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~2_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|controles\(11) & ((\breg|regA[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(11),
	datac => \MI|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|regA[4]~1_combout\,
	combout => \ula|Mux27~2_combout\);

-- Location: LCCOMB_X45_Y38_N10
\ula|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(4) & ((\ula|Mux27~2_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(4) & (\ula|Mux27~2_combout\ & !\controle|ctrula[0]~11_combout\)))) # 
-- (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(4),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Mux27~2_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux27~3_combout\);

-- Location: LCCOMB_X42_Y36_N20
\ula|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~44_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~9_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|ShiftLeft0~9_combout\ & ((\mux_ALUSrc|WriteR\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \mux_ALUSrc|WriteR\(30),
	datad => \ula|ShiftLeft0~9_combout\,
	combout => \ula|ShiftRight1~44_combout\);

-- Location: LCCOMB_X42_Y37_N10
\ula|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~2_combout\ = (\controle|ctrula[0]~11_combout\ & (((\MuxShamt|MuxShamtExit[8]~29_combout\ & \mux_ALUSrc|WriteR\(8))) # (!\controle|ctrula[1]~13_combout\))) # (!\controle|ctrula[0]~11_combout\ & (\controle|ctrula[1]~13_combout\ & 
-- ((\MuxShamt|MuxShamtExit[8]~29_combout\) # (\mux_ALUSrc|WriteR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[8]~29_combout\,
	datad => \mux_ALUSrc|WriteR\(8),
	combout => \ula|Mux23~2_combout\);

-- Location: LCCOMB_X43_Y34_N26
\ula|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~2_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~45_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight0~45_combout\,
	datad => \ula|ShiftRight0~34_combout\,
	combout => \ula|Mux22~2_combout\);

-- Location: LCCOMB_X43_Y34_N28
\ula|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~3_combout\ = (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~46_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight0~40_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight0~46_combout\,
	combout => \ula|Mux22~3_combout\);

-- Location: LCCOMB_X43_Y34_N14
\ula|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~4_combout\ = (!\ula|Mux29~28_combout\ & ((\ula|Mux22~3_combout\) # (\ula|Mux22~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Mux22~3_combout\,
	datac => \ula|Mux29~28_combout\,
	datad => \ula|Mux22~2_combout\,
	combout => \ula|Mux22~4_combout\);

-- Location: LCCOMB_X41_Y35_N4
\ula|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~71_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~0_combout\ & (!\MuxShamt|MuxShamtExit[1]~2_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (((\ula|ShiftRight1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftRight1~0_combout\,
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \ula|ShiftRight1~17_combout\,
	combout => \ula|ShiftRight0~71_combout\);

-- Location: LCCOMB_X44_Y39_N24
\ula|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(10) & ((\MuxShamt|MuxShamtExit[10]~27_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(10) & (\MuxShamt|MuxShamtExit[10]~27_combout\ & 
-- !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(10),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[10]~27_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux21~3_combout\);

-- Location: LCCOMB_X43_Y34_N8
\ula|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~72_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(31) & (\MuxShamt|MuxShamtExit[2]~3_combout\ & !\MuxShamt|MuxShamtExit[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \MuxShamt|MuxShamtExit[0]~0_combout\,
	combout => \ula|ShiftRight0~72_combout\);

-- Location: LCCOMB_X43_Y34_N2
\ula|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~73_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~72_combout\) # ((\ula|ShiftRight1~34_combout\ & !\MuxShamt|MuxShamtExit[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight0~72_combout\,
	datac => \ula|ShiftRight1~34_combout\,
	datad => \MuxShamt|MuxShamtExit[2]~3_combout\,
	combout => \ula|ShiftRight0~73_combout\);

-- Location: LCCOMB_X45_Y32_N10
\ula|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~0_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~17_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ula|ShiftRight0~8_combout\,
	combout => \ula|Mux19~0_combout\);

-- Location: LCCOMB_X45_Y32_N20
\ula|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~1_combout\ = (!\ula|Mux29~28_combout\ & ((\ula|Mux19~0_combout\) # ((!\MuxShamt|MuxShamtExit[3]~4_combout\ & \ula|ShiftRight0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux19~0_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~60_combout\,
	datad => \ula|Mux29~28_combout\,
	combout => \ula|Mux19~1_combout\);

-- Location: LCCOMB_X49_Y39_N12
\ula|a32~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~22_combout\ = \MuxShamt|MuxShamtExit[12]~25_combout\ $ (\mux_ALUSrc|WriteR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[12]~25_combout\,
	datad => \mux_ALUSrc|WriteR\(12),
	combout => \ula|a32~22_combout\);

-- Location: LCCOMB_X41_Y37_N16
\ula|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~1_combout\ = (!\ula|Mux29~28_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|Mux17~0_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux17~0_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|Mux29~28_combout\,
	datad => \ula|ShiftRight0~65_combout\,
	combout => \ula|Mux17~1_combout\);

-- Location: LCCOMB_X41_Y37_N20
\ula|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~53_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (((\mux_ALUSrc|WriteR\(31))))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~9_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\ula|ShiftLeft0~9_combout\ & 
-- (\mux_ALUSrc|WriteR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(30),
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftLeft0~9_combout\,
	combout => \ula|ShiftRight1~53_combout\);

-- Location: LCCOMB_X44_Y39_N26
\ula|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(14) & ((\MuxShamt|MuxShamtExit[14]~23_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(14) & (\MuxShamt|MuxShamtExit[14]~23_combout\ & 
-- !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \mux_ALUSrc|WriteR\(14),
	datac => \MuxShamt|MuxShamtExit[14]~23_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux17~3_combout\);

-- Location: LCCOMB_X44_Y39_N14
\ula|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~1_combout\ = (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & (\MuxShamt|MuxShamtExit[15]~22_combout\ $ (\mux_ALUSrc|WriteR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[15]~22_combout\,
	datad => \mux_ALUSrc|WriteR\(15),
	combout => \ula|Mux16~1_combout\);

-- Location: LCCOMB_X45_Y33_N12
\ula|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~56_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~52_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~55_combout\,
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~52_combout\,
	combout => \ula|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X44_Y39_N8
\ula|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~6_combout\ = (\controle|ctrula[0]~11_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[15]~30_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[15]~30_combout\,
	datad => \ula|Add0~30_combout\,
	combout => \ula|Mux16~6_combout\);

-- Location: LCCOMB_X44_Y39_N2
\ula|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~7_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(15) & ((\MuxShamt|MuxShamtExit[15]~22_combout\) # (!\ula|Mux16~6_combout\))) # (!\mux_ALUSrc|WriteR\(15) & (!\ula|Mux16~6_combout\ & 
-- \MuxShamt|MuxShamtExit[15]~22_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(15),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Mux16~6_combout\,
	datad => \MuxShamt|MuxShamtExit[15]~22_combout\,
	combout => \ula|Mux16~7_combout\);

-- Location: LCCOMB_X43_Y32_N6
\ula|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~5_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux15~4_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\MuxShamt|MuxShamtExit[16]~21_combout\ $ ((\mux_ALUSrc|WriteR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[16]~21_combout\,
	datab => \mux_ALUSrc|WriteR\(16),
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux15~4_combout\,
	combout => \ula|Mux15~5_combout\);

-- Location: LCCOMB_X47_Y35_N12
\ula|a32~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~28_combout\ = (\mux_ALUSrc|WriteR\(18)) # (\MuxShamt|MuxShamtExit[18]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(18),
	datad => \MuxShamt|MuxShamtExit[18]~19_combout\,
	combout => \ula|a32~28_combout\);

-- Location: LCCOMB_X45_Y31_N10
\ula|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(20) & ((\MuxShamt|MuxShamtExit[20]~17_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(20) & (!\controle|ctrula[0]~11_combout\ & 
-- \MuxShamt|MuxShamtExit[20]~17_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(20),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \controle|ctrula[0]~11_combout\,
	datad => \MuxShamt|MuxShamtExit[20]~17_combout\,
	combout => \ula|Mux11~3_combout\);

-- Location: LCCOMB_X44_Y33_N12
\ula|a32~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~31_combout\ = (\MuxShamt|MuxShamtExit[21]~16_combout\) # (\mux_ALUSrc|WriteR\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[21]~16_combout\,
	datad => \mux_ALUSrc|WriteR\(21),
	combout => \ula|a32~31_combout\);

-- Location: LCCOMB_X42_Y32_N26
\ula|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~84_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~80_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~83_combout\,
	datad => \ula|ShiftLeft0~80_combout\,
	combout => \ula|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X42_Y32_N28
\ula|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~13_combout\ = (\ula|Mux7~12_combout\ & ((\ula|Mux7~19_combout\) # ((\ula|ShiftLeft0~72_combout\)))) # (!\ula|Mux7~12_combout\ & (!\ula|Mux7~19_combout\ & ((\ula|ShiftLeft0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~12_combout\,
	datab => \ula|Mux7~19_combout\,
	datac => \ula|ShiftLeft0~72_combout\,
	datad => \ula|ShiftLeft0~84_combout\,
	combout => \ula|Mux7~13_combout\);

-- Location: LCCOMB_X42_Y34_N10
\ula|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~14_combout\ = (\ula|Mux7~13_combout\ & ((\ula|ShiftLeft0~32_combout\) # ((!\ula|Mux7~19_combout\)))) # (!\ula|Mux7~13_combout\ & (((\ula|ShiftLeft0~61_combout\ & \ula|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~32_combout\,
	datab => \ula|ShiftLeft0~61_combout\,
	datac => \ula|Mux7~13_combout\,
	datad => \ula|Mux7~19_combout\,
	combout => \ula|Mux7~14_combout\);

-- Location: LCCOMB_X42_Y34_N24
\ula|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~4_combout\ = (\controle|ctrula[0]~11_combout\ & (((\mux_ALUSrc|WriteR\(25) & \MuxShamt|MuxShamtExit[25]~12_combout\)) # (!\controle|ctrula[1]~13_combout\))) # (!\controle|ctrula[0]~11_combout\ & (\controle|ctrula[1]~13_combout\ & 
-- ((\mux_ALUSrc|WriteR\(25)) # (\MuxShamt|MuxShamtExit[25]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(25),
	datab => \controle|ctrula[0]~11_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \MuxShamt|MuxShamtExit[25]~12_combout\,
	combout => \ula|Mux6~4_combout\);

-- Location: LCCOMB_X45_Y36_N30
\ula|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~4_combout\ = (\controle|ctrula[3]~15_combout\ & (((!\ula|Mux29~16_combout\ & !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[3]~15_combout\ & (((!\ula|Mux29~16_combout\ & !\controle|ctrula[0]~11_combout\)) # 
-- (!\controle|ctrula[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Mux29~16_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux3~4_combout\);

-- Location: LCCOMB_X41_Y34_N10
\ula|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~5_combout\ = (\ula|Mux3~4_combout\) # ((\controle|ctrula[0]~11_combout\ & ((!\ula|ShiftLeft0~8_combout\) # (!\ula|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \ula|Mux13~5_combout\,
	datac => \ula|Mux3~4_combout\,
	datad => \ula|ShiftLeft0~8_combout\,
	combout => \ula|Mux3~5_combout\);

-- Location: LCCOMB_X41_Y34_N20
\ula|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~93_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~19_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~19_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftLeft0~48_combout\,
	combout => \ula|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X39_Y35_N16
\ula|a32~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~41_combout\ = \mux_ALUSrc|WriteR\(28) $ (\MuxShamt|MuxShamtExit[28]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(28),
	datad => \MuxShamt|MuxShamtExit[28]~9_combout\,
	combout => \ula|a32~41_combout\);

-- Location: LCCOMB_X41_Y36_N6
\ula|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~0_combout\ = (\ula|Mux29~30_combout\ & (((!\ula|ShiftRight0~78_combout\)))) # (!\ula|Mux29~30_combout\ & ((\ula|ShiftRight0~78_combout\ & (\ula|ShiftLeft0~96_combout\)) # (!\ula|ShiftRight0~78_combout\ & ((\ula|ShiftLeft0~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~96_combout\,
	datab => \ula|Mux29~30_combout\,
	datac => \ula|ShiftLeft0~86_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|Mux2~0_combout\);

-- Location: LCCOMB_X48_Y34_N22
\ula|a32~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~43_combout\ = \mux_ALUSrc|WriteR\(29) $ (\MuxShamt|MuxShamtExit[29]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(29),
	datad => \MuxShamt|MuxShamtExit[29]~8_combout\,
	combout => \ula|a32~43_combout\);

-- Location: LCCOMB_X42_Y33_N16
\ula|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~0_combout\ = (\controle|ctrula[0]~11_combout\) # ((\MuxShamt|MuxShamtExit[30]~7_combout\) # ((\controle|ctrula[1]~13_combout\) # (\mux_ALUSrc|WriteR\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~7_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \mux_ALUSrc|WriteR\(30),
	combout => \ula|Mux1~0_combout\);

-- Location: LCCOMB_X42_Y33_N10
\ula|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~1_combout\ = (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & (\MuxShamt|MuxShamtExit[30]~7_combout\ $ (\mux_ALUSrc|WriteR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~7_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \mux_ALUSrc|WriteR\(30),
	combout => \ula|Mux1~1_combout\);

-- Location: LCCOMB_X41_Y37_N28
\ula|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~0_combout\ = (!\ula|Mux29~33_combout\ & (!\ula|Mux28~9_combout\ & !\ula|Mux17~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~33_combout\,
	datac => \ula|Mux28~9_combout\,
	datad => \ula|Mux17~9_combout\,
	combout => \ula|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y35_N26
\ula|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~8_combout\ = (!\ula|Mux26~combout\ & (!\ula|Mux24~combout\ & (!\ula|Mux25~combout\ & !\ula|Mux27~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux26~combout\,
	datab => \ula|Mux24~combout\,
	datac => \ula|Mux25~combout\,
	datad => \ula|Mux27~combout\,
	combout => \ula|Equal0~8_combout\);

-- Location: LCCOMB_X53_Y33_N24
\breg|breg~1704\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1704_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~710_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~582_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~582_regout\,
	datac => \breg|breg~710_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1704_combout\);

-- Location: LCCOMB_X51_Y33_N24
\breg|breg~1705\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1705_combout\ = (\breg|breg~1704_combout\ & ((\breg|breg~966_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\breg|breg~1704_combout\ & (((\breg|breg~838_regout\ & \MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1704_combout\,
	datab => \breg|breg~966_regout\,
	datac => \breg|breg~838_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1705_combout\);

-- Location: LCCOMB_X52_Y36_N8
\breg|breg~1712\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1712_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~326_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~294_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~326_regout\,
	datad => \breg|breg~294_regout\,
	combout => \breg|breg~1712_combout\);

-- Location: LCCOMB_X52_Y37_N8
\breg|breg~1719\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1719_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~486_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~422_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~422_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~486_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~1719_combout\);

-- Location: LCCOMB_X41_Y32_N10
\breg|breg~1726\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1726_combout\ = (!\mux_regdst|WriteR[3]~3_combout\ & (!\mux_regdst|WriteR[2]~2_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & !\mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1726_combout\);

-- Location: LCCOMB_X47_Y29_N18
\breg|breg~1730\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1730_combout\ = (\mux_regdst|WriteR[0]~0_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & (\mux_regdst|WriteR[3]~3_combout\ & !\mux_regdst|WriteR[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[0]~0_combout\,
	datab => \mux_regdst|WriteR[1]~1_combout\,
	datac => \mux_regdst|WriteR[3]~3_combout\,
	datad => \mux_regdst|WriteR[2]~2_combout\,
	combout => \breg|breg~1730_combout\);

-- Location: LCCOMB_X47_Y29_N12
\breg|breg~1742\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1742_combout\ = (!\mux_regdst|WriteR[0]~0_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & (!\mux_regdst|WriteR[3]~3_combout\ & !\mux_regdst|WriteR[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[0]~0_combout\,
	datab => \mux_regdst|WriteR[1]~1_combout\,
	datac => \mux_regdst|WriteR[3]~3_combout\,
	datad => \mux_regdst|WriteR[2]~2_combout\,
	combout => \breg|breg~1742_combout\);

-- Location: LCCOMB_X36_Y32_N10
\controle|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal9~0_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(30) & (\MI|altsyncram_component|auto_generated|q_a\(27) & (!\MI|altsyncram_component|auto_generated|q_a\(28) & !\MI|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(30),
	datab => \MI|altsyncram_component|auto_generated|q_a\(27),
	datac => \MI|altsyncram_component|auto_generated|q_a\(28),
	datad => \MI|altsyncram_component|auto_generated|q_a\(26),
	combout => \controle|Equal9~0_combout\);

-- Location: LCCOMB_X58_Y33_N24
\breg|breg~1782\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1782_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~381_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (((\breg|breg~317_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~381_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~317_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1782_combout\);

-- Location: LCCOMB_X47_Y32_N12
\breg|breg~1804\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1804_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~123_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~59_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~59_regout\,
	datad => \breg|breg~123_regout\,
	combout => \breg|breg~1804_combout\);

-- Location: LCCOMB_X57_Y32_N12
\breg|breg~1824\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1824_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~92_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~60_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~60_regout\,
	datad => \breg|breg~92_regout\,
	combout => \breg|breg~1824_combout\);

-- Location: LCCOMB_X50_Y30_N30
\breg|breg~1834\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1834_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~826_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~570_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~826_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~570_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1834_combout\);

-- Location: LCCOMB_X50_Y30_N12
\breg|breg~1835\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1835_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1834_combout\ & (\breg|breg~954_regout\)) # (!\breg|breg~1834_combout\ & ((\breg|breg~698_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~954_regout\,
	datac => \breg|breg~698_regout\,
	datad => \breg|breg~1834_combout\,
	combout => \breg|breg~1835_combout\);

-- Location: LCCOMB_X57_Y32_N16
\breg|breg~1844\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1844_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~90_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~58_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~90_regout\,
	datac => \breg|breg~58_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~1844_combout\);

-- Location: LCCOMB_X49_Y32_N26
\breg|breg~1870\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1870_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~855_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~599_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~855_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~599_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1870_combout\);

-- Location: LCCOMB_X50_Y32_N2
\breg|breg~1871\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1871_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1870_combout\ & ((\breg|breg~983_regout\))) # (!\breg|breg~1870_combout\ & (\breg|breg~727_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~727_regout\,
	datac => \breg|breg~983_regout\,
	datad => \breg|breg~1870_combout\,
	combout => \breg|breg~1871_combout\);

-- Location: LCCOMB_X57_Y29_N28
\breg|breg~1872\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1872_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~759_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~631_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~631_regout\,
	datad => \breg|breg~759_regout\,
	combout => \breg|breg~1872_combout\);

-- Location: LCCOMB_X57_Y29_N30
\breg|breg~1873\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1873_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1872_combout\ & ((\breg|breg~1015_regout\))) # (!\breg|breg~1872_combout\ & (\breg|breg~887_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~887_regout\,
	datac => \breg|breg~1015_regout\,
	datad => \breg|breg~1872_combout\,
	combout => \breg|breg~1873_combout\);

-- Location: LCCOMB_X58_Y31_N18
\breg|breg~1874\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1874_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~695_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~567_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~695_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~567_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1874_combout\);

-- Location: LCCOMB_X58_Y31_N24
\breg|breg~1875\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1875_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1874_combout\ & (\breg|breg~951_regout\)) # (!\breg|breg~1874_combout\ & ((\breg|breg~823_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~951_regout\,
	datac => \breg|breg~823_regout\,
	datad => \breg|breg~1874_combout\,
	combout => \breg|breg~1875_combout\);

-- Location: LCCOMB_X58_Y31_N28
\breg|breg~1876\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1876_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~1873_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~1875_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~1875_combout\,
	datad => \breg|breg~1873_combout\,
	combout => \breg|breg~1876_combout\);

-- Location: LCCOMB_X58_Y30_N10
\breg|breg~1877\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1877_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~919_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~663_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~663_regout\,
	datad => \breg|breg~919_regout\,
	combout => \breg|breg~1877_combout\);

-- Location: LCCOMB_X57_Y31_N30
\breg|breg~1878\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1878_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1877_combout\ & ((\breg|breg~1047_regout\))) # (!\breg|breg~1877_combout\ & (\breg|breg~791_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~791_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1047_regout\,
	datad => \breg|breg~1877_combout\,
	combout => \breg|breg~1878_combout\);

-- Location: LCCOMB_X58_Y31_N30
\breg|breg~1879\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1879_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1876_combout\ & (\breg|breg~1878_combout\)) # (!\breg|breg~1876_combout\ & ((\breg|breg~1871_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1878_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~1871_combout\,
	datad => \breg|breg~1876_combout\,
	combout => \breg|breg~1879_combout\);

-- Location: LCCOMB_X57_Y29_N16
\breg|breg~1890\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1890_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~888_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~632_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~888_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~632_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1890_combout\);

-- Location: LCCOMB_X57_Y29_N10
\breg|breg~1891\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1891_combout\ = (\breg|breg~1890_combout\ & (((\breg|breg~1016_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|breg~1890_combout\ & (\breg|breg~760_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1890_combout\,
	datab => \breg|breg~760_regout\,
	datac => \breg|breg~1016_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1891_combout\);

-- Location: LCCOMB_X58_Y31_N6
\breg|breg~1894\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1894_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~824_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~568_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~824_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~568_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1894_combout\);

-- Location: LCCOMB_X58_Y35_N24
\breg|breg~1895\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1895_combout\ = (\breg|breg~1894_combout\ & ((\breg|breg~952_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|breg~1894_combout\ & (((\breg|breg~696_regout\ & \MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~952_regout\,
	datab => \breg|breg~1894_combout\,
	datac => \breg|breg~696_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1895_combout\);

-- Location: LCCOMB_X59_Y35_N20
\breg|breg~1900\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1900_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~344_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~312_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~344_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~312_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~1900_combout\);

-- Location: LCCOMB_X54_Y32_N0
\breg|breg~1902\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1902_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~248_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~184_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~184_regout\,
	datad => \breg|breg~248_regout\,
	combout => \breg|breg~1902_combout\);

-- Location: LCCOMB_X54_Y32_N30
\breg|breg~1903\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1903_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1902_combout\ & (\breg|breg~280_regout\)) # (!\breg|breg~1902_combout\ & ((\breg|breg~216_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~280_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~216_regout\,
	datad => \breg|breg~1902_combout\,
	combout => \breg|breg~1903_combout\);

-- Location: LCCOMB_X57_Y29_N24
\breg|breg~1910\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1910_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~886_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~630_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~886_regout\,
	datac => \breg|breg~630_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1910_combout\);

-- Location: LCCOMB_X57_Y29_N18
\breg|breg~1911\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1911_combout\ = (\breg|breg~1910_combout\ & (((\breg|breg~1014_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|breg~1910_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~758_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1910_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1014_regout\,
	datad => \breg|breg~758_regout\,
	combout => \breg|breg~1911_combout\);

-- Location: LCCOMB_X57_Y29_N12
\breg|breg~1932\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1932_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~771_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~643_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~643_regout\,
	datad => \breg|breg~771_regout\,
	combout => \breg|breg~1932_combout\);

-- Location: LCCOMB_X57_Y29_N22
\breg|breg~1933\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1933_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1932_combout\ & ((\breg|breg~1027_regout\))) # (!\breg|breg~1932_combout\ & (\breg|breg~899_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~899_regout\,
	datac => \breg|breg~1027_regout\,
	datad => \breg|breg~1932_combout\,
	combout => \breg|breg~1933_combout\);

-- Location: LCCOMB_X58_Y30_N16
\breg|breg~1937\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1937_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~931_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~675_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~675_regout\,
	datad => \breg|breg~931_regout\,
	combout => \breg|breg~1937_combout\);

-- Location: LCCOMB_X58_Y29_N30
\breg|breg~1938\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1938_combout\ = (\breg|breg~1937_combout\ & (((\breg|breg~1059_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|breg~1937_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~803_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1937_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~803_regout\,
	datad => \breg|breg~1059_regout\,
	combout => \breg|breg~1938_combout\);

-- Location: LCCOMB_X53_Y35_N24
\breg|breg~1940\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1940_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~227_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~195_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~195_regout\,
	datad => \breg|breg~227_regout\,
	combout => \breg|breg~1940_combout\);

-- Location: LCCOMB_X52_Y35_N16
\breg|breg~1941\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1941_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1940_combout\ & (\breg|breg~291_regout\)) # (!\breg|breg~1940_combout\ & ((\breg|breg~259_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~291_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~259_regout\,
	datad => \breg|breg~1940_combout\,
	combout => \breg|breg~1941_combout\);

-- Location: LCCOMB_X59_Y35_N6
\breg|breg~1942\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1942_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~387_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~323_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~323_regout\,
	datad => \breg|breg~387_regout\,
	combout => \breg|breg~1942_combout\);

-- Location: LCCOMB_X58_Y36_N26
\breg|breg~1943\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1943_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1942_combout\ & ((\breg|breg~419_regout\))) # (!\breg|breg~1942_combout\ & (\breg|breg~355_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~355_regout\,
	datac => \breg|breg~419_regout\,
	datad => \breg|breg~1942_combout\,
	combout => \breg|breg~1943_combout\);

-- Location: LCCOMB_X57_Y34_N26
\breg|breg~1944\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1944_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~131_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~67_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~67_regout\,
	datad => \breg|breg~131_regout\,
	combout => \breg|breg~1944_combout\);

-- Location: LCCOMB_X49_Y35_N2
\breg|breg~1945\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1945_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1944_combout\ & ((\breg|breg~163_regout\))) # (!\breg|breg~1944_combout\ & (\breg|breg~99_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~99_regout\,
	datac => \breg|breg~163_regout\,
	datad => \breg|breg~1944_combout\,
	combout => \breg|breg~1945_combout\);

-- Location: LCCOMB_X56_Y34_N16
\breg|breg~1946\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1946_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~1943_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1945_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1943_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \MI|altsyncram_component|auto_generated|q_a\(19),
	datad => \breg|breg~1945_combout\,
	combout => \breg|breg~1946_combout\);

-- Location: LCCOMB_X53_Y37_N22
\breg|breg~1947\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1947_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~483_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~451_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~483_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~451_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1947_combout\);

-- Location: LCCOMB_X52_Y35_N20
\breg|breg~1948\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1948_combout\ = (\breg|breg~1947_combout\ & ((\breg|breg~547_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~1947_combout\ & (((\breg|breg~515_regout\ & \MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~547_regout\,
	datab => \breg|breg~515_regout\,
	datac => \breg|breg~1947_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~1948_combout\);

-- Location: LCCOMB_X56_Y34_N10
\breg|breg~1949\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1949_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1946_combout\ & (\breg|breg~1948_combout\)) # (!\breg|breg~1946_combout\ & ((\breg|breg~1941_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1948_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1946_combout\,
	datad => \breg|breg~1941_combout\,
	combout => \breg|breg~1949_combout\);

-- Location: LCCOMB_X49_Y36_N20
\breg|breg~1970\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1970_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~869_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~613_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~869_regout\,
	datac => \breg|breg~613_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1970_combout\);

-- Location: LCCOMB_X49_Y36_N30
\breg|breg~1971\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1971_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1970_combout\ & ((\breg|breg~997_regout\))) # (!\breg|breg~1970_combout\ & (\breg|breg~741_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~741_regout\,
	datac => \breg|breg~997_regout\,
	datad => \breg|breg~1970_combout\,
	combout => \breg|breg~1971_combout\);

-- Location: LCCOMB_X57_Y29_N20
\breg|breg~1972\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1972_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~773_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~645_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~773_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~645_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1972_combout\);

-- Location: LCCOMB_X49_Y34_N16
\breg|breg~1973\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1973_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1972_combout\ & ((\breg|breg~1029_regout\))) # (!\breg|breg~1972_combout\ & (\breg|breg~901_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1972_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~901_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1029_regout\,
	datad => \breg|breg~1972_combout\,
	combout => \breg|breg~1973_combout\);

-- Location: LCCOMB_X48_Y32_N12
\breg|breg~1974\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1974_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~709_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~581_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~709_regout\,
	datac => \breg|breg~581_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1974_combout\);

-- Location: LCCOMB_X49_Y34_N2
\breg|breg~1975\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1975_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1974_combout\ & (\breg|breg~965_regout\)) # (!\breg|breg~1974_combout\ & ((\breg|breg~837_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~965_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~837_regout\,
	datad => \breg|breg~1974_combout\,
	combout => \breg|breg~1975_combout\);

-- Location: LCCOMB_X49_Y34_N4
\breg|breg~1976\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1976_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1973_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1975_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~1973_combout\,
	datad => \breg|breg~1975_combout\,
	combout => \breg|breg~1976_combout\);

-- Location: LCCOMB_X59_Y31_N12
\breg|breg~1977\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1977_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~933_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~677_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~933_regout\,
	datac => \breg|breg~677_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1977_combout\);

-- Location: LCCOMB_X59_Y31_N30
\breg|breg~1978\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1978_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1977_combout\ & ((\breg|breg~1061_regout\))) # (!\breg|breg~1977_combout\ & (\breg|breg~805_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~805_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1061_regout\,
	datad => \breg|breg~1977_combout\,
	combout => \breg|breg~1978_combout\);

-- Location: LCCOMB_X49_Y34_N6
\breg|breg~1979\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1979_combout\ = (\breg|breg~1976_combout\ & (((\breg|breg~1978_combout\) # (!\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|breg~1976_combout\ & (\breg|breg~1971_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1971_combout\,
	datab => \breg|breg~1976_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~1978_combout\,
	combout => \breg|breg~1979_combout\);

-- Location: LCCOMB_X59_Y35_N26
\breg|breg~2000\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2000_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~356_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~324_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~356_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~324_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2000_combout\);

-- Location: LCCOMB_X58_Y37_N16
\breg|breg~2001\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2001_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2000_combout\ & (\breg|breg~420_regout\)) # (!\breg|breg~2000_combout\ & ((\breg|breg~388_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~420_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~388_regout\,
	datad => \breg|breg~2000_combout\,
	combout => \breg|breg~2001_combout\);

-- Location: LCCOMB_X49_Y36_N16
\breg|breg~2010\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2010_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~865_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~609_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~609_regout\,
	datad => \breg|breg~865_regout\,
	combout => \breg|breg~2010_combout\);

-- Location: LCCOMB_X56_Y31_N28
\breg|breg~2014\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2014_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~705_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~577_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~577_regout\,
	datad => \breg|breg~705_regout\,
	combout => \breg|breg~2014_combout\);

-- Location: LCCOMB_X59_Y31_N4
\breg|breg~2017\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2017_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~929_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~673_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~929_regout\,
	datac => \breg|breg~673_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2017_combout\);

-- Location: LCCOMB_X60_Y31_N0
\breg|breg~2018\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2018_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2017_combout\ & (\breg|breg~1057_regout\)) # (!\breg|breg~2017_combout\ & ((\breg|breg~801_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1057_regout\,
	datac => \breg|breg~801_regout\,
	datad => \breg|breg~2017_combout\,
	combout => \breg|breg~2018_combout\);

-- Location: LCCOMB_X59_Y35_N12
\breg|breg~2022\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2022_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~385_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~321_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~321_regout\,
	datad => \breg|breg~385_regout\,
	combout => \breg|breg~2022_combout\);

-- Location: LCCOMB_X60_Y34_N24
\breg|breg~2023\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2023_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2022_combout\ & (\breg|breg~417_regout\)) # (!\breg|breg~2022_combout\ & ((\breg|breg~353_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~417_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~353_regout\,
	datad => \breg|breg~2022_combout\,
	combout => \breg|breg~2023_combout\);

-- Location: LCCOMB_X59_Y34_N30
\breg|breg~2024\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2024_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~129_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~65_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~129_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~65_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2024_combout\);

-- Location: LCCOMB_X60_Y34_N18
\breg|breg~2025\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2025_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2024_combout\ & (\breg|breg~161_regout\)) # (!\breg|breg~2024_combout\ & ((\breg|breg~97_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~2024_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2024_combout\,
	datac => \breg|breg~161_regout\,
	datad => \breg|breg~97_regout\,
	combout => \breg|breg~2025_combout\);

-- Location: LCCOMB_X59_Y34_N16
\breg|breg~2026\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2026_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18)) # (\breg|breg~2023_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2025_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2025_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|breg~2023_combout\,
	combout => \breg|breg~2026_combout\);

-- Location: LCCOMB_X56_Y31_N24
\breg|breg~2034\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2034_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~703_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~575_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~575_regout\,
	datad => \breg|breg~703_regout\,
	combout => \breg|breg~2034_combout\);

-- Location: LCCOMB_X59_Y31_N18
\breg|breg~2037\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2037_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~927_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~671_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~671_regout\,
	datad => \breg|breg~927_regout\,
	combout => \breg|breg~2037_combout\);

-- Location: LCCOMB_X59_Y31_N22
\breg|breg~2057\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2057_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~800_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~672_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~800_regout\,
	datac => \breg|breg~672_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2057_combout\);

-- Location: LCCOMB_X59_Y31_N0
\breg|breg~2058\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2058_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2057_combout\ & (\breg|breg~1056_regout\)) # (!\breg|breg~2057_combout\ & ((\breg|breg~928_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~2057_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2057_combout\,
	datac => \breg|breg~1056_regout\,
	datad => \breg|breg~928_regout\,
	combout => \breg|breg~2058_combout\);

-- Location: LCCOMB_X56_Y30_N14
\breg|breg~2070\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2070_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~894_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~638_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~638_regout\,
	datad => \breg|breg~894_regout\,
	combout => \breg|breg~2070_combout\);

-- Location: LCCOMB_X59_Y33_N12
\breg|breg~2071\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2071_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2070_combout\ & (\breg|breg~1022_regout\)) # (!\breg|breg~2070_combout\ & ((\breg|breg~766_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1022_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~766_regout\,
	datad => \breg|breg~2070_combout\,
	combout => \breg|breg~2071_combout\);

-- Location: LCCOMB_X59_Y31_N20
\breg|breg~2077\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2077_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~798_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~670_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~670_regout\,
	datad => \breg|breg~798_regout\,
	combout => \breg|breg~2077_combout\);

-- Location: LCCOMB_X59_Y31_N24
\breg|breg~2097\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2097_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~917_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~661_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~917_regout\,
	datac => \breg|breg~661_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2097_combout\);

-- Location: LCCOMB_X56_Y32_N0
\breg|breg~2100\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2100_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~213_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~181_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~213_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~181_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2100_combout\);

-- Location: LCCOMB_X56_Y32_N26
\breg|breg~2101\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2101_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2100_combout\ & ((\breg|breg~277_regout\))) # (!\breg|breg~2100_combout\ & (\breg|breg~245_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~245_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~277_regout\,
	datad => \breg|breg~2100_combout\,
	combout => \breg|breg~2101_combout\);

-- Location: LCCOMB_X59_Y31_N28
\breg|breg~2117\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2117_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~915_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~659_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~659_regout\,
	datad => \breg|breg~915_regout\,
	combout => \breg|breg~2117_combout\);

-- Location: LCCOMB_X59_Y31_N14
\breg|breg~2118\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2118_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2117_combout\ & ((\breg|breg~1043_regout\))) # (!\breg|breg~2117_combout\ & (\breg|breg~787_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~787_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1043_regout\,
	datad => \breg|breg~2117_combout\,
	combout => \breg|breg~2118_combout\);

-- Location: LCCOMB_X56_Y32_N28
\breg|breg~2120\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2120_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~211_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~179_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~179_regout\,
	datad => \breg|breg~211_regout\,
	combout => \breg|breg~2120_combout\);

-- Location: LCCOMB_X52_Y32_N6
\breg|breg~2121\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2121_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2120_combout\ & (\breg|breg~275_regout\)) # (!\breg|breg~2120_combout\ & ((\breg|breg~243_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~275_regout\,
	datac => \breg|breg~243_regout\,
	datad => \breg|breg~2120_combout\,
	combout => \breg|breg~2121_combout\);

-- Location: LCCOMB_X57_Y36_N2
\breg|breg~2140\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2140_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~340_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~308_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~340_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~308_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2140_combout\);

-- Location: LCCOMB_X56_Y36_N18
\breg|breg~2141\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2141_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2140_combout\ & ((\breg|breg~404_regout\))) # (!\breg|breg~2140_combout\ & (\breg|breg~372_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~372_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~404_regout\,
	datad => \breg|breg~2140_combout\,
	combout => \breg|breg~2141_combout\);

-- Location: LCCOMB_X51_Y38_N2
\breg|breg~2144\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2144_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~84_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~52_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~84_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~52_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2144_combout\);

-- Location: LCCOMB_X48_Y38_N28
\breg|breg~2145\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2145_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2144_combout\ & (\breg|breg~148_regout\)) # (!\breg|breg~2144_combout\ & ((\breg|breg~116_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~148_regout\,
	datac => \breg|breg~116_regout\,
	datad => \breg|breg~2144_combout\,
	combout => \breg|breg~2145_combout\);

-- Location: LCCOMB_X49_Y31_N4
\breg|breg~2210\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2210_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~843_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~587_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~843_regout\,
	datad => \breg|breg~587_regout\,
	combout => \breg|breg~2210_combout\);

-- Location: LCCOMB_X51_Y39_N14
\breg|breg~2211\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2211_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2210_combout\ & (\breg|breg~971_regout\)) # (!\breg|breg~2210_combout\ & ((\breg|breg~715_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~971_regout\,
	datac => \breg|breg~2210_combout\,
	datad => \breg|breg~715_regout\,
	combout => \breg|breg~2211_combout\);

-- Location: LCCOMB_X56_Y30_N6
\breg|breg~2212\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2212_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~747_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~619_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~747_regout\,
	datac => \breg|breg~619_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2212_combout\);

-- Location: LCCOMB_X56_Y39_N0
\breg|breg~2213\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2213_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2212_combout\ & ((\breg|breg~1003_regout\))) # (!\breg|breg~2212_combout\ & (\breg|breg~875_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~875_regout\,
	datac => \breg|breg~1003_regout\,
	datad => \breg|breg~2212_combout\,
	combout => \breg|breg~2213_combout\);

-- Location: LCCOMB_X51_Y31_N6
\breg|breg~2214\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2214_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~683_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~555_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~555_regout\,
	datad => \breg|breg~683_regout\,
	combout => \breg|breg~2214_combout\);

-- Location: LCCOMB_X51_Y31_N20
\breg|breg~2215\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2215_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2214_combout\ & (\breg|breg~939_regout\)) # (!\breg|breg~2214_combout\ & ((\breg|breg~811_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~939_regout\,
	datac => \breg|breg~811_regout\,
	datad => \breg|breg~2214_combout\,
	combout => \breg|breg~2215_combout\);

-- Location: LCCOMB_X51_Y39_N16
\breg|breg~2216\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2216_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~2213_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2215_combout\,
	datad => \breg|breg~2213_combout\,
	combout => \breg|breg~2216_combout\);

-- Location: LCCOMB_X49_Y31_N30
\breg|breg~2217\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2217_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~907_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~651_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~907_regout\,
	datad => \breg|breg~651_regout\,
	combout => \breg|breg~2217_combout\);

-- Location: LCCOMB_X57_Y31_N26
\breg|breg~2218\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2218_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2217_combout\ & ((\breg|breg~1035_regout\))) # (!\breg|breg~2217_combout\ & (\breg|breg~779_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~779_regout\,
	datac => \breg|breg~1035_regout\,
	datad => \breg|breg~2217_combout\,
	combout => \breg|breg~2218_combout\);

-- Location: LCCOMB_X51_Y39_N10
\breg|breg~2219\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2219_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2216_combout\ & ((\breg|breg~2218_combout\))) # (!\breg|breg~2216_combout\ & (\breg|breg~2211_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2211_combout\,
	datac => \breg|breg~2216_combout\,
	datad => \breg|breg~2218_combout\,
	combout => \breg|breg~2219_combout\);

-- Location: LCCOMB_X53_Y33_N22
\breg|breg~2237\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2237_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~778_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~650_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~650_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~778_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2237_combout\);

-- Location: LCCOMB_X52_Y36_N26
\breg|breg~2240\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2240_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~330_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~298_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~330_regout\,
	datad => \breg|breg~298_regout\,
	combout => \breg|breg~2240_combout\);

-- Location: LCCOMB_X52_Y37_N28
\breg|breg~2247\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2247_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~490_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~426_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~426_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~490_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2247_combout\);

-- Location: LCCOMB_X53_Y37_N12
\breg|breg~2248\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2248_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2247_combout\ & (\breg|breg~522_regout\)) # (!\breg|breg~2247_combout\ & ((\breg|breg~458_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~522_regout\,
	datac => \breg|breg~458_regout\,
	datad => \breg|breg~2247_combout\,
	combout => \breg|breg~2248_combout\);

-- Location: LCCOMB_X56_Y30_N26
\breg|breg~2252\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2252_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~743_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~615_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~743_regout\,
	datac => \breg|breg~615_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2252_combout\);

-- Location: LCCOMB_X53_Y37_N24
\breg|breg~2267\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2267_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~455_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~423_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~455_regout\,
	datad => \breg|breg~423_regout\,
	combout => \breg|breg~2267_combout\);

-- Location: LCCOMB_X51_Y31_N12
\breg|breg~2268\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2268_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2267_combout\ & ((\breg|breg~519_regout\))) # (!\breg|breg~2267_combout\ & (\breg|breg~487_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~487_regout\,
	datac => \breg|breg~519_regout\,
	datad => \breg|breg~2267_combout\,
	combout => \breg|breg~2268_combout\);

-- Location: LCCOMB_X50_Y33_N22
\breg|breg~2270\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2270_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~841_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~585_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~841_regout\,
	datad => \breg|breg~585_regout\,
	combout => \breg|breg~2270_combout\);

-- Location: LCCOMB_X53_Y33_N8
\breg|breg~2271\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2271_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2270_combout\ & (\breg|breg~969_regout\)) # (!\breg|breg~2270_combout\ & ((\breg|breg~713_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~969_regout\,
	datac => \breg|breg~713_regout\,
	datad => \breg|breg~2270_combout\,
	combout => \breg|breg~2271_combout\);

-- Location: LCCOMB_X54_Y31_N24
\breg|breg~2277\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2277_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~905_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~649_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~649_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~905_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2277_combout\);

-- Location: LCCOMB_X53_Y37_N16
\breg|breg~2287\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2287_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~457_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~425_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~457_regout\,
	datad => \breg|breg~425_regout\,
	combout => \breg|breg~2287_combout\);

-- Location: LCCOMB_X53_Y32_N0
\breg|breg~2290\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2290_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~872_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~616_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~872_regout\,
	datad => \breg|breg~616_regout\,
	combout => \breg|breg~2290_combout\);

-- Location: LCCOMB_X51_Y35_N26
\breg|breg~2291\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2291_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2290_combout\ & ((\breg|breg~1000_regout\))) # (!\breg|breg~2290_combout\ & (\breg|breg~744_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~744_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2290_combout\,
	datad => \breg|breg~1000_regout\,
	combout => \breg|breg~2291_combout\);

-- Location: LCCOMB_X51_Y37_N18
\breg|breg~2294\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2294_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~808_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~552_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~552_regout\,
	datad => \breg|breg~808_regout\,
	combout => \breg|breg~2294_combout\);

-- Location: LCCOMB_X51_Y37_N8
\breg|breg~2295\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2295_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2294_combout\ & (\breg|breg~936_regout\)) # (!\breg|breg~2294_combout\ & ((\breg|breg~680_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~936_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~680_regout\,
	datad => \breg|breg~2294_combout\,
	combout => \breg|breg~2295_combout\);

-- Location: LCCOMB_X59_Y31_N16
\breg|breg~2317\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2317_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~913_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~657_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~657_regout\,
	datad => \breg|breg~913_regout\,
	combout => \breg|breg~2317_combout\);

-- Location: LCCOMB_X56_Y38_N24
\breg|breg~2327\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2327_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~465_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~433_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~433_regout\,
	datad => \breg|breg~465_regout\,
	combout => \breg|breg~2327_combout\);

-- Location: LCCOMB_X48_Y36_N26
\breg|breg~2352\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2352_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~720_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~592_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~592_regout\,
	datad => \breg|breg~720_regout\,
	combout => \breg|breg~2352_combout\);

-- Location: LCCOMB_X48_Y36_N12
\breg|breg~2353\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2353_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2352_combout\ & ((\breg|breg~976_regout\))) # (!\breg|breg~2352_combout\ & (\breg|breg~848_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~848_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~976_regout\,
	datad => \breg|breg~2352_combout\,
	combout => \breg|breg~2353_combout\);

-- Location: LCCOMB_X50_Y34_N28
\breg|breg~2354\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2354_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~816_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~560_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~560_regout\,
	datad => \breg|breg~816_regout\,
	combout => \breg|breg~2354_combout\);

-- Location: LCCOMB_X50_Y34_N10
\breg|breg~2355\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2355_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2354_combout\ & (\breg|breg~944_regout\)) # (!\breg|breg~2354_combout\ & ((\breg|breg~688_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~944_regout\,
	datac => \breg|breg~688_regout\,
	datad => \breg|breg~2354_combout\,
	combout => \breg|breg~2355_combout\);

-- Location: LCCOMB_X49_Y38_N12
\breg|breg~2356\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2356_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~2353_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2355_combout\,
	datad => \breg|breg~2353_combout\,
	combout => \breg|breg~2356_combout\);

-- Location: LCCOMB_X51_Y34_N14
\controle|Equal16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal16~0_combout\ = (\controle|controles\(1) & \controle|controles\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(1),
	datad => \controle|controles\(2),
	combout => \controle|Equal16~0_combout\);

-- Location: LCCOMB_X44_Y32_N14
\ula|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~9_combout\ = (\ula|ShiftRight0~33_combout\) # ((\mux_ALUSrc|WriteR\(31) & ((\ula|ShiftLeft0~7_combout\) # (\ula|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|ShiftLeft0~7_combout\,
	datac => \ula|ShiftRight0~33_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Mux31~9_combout\);

-- Location: LCCOMB_X44_Y39_N30
\ula|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~9_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(6) & ((\MuxShamt|MuxShamtExit[6]~31_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(6) & (\MuxShamt|MuxShamtExit[6]~31_combout\ & 
-- !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(6),
	datab => \MuxShamt|MuxShamtExit[6]~31_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux25~9_combout\);

-- Location: LCCOMB_X44_Y38_N6
\ula|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~12_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (\ula|ShiftLeft0~37_combout\ & (!\ula|ShiftLeft0~4_combout\ & !\ula|ShiftLeft0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \ula|ShiftLeft0~37_combout\,
	datac => \ula|ShiftLeft0~4_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|Mux22~12_combout\);

-- Location: LCCOMB_X42_Y38_N16
\ula|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~79_combout\ = (\ula|ShiftRight0~71_combout\ & ((\controle|controles\(11) & (!\MI|altsyncram_component|auto_generated|q_a\(9))) # (!\controle|controles\(11) & ((!\breg|regA[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(9),
	datab => \controle|controles\(11),
	datac => \breg|regA[3]~4_combout\,
	datad => \ula|ShiftRight0~71_combout\,
	combout => \ula|ShiftRight0~79_combout\);

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(0),
	combout => \quatro~combout\(0));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(3),
	combout => \quatro~combout\(3));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(4),
	combout => \quatro~combout\(4));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(9),
	combout => \quatro~combout\(9));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(12),
	combout => \quatro~combout\(12));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(15),
	combout => \quatro~combout\(15));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(16),
	combout => \quatro~combout\(16));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(18),
	combout => \quatro~combout\(18));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(19),
	combout => \quatro~combout\(19));

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(24),
	combout => \quatro~combout\(24));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(25),
	combout => \quatro~combout\(25));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(28),
	combout => \quatro~combout\(28));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_mem~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_mem,
	combout => \clk_mem~combout\);

-- Location: CLKCTRL_G1
\clk_mem~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_mem~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_mem~clkctrl_outclk\);

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(2),
	combout => \quatro~combout\(2));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(1),
	combout => \quatro~combout\(1));

-- Location: LCCOMB_X39_Y32_N0
\sumPC|sumPC_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[0]~0_combout\ = (\quatro~combout\(0) & (\pc|ExitPC\(0) $ (VCC))) # (!\quatro~combout\(0) & (\pc|ExitPC\(0) & VCC))
-- \sumPC|sumPC_out[0]~1\ = CARRY((\quatro~combout\(0) & \pc|ExitPC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(0),
	datab => \pc|ExitPC\(0),
	datad => VCC,
	combout => \sumPC|sumPC_out[0]~0_combout\,
	cout => \sumPC|sumPC_out[0]~1\);

-- Location: LCCOMB_X39_Y32_N2
\sumPC|sumPC_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[1]~2_combout\ = (\pc|ExitPC\(1) & ((\quatro~combout\(1) & (\sumPC|sumPC_out[0]~1\ & VCC)) # (!\quatro~combout\(1) & (!\sumPC|sumPC_out[0]~1\)))) # (!\pc|ExitPC\(1) & ((\quatro~combout\(1) & (!\sumPC|sumPC_out[0]~1\)) # 
-- (!\quatro~combout\(1) & ((\sumPC|sumPC_out[0]~1\) # (GND)))))
-- \sumPC|sumPC_out[1]~3\ = CARRY((\pc|ExitPC\(1) & (!\quatro~combout\(1) & !\sumPC|sumPC_out[0]~1\)) # (!\pc|ExitPC\(1) & ((!\sumPC|sumPC_out[0]~1\) # (!\quatro~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(1),
	datab => \quatro~combout\(1),
	datad => VCC,
	cin => \sumPC|sumPC_out[0]~1\,
	combout => \sumPC|sumPC_out[1]~2_combout\,
	cout => \sumPC|sumPC_out[1]~3\);

-- Location: LCCOMB_X39_Y32_N4
\sumPC|sumPC_out[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[2]~4_combout\ = ((\pc|ExitPC\(2) $ (\quatro~combout\(2) $ (!\sumPC|sumPC_out[1]~3\)))) # (GND)
-- \sumPC|sumPC_out[2]~5\ = CARRY((\pc|ExitPC\(2) & ((\quatro~combout\(2)) # (!\sumPC|sumPC_out[1]~3\))) # (!\pc|ExitPC\(2) & (\quatro~combout\(2) & !\sumPC|sumPC_out[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(2),
	datab => \quatro~combout\(2),
	datad => VCC,
	cin => \sumPC|sumPC_out[1]~3\,
	combout => \sumPC|sumPC_out[2]~4_combout\,
	cout => \sumPC|sumPC_out[2]~5\);

-- Location: LCCOMB_X39_Y32_N6
\sumPC|sumPC_out[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[3]~6_combout\ = (\quatro~combout\(3) & ((\pc|ExitPC\(3) & (\sumPC|sumPC_out[2]~5\ & VCC)) # (!\pc|ExitPC\(3) & (!\sumPC|sumPC_out[2]~5\)))) # (!\quatro~combout\(3) & ((\pc|ExitPC\(3) & (!\sumPC|sumPC_out[2]~5\)) # (!\pc|ExitPC\(3) & 
-- ((\sumPC|sumPC_out[2]~5\) # (GND)))))
-- \sumPC|sumPC_out[3]~7\ = CARRY((\quatro~combout\(3) & (!\pc|ExitPC\(3) & !\sumPC|sumPC_out[2]~5\)) # (!\quatro~combout\(3) & ((!\sumPC|sumPC_out[2]~5\) # (!\pc|ExitPC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(3),
	datab => \pc|ExitPC\(3),
	datad => VCC,
	cin => \sumPC|sumPC_out[2]~5\,
	combout => \sumPC|sumPC_out[3]~6_combout\,
	cout => \sumPC|sumPC_out[3]~7\);

-- Location: M4K_X55_Y36
\MI|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A902A840D582494803FFFE7FFFD482A900A978255C09D0FF00000E0000D408B000480000FFFF400180000480202000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk_mem~clkctrl_outclk\,
	portaaddr => \MI|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MI|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(7),
	combout => \quatro~combout\(7));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(6),
	combout => \quatro~combout\(6));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(5),
	combout => \quatro~combout\(5));

-- Location: LCCOMB_X39_Y32_N8
\sumPC|sumPC_out[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[4]~8_combout\ = ((\quatro~combout\(4) $ (\pc|ExitPC\(4) $ (!\sumPC|sumPC_out[3]~7\)))) # (GND)
-- \sumPC|sumPC_out[4]~9\ = CARRY((\quatro~combout\(4) & ((\pc|ExitPC\(4)) # (!\sumPC|sumPC_out[3]~7\))) # (!\quatro~combout\(4) & (\pc|ExitPC\(4) & !\sumPC|sumPC_out[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(4),
	datab => \pc|ExitPC\(4),
	datad => VCC,
	cin => \sumPC|sumPC_out[3]~7\,
	combout => \sumPC|sumPC_out[4]~8_combout\,
	cout => \sumPC|sumPC_out[4]~9\);

-- Location: LCCOMB_X39_Y32_N10
\sumPC|sumPC_out[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[5]~10_combout\ = (\pc|ExitPC\(5) & ((\quatro~combout\(5) & (\sumPC|sumPC_out[4]~9\ & VCC)) # (!\quatro~combout\(5) & (!\sumPC|sumPC_out[4]~9\)))) # (!\pc|ExitPC\(5) & ((\quatro~combout\(5) & (!\sumPC|sumPC_out[4]~9\)) # 
-- (!\quatro~combout\(5) & ((\sumPC|sumPC_out[4]~9\) # (GND)))))
-- \sumPC|sumPC_out[5]~11\ = CARRY((\pc|ExitPC\(5) & (!\quatro~combout\(5) & !\sumPC|sumPC_out[4]~9\)) # (!\pc|ExitPC\(5) & ((!\sumPC|sumPC_out[4]~9\) # (!\quatro~combout\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(5),
	datab => \quatro~combout\(5),
	datad => VCC,
	cin => \sumPC|sumPC_out[4]~9\,
	combout => \sumPC|sumPC_out[5]~10_combout\,
	cout => \sumPC|sumPC_out[5]~11\);

-- Location: LCCOMB_X39_Y32_N12
\sumPC|sumPC_out[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[6]~12_combout\ = ((\pc|ExitPC\(6) $ (\quatro~combout\(6) $ (!\sumPC|sumPC_out[5]~11\)))) # (GND)
-- \sumPC|sumPC_out[6]~13\ = CARRY((\pc|ExitPC\(6) & ((\quatro~combout\(6)) # (!\sumPC|sumPC_out[5]~11\))) # (!\pc|ExitPC\(6) & (\quatro~combout\(6) & !\sumPC|sumPC_out[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(6),
	datab => \quatro~combout\(6),
	datad => VCC,
	cin => \sumPC|sumPC_out[5]~11\,
	combout => \sumPC|sumPC_out[6]~12_combout\,
	cout => \sumPC|sumPC_out[6]~13\);

-- Location: LCCOMB_X39_Y32_N14
\sumPC|sumPC_out[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[7]~14_combout\ = (\pc|ExitPC\(7) & ((\quatro~combout\(7) & (\sumPC|sumPC_out[6]~13\ & VCC)) # (!\quatro~combout\(7) & (!\sumPC|sumPC_out[6]~13\)))) # (!\pc|ExitPC\(7) & ((\quatro~combout\(7) & (!\sumPC|sumPC_out[6]~13\)) # 
-- (!\quatro~combout\(7) & ((\sumPC|sumPC_out[6]~13\) # (GND)))))
-- \sumPC|sumPC_out[7]~15\ = CARRY((\pc|ExitPC\(7) & (!\quatro~combout\(7) & !\sumPC|sumPC_out[6]~13\)) # (!\pc|ExitPC\(7) & ((!\sumPC|sumPC_out[6]~13\) # (!\quatro~combout\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(7),
	datab => \quatro~combout\(7),
	datad => VCC,
	cin => \sumPC|sumPC_out[6]~13\,
	combout => \sumPC|sumPC_out[7]~14_combout\,
	cout => \sumPC|sumPC_out[7]~15\);

-- Location: LCCOMB_X39_Y32_N16
\sumPC|sumPC_out[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[8]~16_combout\ = ((\quatro~combout\(8) $ (\pc|ExitPC\(8) $ (!\sumPC|sumPC_out[7]~15\)))) # (GND)
-- \sumPC|sumPC_out[8]~17\ = CARRY((\quatro~combout\(8) & ((\pc|ExitPC\(8)) # (!\sumPC|sumPC_out[7]~15\))) # (!\quatro~combout\(8) & (\pc|ExitPC\(8) & !\sumPC|sumPC_out[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(8),
	datab => \pc|ExitPC\(8),
	datad => VCC,
	cin => \sumPC|sumPC_out[7]~15\,
	combout => \sumPC|sumPC_out[8]~16_combout\,
	cout => \sumPC|sumPC_out[8]~17\);

-- Location: LCCOMB_X39_Y32_N18
\sumPC|sumPC_out[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[9]~18_combout\ = (\quatro~combout\(9) & ((\pc|ExitPC\(9) & (\sumPC|sumPC_out[8]~17\ & VCC)) # (!\pc|ExitPC\(9) & (!\sumPC|sumPC_out[8]~17\)))) # (!\quatro~combout\(9) & ((\pc|ExitPC\(9) & (!\sumPC|sumPC_out[8]~17\)) # (!\pc|ExitPC\(9) & 
-- ((\sumPC|sumPC_out[8]~17\) # (GND)))))
-- \sumPC|sumPC_out[9]~19\ = CARRY((\quatro~combout\(9) & (!\pc|ExitPC\(9) & !\sumPC|sumPC_out[8]~17\)) # (!\quatro~combout\(9) & ((!\sumPC|sumPC_out[8]~17\) # (!\pc|ExitPC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(9),
	datab => \pc|ExitPC\(9),
	datad => VCC,
	cin => \sumPC|sumPC_out[8]~17\,
	combout => \sumPC|sumPC_out[9]~18_combout\,
	cout => \sumPC|sumPC_out[9]~19\);

-- Location: LCCOMB_X40_Y33_N2
\sumBranch|sumBranch_out[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[2]~0_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(0) & (\sumPC|sumPC_out[2]~4_combout\ $ (VCC))) # (!\MI|altsyncram_component|auto_generated|q_a\(0) & (\sumPC|sumPC_out[2]~4_combout\ & VCC))
-- \sumBranch|sumBranch_out[2]~1\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(0) & \sumPC|sumPC_out[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(0),
	datab => \sumPC|sumPC_out[2]~4_combout\,
	datad => VCC,
	combout => \sumBranch|sumBranch_out[2]~0_combout\,
	cout => \sumBranch|sumBranch_out[2]~1\);

-- Location: LCCOMB_X40_Y33_N4
\sumBranch|sumBranch_out[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[3]~2_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(1) & ((\sumPC|sumPC_out[3]~6_combout\ & (\sumBranch|sumBranch_out[2]~1\ & VCC)) # (!\sumPC|sumPC_out[3]~6_combout\ & (!\sumBranch|sumBranch_out[2]~1\)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(1) & ((\sumPC|sumPC_out[3]~6_combout\ & (!\sumBranch|sumBranch_out[2]~1\)) # (!\sumPC|sumPC_out[3]~6_combout\ & ((\sumBranch|sumBranch_out[2]~1\) # (GND)))))
-- \sumBranch|sumBranch_out[3]~3\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(1) & (!\sumPC|sumPC_out[3]~6_combout\ & !\sumBranch|sumBranch_out[2]~1\)) # (!\MI|altsyncram_component|auto_generated|q_a\(1) & ((!\sumBranch|sumBranch_out[2]~1\) # 
-- (!\sumPC|sumPC_out[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(1),
	datab => \sumPC|sumPC_out[3]~6_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[2]~1\,
	combout => \sumBranch|sumBranch_out[3]~2_combout\,
	cout => \sumBranch|sumBranch_out[3]~3\);

-- Location: LCCOMB_X40_Y33_N6
\sumBranch|sumBranch_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[4]~4_combout\ = ((\sumPC|sumPC_out[4]~8_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(2) $ (!\sumBranch|sumBranch_out[3]~3\)))) # (GND)
-- \sumBranch|sumBranch_out[4]~5\ = CARRY((\sumPC|sumPC_out[4]~8_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(2)) # (!\sumBranch|sumBranch_out[3]~3\))) # (!\sumPC|sumPC_out[4]~8_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(2) & 
-- !\sumBranch|sumBranch_out[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[4]~8_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(2),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[3]~3\,
	combout => \sumBranch|sumBranch_out[4]~4_combout\,
	cout => \sumBranch|sumBranch_out[4]~5\);

-- Location: LCCOMB_X40_Y33_N8
\sumBranch|sumBranch_out[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[5]~6_combout\ = (\sumPC|sumPC_out[5]~10_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(3) & (\sumBranch|sumBranch_out[4]~5\ & VCC)) # (!\MI|altsyncram_component|auto_generated|q_a\(3) & 
-- (!\sumBranch|sumBranch_out[4]~5\)))) # (!\sumPC|sumPC_out[5]~10_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(3) & (!\sumBranch|sumBranch_out[4]~5\)) # (!\MI|altsyncram_component|auto_generated|q_a\(3) & ((\sumBranch|sumBranch_out[4]~5\) # 
-- (GND)))))
-- \sumBranch|sumBranch_out[5]~7\ = CARRY((\sumPC|sumPC_out[5]~10_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(3) & !\sumBranch|sumBranch_out[4]~5\)) # (!\sumPC|sumPC_out[5]~10_combout\ & ((!\sumBranch|sumBranch_out[4]~5\) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[5]~10_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(3),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[4]~5\,
	combout => \sumBranch|sumBranch_out[5]~6_combout\,
	cout => \sumBranch|sumBranch_out[5]~7\);

-- Location: LCCOMB_X40_Y33_N10
\sumBranch|sumBranch_out[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[6]~8_combout\ = ((\MI|altsyncram_component|auto_generated|q_a\(4) $ (\sumPC|sumPC_out[6]~12_combout\ $ (!\sumBranch|sumBranch_out[5]~7\)))) # (GND)
-- \sumBranch|sumBranch_out[6]~9\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(4) & ((\sumPC|sumPC_out[6]~12_combout\) # (!\sumBranch|sumBranch_out[5]~7\))) # (!\MI|altsyncram_component|auto_generated|q_a\(4) & (\sumPC|sumPC_out[6]~12_combout\ & 
-- !\sumBranch|sumBranch_out[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(4),
	datab => \sumPC|sumPC_out[6]~12_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[5]~7\,
	combout => \sumBranch|sumBranch_out[6]~8_combout\,
	cout => \sumBranch|sumBranch_out[6]~9\);

-- Location: LCCOMB_X40_Y33_N12
\sumBranch|sumBranch_out[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[7]~10_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(5) & ((\sumPC|sumPC_out[7]~14_combout\ & (\sumBranch|sumBranch_out[6]~9\ & VCC)) # (!\sumPC|sumPC_out[7]~14_combout\ & (!\sumBranch|sumBranch_out[6]~9\)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(5) & ((\sumPC|sumPC_out[7]~14_combout\ & (!\sumBranch|sumBranch_out[6]~9\)) # (!\sumPC|sumPC_out[7]~14_combout\ & ((\sumBranch|sumBranch_out[6]~9\) # (GND)))))
-- \sumBranch|sumBranch_out[7]~11\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(5) & (!\sumPC|sumPC_out[7]~14_combout\ & !\sumBranch|sumBranch_out[6]~9\)) # (!\MI|altsyncram_component|auto_generated|q_a\(5) & ((!\sumBranch|sumBranch_out[6]~9\) # 
-- (!\sumPC|sumPC_out[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(5),
	datab => \sumPC|sumPC_out[7]~14_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[6]~9\,
	combout => \sumBranch|sumBranch_out[7]~10_combout\,
	cout => \sumBranch|sumBranch_out[7]~11\);

-- Location: LCCOMB_X40_Y33_N14
\sumBranch|sumBranch_out[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[8]~12_combout\ = ((\sumPC|sumPC_out[8]~16_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(6) $ (!\sumBranch|sumBranch_out[7]~11\)))) # (GND)
-- \sumBranch|sumBranch_out[8]~13\ = CARRY((\sumPC|sumPC_out[8]~16_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(6)) # (!\sumBranch|sumBranch_out[7]~11\))) # (!\sumPC|sumPC_out[8]~16_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(6) & 
-- !\sumBranch|sumBranch_out[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[8]~16_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(6),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[7]~11\,
	combout => \sumBranch|sumBranch_out[8]~12_combout\,
	cout => \sumBranch|sumBranch_out[8]~13\);

-- Location: LCCOMB_X40_Y33_N16
\sumBranch|sumBranch_out[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[9]~14_combout\ = (\sumPC|sumPC_out[9]~18_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(7) & (\sumBranch|sumBranch_out[8]~13\ & VCC)) # (!\MI|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\sumBranch|sumBranch_out[8]~13\)))) # (!\sumPC|sumPC_out[9]~18_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(7) & (!\sumBranch|sumBranch_out[8]~13\)) # (!\MI|altsyncram_component|auto_generated|q_a\(7) & ((\sumBranch|sumBranch_out[8]~13\) # 
-- (GND)))))
-- \sumBranch|sumBranch_out[9]~15\ = CARRY((\sumPC|sumPC_out[9]~18_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(7) & !\sumBranch|sumBranch_out[8]~13\)) # (!\sumPC|sumPC_out[9]~18_combout\ & ((!\sumBranch|sumBranch_out[8]~13\) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[9]~18_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(7),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[8]~13\,
	combout => \sumBranch|sumBranch_out[9]~14_combout\,
	cout => \sumBranch|sumBranch_out[9]~15\);

-- Location: LCCOMB_X39_Y33_N22
\muxBranch|MuxBranchExit[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[9]~7_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[9]~14_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[9]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumPC|sumPC_out[9]~18_combout\,
	datac => \sumBranch|sumBranch_out[9]~14_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[9]~7_combout\);

-- Location: LCCOMB_X39_Y33_N30
\muxJump|MuxJumpExit[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[9]~9_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(7))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[9]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(7),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[9]~7_combout\,
	combout => \muxJump|MuxJumpExit[9]~9_combout\);

-- Location: LCFF_X39_Y33_N31
\pc|ExitPC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[9]~9_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(9));

-- Location: LCCOMB_X39_Y33_N28
\muxBranch|MuxBranchExit[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[8]~6_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[8]~12_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[8]~16_combout\,
	datac => \sumBranch|sumBranch_out[8]~12_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[8]~6_combout\);

-- Location: LCCOMB_X39_Y33_N4
\muxJump|MuxJumpExit[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[8]~8_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(6))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(6),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[8]~6_combout\,
	combout => \muxJump|MuxJumpExit[8]~8_combout\);

-- Location: LCFF_X39_Y33_N5
\pc|ExitPC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[8]~8_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(8));

-- Location: LCCOMB_X39_Y33_N10
\muxBranch|MuxBranchExit[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[7]~5_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[7]~10_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[7]~14_combout\,
	datac => \sumBranch|sumBranch_out[7]~10_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[7]~5_combout\);

-- Location: LCCOMB_X39_Y33_N2
\muxJump|MuxJumpExit[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[7]~7_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(5))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(5),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[7]~5_combout\,
	combout => \muxJump|MuxJumpExit[7]~7_combout\);

-- Location: LCFF_X39_Y33_N3
\pc|ExitPC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[7]~7_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(7));

-- Location: LCCOMB_X39_Y33_N0
\muxBranch|MuxBranchExit[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[6]~4_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[6]~8_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumPC|sumPC_out[6]~12_combout\,
	datac => \sumBranch|sumBranch_out[6]~8_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[6]~4_combout\);

-- Location: LCCOMB_X39_Y33_N24
\muxJump|MuxJumpExit[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[6]~6_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(4))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(4),
	datad => \muxBranch|MuxBranchExit[6]~4_combout\,
	combout => \muxJump|MuxJumpExit[6]~6_combout\);

-- Location: LCFF_X39_Y33_N25
\pc|ExitPC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[6]~6_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(6));

-- Location: LCCOMB_X39_Y34_N30
\muxBranch|MuxBranchExit[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[5]~3_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[5]~6_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumPC|sumPC_out[5]~10_combout\,
	datac => \sumBranch|sumBranch_out[5]~6_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[5]~3_combout\);

-- Location: LCCOMB_X39_Y34_N22
\muxJump|MuxJumpExit[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[5]~5_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(3))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(3),
	datad => \muxBranch|MuxBranchExit[5]~3_combout\,
	combout => \muxJump|MuxJumpExit[5]~5_combout\);

-- Location: LCFF_X39_Y34_N23
\pc|ExitPC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[5]~5_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(5));

-- Location: LCCOMB_X39_Y34_N12
\muxBranch|MuxBranchExit[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[4]~2_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[4]~4_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumBranch|sumBranch_out[4]~4_combout\,
	datac => \sumPC|sumPC_out[4]~8_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[4]~2_combout\);

-- Location: LCCOMB_X39_Y34_N20
\muxJump|MuxJumpExit[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[4]~4_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(2))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(2),
	datad => \muxBranch|MuxBranchExit[4]~2_combout\,
	combout => \muxJump|MuxJumpExit[4]~4_combout\);

-- Location: LCFF_X39_Y34_N21
\pc|ExitPC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[4]~4_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(4));

-- Location: M4K_X37_Y32
\MI|altsyncram_component|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000052000000080AB0238C8123208",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 6,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 6,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk_mem~combout\,
	portaaddr => \MI|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MI|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y32_N2
\controle|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal4~0_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(27) & (!\MI|altsyncram_component|auto_generated|q_a\(30) & !\MI|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(27),
	datac => \MI|altsyncram_component|auto_generated|q_a\(30),
	datad => \MI|altsyncram_component|auto_generated|q_a\(31),
	combout => \controle|Equal4~0_combout\);

-- Location: LCCOMB_X36_Y32_N26
\controle|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal8~0_combout\ = ((\MI|altsyncram_component|auto_generated|q_a\(29)) # ((!\controle|Equal4~0_combout\) # (!\MI|altsyncram_component|auto_generated|q_a\(28)))) # (!\MI|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(26),
	datab => \MI|altsyncram_component|auto_generated|q_a\(29),
	datac => \MI|altsyncram_component|auto_generated|q_a\(28),
	datad => \controle|Equal4~0_combout\,
	combout => \controle|Equal8~0_combout\);

-- Location: LCCOMB_X36_Y32_N12
\controle|controles[9]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[9]~4_combout\ = ((\controle|Equal9~0_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(31) & !\MI|altsyncram_component|auto_generated|q_a\(29)))) # (!\controle|controles[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|Equal9~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(31),
	datac => \controle|controles[0]~3_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(29),
	combout => \controle|controles[9]~4_combout\);

-- Location: CLKCTRL_G9
\controle|controles[9]~4clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \controle|controles[9]~4clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \controle|controles[9]~4clkctrl_outclk\);

-- Location: LCCOMB_X36_Y32_N24
\controle|controles[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(10) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (!\controle|Equal8~0_combout\)) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((\controle|controles\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|Equal8~0_combout\,
	datac => \controle|controles\(10),
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(10));

-- Location: LCCOMB_X36_Y32_N16
\controle|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal7~0_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(26) & (!\MI|altsyncram_component|auto_generated|q_a\(29) & (\MI|altsyncram_component|auto_generated|q_a\(28) & \controle|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(26),
	datab => \MI|altsyncram_component|auto_generated|q_a\(29),
	datac => \MI|altsyncram_component|auto_generated|q_a\(28),
	datad => \controle|Equal4~0_combout\,
	combout => \controle|Equal7~0_combout\);

-- Location: LCCOMB_X36_Y32_N22
\controle|controles[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(3) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((\controle|Equal7~0_combout\))) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(3),
	datac => \controle|Equal7~0_combout\,
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(3));

-- Location: LCCOMB_X38_Y32_N18
\controle|controles[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[1]~2_combout\ = ((\MI|altsyncram_component|auto_generated|q_a\(29) & ((\MI|altsyncram_component|auto_generated|q_a\(28)) # (\MI|altsyncram_component|auto_generated|q_a\(26)))) # (!\MI|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(28)))) # (!\controle|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(29),
	datab => \MI|altsyncram_component|auto_generated|q_a\(28),
	datac => \MI|altsyncram_component|auto_generated|q_a\(26),
	datad => \controle|Equal4~0_combout\,
	combout => \controle|controles[1]~2_combout\);

-- Location: LCCOMB_X38_Y32_N10
\controle|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal3~0_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(29)) # ((\MI|altsyncram_component|auto_generated|q_a\(28)) # ((\MI|altsyncram_component|auto_generated|q_a\(26)) # (!\controle|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(29),
	datab => \MI|altsyncram_component|auto_generated|q_a\(28),
	datac => \MI|altsyncram_component|auto_generated|q_a\(26),
	datad => \controle|Equal4~0_combout\,
	combout => \controle|Equal3~0_combout\);

-- Location: LCCOMB_X38_Y32_N30
\controle|controles[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[1]~6_combout\ = (!\controle|Equal5~0_combout\ & (!\controle|controles[1]~2_combout\ & (!\controle|Equal6~0_combout\ & \controle|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|Equal5~0_combout\,
	datab => \controle|controles[1]~2_combout\,
	datac => \controle|Equal6~0_combout\,
	datad => \controle|Equal3~0_combout\,
	combout => \controle|controles[1]~6_combout\);

-- Location: LCCOMB_X38_Y32_N8
\controle|controles[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(1) = (\controle|controles[9]~4_combout\ & ((\controle|controles[1]~6_combout\))) # (!\controle|controles[9]~4_combout\ & (\controle|controles\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(1),
	datac => \controle|controles[9]~4_combout\,
	datad => \controle|controles[1]~6_combout\,
	combout => \controle|controles\(1));

-- Location: LCCOMB_X38_Y32_N22
\controle|controles[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[2]~5_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(28) & (!\MI|altsyncram_component|auto_generated|q_a\(26) & \controle|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(28),
	datac => \MI|altsyncram_component|auto_generated|q_a\(26),
	datad => \controle|Equal4~0_combout\,
	combout => \controle|controles[2]~5_combout\);

-- Location: LCCOMB_X38_Y32_N28
\controle|controles[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(2) = (\controle|controles[9]~4_combout\ & ((\controle|controles[2]~5_combout\))) # (!\controle|controles[9]~4_combout\ & (\controle|controles\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(2),
	datac => \controle|controles[9]~4_combout\,
	datad => \controle|controles[2]~5_combout\,
	combout => \controle|controles\(2));

-- Location: LCCOMB_X42_Y31_N24
\controle|ctrula[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[0]~10_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(5) & ((\MI|altsyncram_component|auto_generated|q_a\(0)) # ((\MI|altsyncram_component|auto_generated|q_a\(1))))) # (!\MI|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\MI|altsyncram_component|auto_generated|q_a\(2)) # (\MI|altsyncram_component|auto_generated|q_a\(0) $ (\MI|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(0),
	datab => \MI|altsyncram_component|auto_generated|q_a\(5),
	datac => \MI|altsyncram_component|auto_generated|q_a\(1),
	datad => \MI|altsyncram_component|auto_generated|q_a\(2),
	combout => \controle|ctrula[0]~10_combout\);

-- Location: LCCOMB_X45_Y31_N8
\controle|ctrula[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[0]~11_combout\ = (\controle|controles\(1) & (((\controle|controles\(2))))) # (!\controle|controles\(1) & (((\controle|ctrula[0]~8_combout\ & !\controle|ctrula[0]~10_combout\)) # (!\controle|controles\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~8_combout\,
	datab => \controle|controles\(1),
	datac => \controle|controles\(2),
	datad => \controle|ctrula[0]~10_combout\,
	combout => \controle|ctrula[0]~11_combout\);

-- Location: M4K_X55_Y33
\MI|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020253034B4A736B736B03008252828242428A0404",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MI:MI|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk_mem~clkctrl_outclk\,
	portaaddr => \MI|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MI|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y32_N6
\controle|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal9~1_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(30) & (\MI|altsyncram_component|auto_generated|q_a\(27) & !\MI|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(30),
	datac => \MI|altsyncram_component|auto_generated|q_a\(27),
	datad => \MI|altsyncram_component|auto_generated|q_a\(28),
	combout => \controle|Equal9~1_combout\);

-- Location: LCCOMB_X38_Y32_N20
\controle|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal5~0_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(29) & (\MI|altsyncram_component|auto_generated|q_a\(31) & (\MI|altsyncram_component|auto_generated|q_a\(26) & \controle|Equal9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(29),
	datab => \MI|altsyncram_component|auto_generated|q_a\(31),
	datac => \MI|altsyncram_component|auto_generated|q_a\(26),
	datad => \controle|Equal9~1_combout\,
	combout => \controle|Equal5~0_combout\);

-- Location: LCCOMB_X42_Y31_N12
\controle|controles[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(7) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((\controle|Equal5~0_combout\))) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datac => \controle|Equal5~0_combout\,
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(7));

-- Location: LCCOMB_X60_Y31_N26
\mux_MemReg|d_in_mux[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[25]~25_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(25))) # (!\controle|controles\(7) & ((\ula|Mux6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(25),
	datac => \controle|controles\(7),
	datad => \ula|Mux6~10_combout\,
	combout => \mux_MemReg|d_in_mux[25]~25_combout\);

-- Location: LCCOMB_X41_Y32_N30
\controle|controles[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(9) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((!\controle|Equal3~0_combout\))) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(9),
	datac => \controle|Equal3~0_combout\,
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(9));

-- Location: LCCOMB_X41_Y32_N22
\mux_regdst|WriteR[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_regdst|WriteR[2]~2_combout\ = (\controle|controles\(9) & (\MI|altsyncram_component|auto_generated|q_a\(13))) # (!\controle|controles\(9) & ((\MI|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(13),
	datac => \MI|altsyncram_component|auto_generated|q_a\(18),
	datad => \controle|controles\(9),
	combout => \mux_regdst|WriteR[2]~2_combout\);

-- Location: LCCOMB_X41_Y32_N4
\mux_regdst|WriteR[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_regdst|WriteR[1]~1_combout\ = (\controle|controles\(9) & (\MI|altsyncram_component|auto_generated|q_a\(12))) # (!\controle|controles\(9) & ((\MI|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(12),
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \controle|controles\(9),
	combout => \mux_regdst|WriteR[1]~1_combout\);

-- Location: LCCOMB_X41_Y32_N26
\mux_regdst|WriteR[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_regdst|WriteR[0]~0_combout\ = (\controle|controles\(9) & ((\MI|altsyncram_component|auto_generated|q_a\(11)))) # (!\controle|controles\(9) & (\MI|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(9),
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \MI|altsyncram_component|auto_generated|q_a\(11),
	combout => \mux_regdst|WriteR[0]~0_combout\);

-- Location: LCCOMB_X41_Y32_N6
\breg|breg~1722\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1722_combout\ = (!\mux_regdst|WriteR[3]~3_combout\ & (\mux_regdst|WriteR[2]~2_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & !\mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1722_combout\);

-- Location: LCCOMB_X41_Y32_N18
\mux_regdst|WriteR[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_regdst|WriteR[4]~4_combout\ = (\controle|controles\(9) & ((\MI|altsyncram_component|auto_generated|q_a\(15)))) # (!\controle|controles\(9) & (\MI|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(9),
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \MI|altsyncram_component|auto_generated|q_a\(15),
	combout => \mux_regdst|WriteR[4]~4_combout\);

-- Location: LCCOMB_X38_Y32_N24
\controle|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal4~1_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(29) & (\controle|Equal4~0_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(26) & !\MI|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(29),
	datab => \controle|Equal4~0_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(26),
	datad => \MI|altsyncram_component|auto_generated|q_a\(28),
	combout => \controle|Equal4~1_combout\);

-- Location: LCCOMB_X42_Y31_N4
\controle|controles[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[6]~8_combout\ = ((\controle|Equal5~0_combout\) # (\controle|Equal4~1_combout\)) # (!\controle|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|Equal3~0_combout\,
	datac => \controle|Equal5~0_combout\,
	datad => \controle|Equal4~1_combout\,
	combout => \controle|controles[6]~8_combout\);

-- Location: LCCOMB_X42_Y31_N30
\controle|controles[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(6) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((\controle|controles[6]~8_combout\))) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(6),
	datac => \controle|controles[6]~8_combout\,
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(6));

-- Location: LCCOMB_X59_Y36_N8
\breg|breg~1759\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1759_combout\ = (\breg|breg~1722_combout\ & (!\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1722_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1759_combout\);

-- Location: LCFF_X57_Y39_N13
\breg|breg~255\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~255_regout\);

-- Location: LCCOMB_X41_Y32_N24
\breg|breg~1748\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1748_combout\ = (!\mux_regdst|WriteR[3]~3_combout\ & (\mux_regdst|WriteR[2]~2_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & \mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1748_combout\);

-- Location: LCCOMB_X48_Y30_N30
\breg|breg~1761\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1761_combout\ = (!\mux_regdst|WriteR[4]~4_combout\ & (\breg|breg~1748_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[4]~4_combout\,
	datac => \breg|breg~1748_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1761_combout\);

-- Location: LCFF_X53_Y39_N5
\breg|breg~287\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~287_regout\);

-- Location: LCCOMB_X41_Y32_N20
\breg|breg~1732\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1732_combout\ = (!\mux_regdst|WriteR[3]~3_combout\ & (\mux_regdst|WriteR[2]~2_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & \mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1732_combout\);

-- Location: LCCOMB_X59_Y36_N22
\breg|breg~1758\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1758_combout\ = (\controle|controles\(6) & (!\mux_regdst|WriteR[4]~4_combout\ & \breg|breg~1732_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(6),
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \breg|breg~1732_combout\,
	combout => \breg|breg~1758_combout\);

-- Location: LCFF_X53_Y35_N13
\breg|breg~223\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~223_regout\);

-- Location: LCCOMB_X47_Y29_N30
\breg|breg~1738\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1738_combout\ = (!\mux_regdst|WriteR[3]~3_combout\ & (\mux_regdst|WriteR[2]~2_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & !\mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1738_combout\);

-- Location: LCCOMB_X48_Y30_N20
\breg|breg~1760\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1760_combout\ = (\breg|breg~1738_combout\ & (!\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1738_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1760_combout\);

-- Location: LCFF_X53_Y35_N23
\breg|breg~191\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~191_regout\);

-- Location: LCCOMB_X53_Y35_N12
\breg|breg~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1272_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~223_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~191_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~223_regout\,
	datad => \breg|breg~191_regout\,
	combout => \breg|breg~1272_combout\);

-- Location: LCCOMB_X53_Y39_N4
\breg|breg~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1273_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1272_combout\ & ((\breg|breg~287_regout\))) # (!\breg|breg~1272_combout\ & (\breg|breg~255_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~255_regout\,
	datac => \breg|breg~287_regout\,
	datad => \breg|breg~1272_combout\,
	combout => \breg|breg~1273_combout\);

-- Location: LCCOMB_X41_Y32_N12
\breg|breg~1752\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1752_combout\ = (\mux_regdst|WriteR[3]~3_combout\ & (\mux_regdst|WriteR[2]~2_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & \mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1752_combout\);

-- Location: LCCOMB_X48_Y30_N6
\breg|breg~1769\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1769_combout\ = (!\mux_regdst|WriteR[4]~4_combout\ & (\controle|controles\(6) & \breg|breg~1752_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[4]~4_combout\,
	datab => \controle|controles\(6),
	datac => \breg|breg~1752_combout\,
	combout => \breg|breg~1769_combout\);

-- Location: LCFF_X57_Y35_N29
\breg|breg~543\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~543_regout\);

-- Location: LCCOMB_X41_Y32_N8
\mux_regdst|WriteR[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_regdst|WriteR[3]~3_combout\ = (\controle|controles\(9) & ((\MI|altsyncram_component|auto_generated|q_a\(14)))) # (!\controle|controles\(9) & (\MI|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(14),
	datad => \controle|controles\(9),
	combout => \mux_regdst|WriteR[3]~3_combout\);

-- Location: LCCOMB_X47_Y29_N14
\breg|breg~1728\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1728_combout\ = (!\mux_regdst|WriteR[0]~0_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & (\mux_regdst|WriteR[3]~3_combout\ & \mux_regdst|WriteR[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[0]~0_combout\,
	datab => \mux_regdst|WriteR[1]~1_combout\,
	datac => \mux_regdst|WriteR[3]~3_combout\,
	datad => \mux_regdst|WriteR[2]~2_combout\,
	combout => \breg|breg~1728_combout\);

-- Location: LCCOMB_X47_Y29_N22
\breg|breg~1767\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1767_combout\ = (!\mux_regdst|WriteR[4]~4_combout\ & (\controle|controles\(6) & \breg|breg~1728_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_regdst|WriteR[4]~4_combout\,
	datac => \controle|controles\(6),
	datad => \breg|breg~1728_combout\,
	combout => \breg|breg~1767_combout\);

-- Location: LCFF_X57_Y39_N23
\breg|breg~511\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~511_regout\);

-- Location: LCCOMB_X47_Y29_N20
\breg|breg~1736\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1736_combout\ = (\mux_regdst|WriteR[3]~3_combout\ & (\mux_regdst|WriteR[2]~2_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & \mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1736_combout\);

-- Location: LCCOMB_X48_Y30_N10
\breg|breg~1766\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1766_combout\ = (\breg|breg~1736_combout\ & (!\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1736_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1766_combout\);

-- Location: LCFF_X53_Y37_N27
\breg|breg~479\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~479_regout\);

-- Location: LCCOMB_X53_Y37_N26
\breg|breg~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1279_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~479_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~447_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~447_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~479_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1279_combout\);

-- Location: LCCOMB_X57_Y39_N22
\breg|breg~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1280_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1279_combout\ & (\breg|breg~543_regout\)) # (!\breg|breg~1279_combout\ & ((\breg|breg~511_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~543_regout\,
	datac => \breg|breg~511_regout\,
	datad => \breg|breg~1279_combout\,
	combout => \breg|breg~1280_combout\);

-- Location: LCCOMB_X54_Y33_N18
\breg|breg~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1281_combout\ = (\breg|breg~1278_combout\ & (((\breg|breg~1280_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1278_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1273_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1278_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1273_combout\,
	datad => \breg|breg~1280_combout\,
	combout => \breg|breg~1281_combout\);

-- Location: LCCOMB_X50_Y35_N16
\breg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Equal0~0_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(23) & (!\MI|altsyncram_component|auto_generated|q_a\(22) & (!\MI|altsyncram_component|auto_generated|q_a\(24) & !\MI|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \MI|altsyncram_component|auto_generated|q_a\(24),
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|Equal0~0_combout\);

-- Location: LCCOMB_X42_Y31_N0
\controle|controles[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[11]~0_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(3)) # ((\MI|altsyncram_component|auto_generated|q_a\(4)) # ((\MI|altsyncram_component|auto_generated|q_a\(0) & !\MI|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(3),
	datab => \MI|altsyncram_component|auto_generated|q_a\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(1),
	datad => \MI|altsyncram_component|auto_generated|q_a\(4),
	combout => \controle|controles[11]~0_combout\);

-- Location: LCCOMB_X42_Y31_N2
\controle|controles[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[11]~1_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(2)) # ((\MI|altsyncram_component|auto_generated|q_a\(5)) # ((\controle|Equal3~0_combout\) # (\controle|controles[11]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(2),
	datab => \MI|altsyncram_component|auto_generated|q_a\(5),
	datac => \controle|Equal3~0_combout\,
	datad => \controle|controles[11]~0_combout\,
	combout => \controle|controles[11]~1_combout\);

-- Location: LCCOMB_X50_Y35_N22
\controle|controles[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(11) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((!\controle|controles[11]~1_combout\))) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(11),
	datac => \controle|controles[11]~1_combout\,
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(11));

-- Location: LCCOMB_X50_Y35_N4
\MuxShamt|MuxShamtExit[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[30]~6_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & !\controle|controles\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|Equal0~0_combout\,
	datad => \controle|controles\(11),
	combout => \MuxShamt|MuxShamtExit[30]~6_combout\);

-- Location: LCCOMB_X50_Y35_N26
\MuxShamt|MuxShamtExit[30]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[30]~5_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & !\controle|controles\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MI|altsyncram_component|auto_generated|q_a\(25),
	datad => \controle|controles\(11),
	combout => \MuxShamt|MuxShamtExit[30]~5_combout\);

-- Location: LCCOMB_X54_Y33_N20
\MuxShamt|MuxShamtExit[25]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[25]~12_combout\ = (\breg|breg~1271_combout\ & ((\MuxShamt|MuxShamtExit[30]~5_combout\) # ((\breg|breg~1281_combout\ & \MuxShamt|MuxShamtExit[30]~6_combout\)))) # (!\breg|breg~1271_combout\ & (\breg|breg~1281_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1271_combout\,
	datab => \breg|breg~1281_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~5_combout\,
	combout => \MuxShamt|MuxShamtExit[25]~12_combout\);

-- Location: LCCOMB_X38_Y32_N0
\controle|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|comb~0_combout\ = (\controle|controles\(1)) # (\controle|controles\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controle|controles\(1),
	datad => \controle|controles\(2),
	combout => \controle|comb~0_combout\);

-- Location: LCCOMB_X51_Y34_N0
\controle|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|comb~1_combout\ = (!\controle|controles\(2)) # (!\controle|controles\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(1),
	datad => \controle|controles\(2),
	combout => \controle|comb~1_combout\);

-- Location: LCCOMB_X51_Y34_N10
\controle|ULAsrc[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ULAsrc\(1) = (!\controle|comb~1_combout\ & ((\controle|Equal16~0_combout\) # (\controle|ULAsrc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|Equal16~0_combout\,
	datab => \controle|comb~1_combout\,
	datad => \controle|ULAsrc\(1),
	combout => \controle|ULAsrc\(1));

-- Location: LCCOMB_X47_Y32_N28
\mux_ALUSrc|WriteR[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[31]~1_combout\ = (\controle|comb~0_combout\) # (!\controle|ULAsrc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controle|comb~0_combout\,
	datad => \controle|ULAsrc\(1),
	combout => \mux_ALUSrc|WriteR[31]~1_combout\);

-- Location: CLKCTRL_G10
\mux_ALUSrc|WriteR[31]~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mux_ALUSrc|WriteR[31]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\);

-- Location: LCCOMB_X59_Y36_N14
\breg|breg~1723\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1723_combout\ = (\breg|breg~1722_combout\ & (\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1722_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1723_combout\);

-- Location: LCFF_X58_Y29_N1
\breg|breg~767\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~767_regout\);

-- Location: LCCOMB_X59_Y36_N0
\breg|breg~1727\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1727_combout\ = (\breg|breg~1726_combout\ & (\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1726_combout\,
	datab => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1727_combout\);

-- Location: LCFF_X57_Y29_N5
\breg|breg~639\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~639_regout\);

-- Location: LCCOMB_X57_Y29_N4
\breg|breg~2032\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2032_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~767_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~639_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~767_regout\,
	datac => \breg|breg~639_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2032_combout\);

-- Location: LCCOMB_X47_Y29_N16
\breg|breg~1729\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1729_combout\ = (\mux_regdst|WriteR[4]~4_combout\ & (\controle|controles\(6) & \breg|breg~1728_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_regdst|WriteR[4]~4_combout\,
	datac => \controle|controles\(6),
	datad => \breg|breg~1728_combout\,
	combout => \breg|breg~1729_combout\);

-- Location: LCFF_X57_Y29_N15
\breg|breg~1023\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1023_regout\);

-- Location: LCCOMB_X41_Y32_N16
\breg|breg~1724\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1724_combout\ = (\mux_regdst|WriteR[3]~3_combout\ & (!\mux_regdst|WriteR[2]~2_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & !\mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1724_combout\);

-- Location: LCCOMB_X47_Y29_N4
\breg|breg~1725\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1725_combout\ = (\breg|breg~1724_combout\ & (\controle|controles\(6) & \mux_regdst|WriteR[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1724_combout\,
	datac => \controle|controles\(6),
	datad => \mux_regdst|WriteR[4]~4_combout\,
	combout => \breg|breg~1725_combout\);

-- Location: LCFF_X57_Y30_N21
\breg|breg~895\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~895_regout\);

-- Location: LCCOMB_X57_Y29_N14
\breg|breg~2033\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2033_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2032_combout\ & (\breg|breg~1023_regout\)) # (!\breg|breg~2032_combout\ & ((\breg|breg~895_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~2032_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2032_combout\,
	datac => \breg|breg~1023_regout\,
	datad => \breg|breg~895_regout\,
	combout => \breg|breg~2033_combout\);

-- Location: LCCOMB_X47_Y29_N8
\breg|breg~1740\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1740_combout\ = (!\mux_regdst|WriteR[0]~0_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & (\mux_regdst|WriteR[3]~3_combout\ & !\mux_regdst|WriteR[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[0]~0_combout\,
	datab => \mux_regdst|WriteR[1]~1_combout\,
	datac => \mux_regdst|WriteR[3]~3_combout\,
	datad => \mux_regdst|WriteR[2]~2_combout\,
	combout => \breg|breg~1740_combout\);

-- Location: LCCOMB_X47_Y29_N2
\breg|breg~1741\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1741_combout\ = (\breg|breg~1740_combout\ & (\controle|controles\(6) & \mux_regdst|WriteR[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1740_combout\,
	datac => \controle|controles\(6),
	datad => \mux_regdst|WriteR[4]~4_combout\,
	combout => \breg|breg~1741_combout\);

-- Location: LCFF_X52_Y33_N29
\breg|breg~831\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~831_regout\);

-- Location: LCCOMB_X47_Y29_N6
\breg|breg~1744\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1744_combout\ = (\mux_regdst|WriteR[3]~3_combout\ & (\mux_regdst|WriteR[2]~2_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & !\mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1744_combout\);

-- Location: LCCOMB_X48_Y30_N2
\breg|breg~1745\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1745_combout\ = (\mux_regdst|WriteR[4]~4_combout\ & (\breg|breg~1744_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[4]~4_combout\,
	datab => \breg|breg~1744_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1745_combout\);

-- Location: LCFF_X56_Y31_N11
\breg|breg~959\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~959_regout\);

-- Location: LCCOMB_X56_Y31_N10
\breg|breg~2035\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2035_combout\ = (\breg|breg~2034_combout\ & (((\breg|breg~959_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\breg|breg~2034_combout\ & (\breg|breg~831_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2034_combout\,
	datab => \breg|breg~831_regout\,
	datac => \breg|breg~959_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2035_combout\);

-- Location: LCCOMB_X56_Y31_N4
\breg|breg~2036\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2036_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2033_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2035_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2033_combout\,
	datad => \breg|breg~2035_combout\,
	combout => \breg|breg~2036_combout\);

-- Location: LCCOMB_X48_Y30_N22
\breg|breg~1749\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1749_combout\ = (\mux_regdst|WriteR[4]~4_combout\ & (\breg|breg~1748_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[4]~4_combout\,
	datac => \breg|breg~1748_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1749_combout\);

-- Location: LCFF_X60_Y31_N27
\breg|breg~799\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[25]~25_combout\,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~799_regout\);

-- Location: LCCOMB_X48_Y30_N8
\breg|breg~1753\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1753_combout\ = (\mux_regdst|WriteR[4]~4_combout\ & (\controle|controles\(6) & \breg|breg~1752_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[4]~4_combout\,
	datab => \controle|controles\(6),
	datac => \breg|breg~1752_combout\,
	combout => \breg|breg~1753_combout\);

-- Location: LCFF_X57_Y31_N11
\breg|breg~1055\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1055_regout\);

-- Location: LCCOMB_X56_Y31_N14
\breg|breg~2038\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2038_combout\ = (\breg|breg~2037_combout\ & (((\breg|breg~1055_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\breg|breg~2037_combout\ & (\breg|breg~799_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2037_combout\,
	datab => \breg|breg~799_regout\,
	datac => \breg|breg~1055_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2038_combout\);

-- Location: LCCOMB_X59_Y36_N28
\breg|breg~1733\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1733_combout\ = (\controle|controles\(6) & (\mux_regdst|WriteR[4]~4_combout\ & \breg|breg~1732_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(6),
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \breg|breg~1732_combout\,
	combout => \breg|breg~1733_combout\);

-- Location: LCFF_X50_Y36_N9
\breg|breg~735\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~735_regout\);

-- Location: LCCOMB_X59_Y36_N16
\breg|breg~1737\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1737_combout\ = (\controle|controles\(6) & (\mux_regdst|WriteR[4]~4_combout\ & \breg|breg~1736_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(6),
	datab => \mux_regdst|WriteR[4]~4_combout\,
	datad => \breg|breg~1736_combout\,
	combout => \breg|breg~1737_combout\);

-- Location: LCFF_X49_Y36_N11
\breg|breg~991\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~991_regout\);

-- Location: LCCOMB_X41_Y32_N14
\breg|breg~1734\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1734_combout\ = (!\mux_regdst|WriteR[3]~3_combout\ & (!\mux_regdst|WriteR[2]~2_combout\ & (!\mux_regdst|WriteR[1]~1_combout\ & \mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1734_combout\);

-- Location: LCCOMB_X59_Y36_N6
\breg|breg~1735\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1735_combout\ = (\controle|controles\(6) & (\mux_regdst|WriteR[4]~4_combout\ & \breg|breg~1734_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(6),
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \breg|breg~1734_combout\,
	combout => \breg|breg~1735_combout\);

-- Location: LCFF_X49_Y36_N1
\breg|breg~607\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~607_regout\);

-- Location: LCCOMB_X59_Y36_N26
\breg|breg~1731\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1731_combout\ = (\breg|breg~1730_combout\ & (\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1730_combout\,
	datab => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1731_combout\);

-- Location: LCFF_X50_Y36_N3
\breg|breg~863\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~863_regout\);

-- Location: LCCOMB_X49_Y36_N0
\breg|breg~2030\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2030_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~863_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~607_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~607_regout\,
	datad => \breg|breg~863_regout\,
	combout => \breg|breg~2030_combout\);

-- Location: LCCOMB_X49_Y36_N10
\breg|breg~2031\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2031_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2030_combout\ & ((\breg|breg~991_regout\))) # (!\breg|breg~2030_combout\ & (\breg|breg~735_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2030_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~735_regout\,
	datac => \breg|breg~991_regout\,
	datad => \breg|breg~2030_combout\,
	combout => \breg|breg~2031_combout\);

-- Location: LCCOMB_X56_Y31_N16
\breg|breg~2039\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2039_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2036_combout\ & (\breg|breg~2038_combout\)) # (!\breg|breg~2036_combout\ & ((\breg|breg~2031_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~2036_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2036_combout\,
	datac => \breg|breg~2038_combout\,
	datad => \breg|breg~2031_combout\,
	combout => \breg|breg~2039_combout\);

-- Location: LCCOMB_X47_Y29_N0
\breg|breg~1746\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1746_combout\ = (\mux_regdst|WriteR[0]~0_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & (\mux_regdst|WriteR[3]~3_combout\ & !\mux_regdst|WriteR[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[0]~0_combout\,
	datab => \mux_regdst|WriteR[1]~1_combout\,
	datac => \mux_regdst|WriteR[3]~3_combout\,
	datad => \mux_regdst|WriteR[2]~2_combout\,
	combout => \breg|breg~1746_combout\);

-- Location: LCCOMB_X48_Y30_N26
\breg|breg~1757\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1757_combout\ = (\breg|breg~1746_combout\ & (!\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1746_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1757_combout\);

-- Location: LCFF_X58_Y36_N17
\breg|breg~415\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~415_regout\);

-- Location: LCCOMB_X47_Y29_N28
\breg|breg~1756\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1756_combout\ = (\breg|breg~1740_combout\ & (\controle|controles\(6) & !\mux_regdst|WriteR[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1740_combout\,
	datac => \controle|controles\(6),
	datad => \mux_regdst|WriteR[4]~4_combout\,
	combout => \breg|breg~1756_combout\);

-- Location: LCFF_X57_Y36_N15
\breg|breg~319\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~319_regout\);

-- Location: LCCOMB_X47_Y29_N10
\breg|breg~1754\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1754_combout\ = (\breg|breg~1724_combout\ & (\controle|controles\(6) & !\mux_regdst|WriteR[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1724_combout\,
	datac => \controle|controles\(6),
	datad => \mux_regdst|WriteR[4]~4_combout\,
	combout => \breg|breg~1754_combout\);

-- Location: LCFF_X58_Y36_N23
\breg|breg~383\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~383_regout\);

-- Location: LCCOMB_X57_Y36_N14
\breg|breg~2042\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2042_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~383_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~319_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~319_regout\,
	datad => \breg|breg~383_regout\,
	combout => \breg|breg~2042_combout\);

-- Location: LCCOMB_X58_Y36_N16
\breg|breg~2043\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2043_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2042_combout\ & ((\breg|breg~415_regout\))) # (!\breg|breg~2042_combout\ & (\breg|breg~351_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~351_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~415_regout\,
	datad => \breg|breg~2042_combout\,
	combout => \breg|breg~2043_combout\);

-- Location: LCCOMB_X59_Y36_N4
\breg|breg~1763\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1763_combout\ = (\controle|controles\(6) & (!\mux_regdst|WriteR[4]~4_combout\ & \breg|breg~1734_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(6),
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \breg|breg~1734_combout\,
	combout => \breg|breg~1763_combout\);

-- Location: LCFF_X58_Y32_N29
\breg|breg~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~95_regout\);

-- Location: LCCOMB_X41_Y32_N2
\breg|breg~1750\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1750_combout\ = (!\mux_regdst|WriteR[3]~3_combout\ & (!\mux_regdst|WriteR[2]~2_combout\ & (\mux_regdst|WriteR[1]~1_combout\ & \mux_regdst|WriteR[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[3]~3_combout\,
	datab => \mux_regdst|WriteR[2]~2_combout\,
	datac => \mux_regdst|WriteR[1]~1_combout\,
	datad => \mux_regdst|WriteR[0]~0_combout\,
	combout => \breg|breg~1750_combout\);

-- Location: LCCOMB_X59_Y36_N30
\breg|breg~1765\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1765_combout\ = (\controle|controles\(6) & (!\mux_regdst|WriteR[4]~4_combout\ & \breg|breg~1750_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(6),
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \breg|breg~1750_combout\,
	combout => \breg|breg~1765_combout\);

-- Location: LCFF_X59_Y32_N5
\breg|breg~159\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~159_regout\);

-- Location: LCCOMB_X48_Y30_N24
\breg|breg~1764\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1764_combout\ = (\breg|breg~1742_combout\ & (!\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1742_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1764_combout\);

-- Location: LCFF_X59_Y32_N11
\breg|breg~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~63_regout\);

-- Location: LCCOMB_X59_Y36_N18
\breg|breg~1762\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1762_combout\ = (\breg|breg~1726_combout\ & (!\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1726_combout\,
	datab => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1762_combout\);

-- Location: LCFF_X58_Y32_N23
\breg|breg~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~127_regout\);

-- Location: LCCOMB_X59_Y32_N10
\breg|breg~2044\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2044_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~127_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~63_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~63_regout\,
	datad => \breg|breg~127_regout\,
	combout => \breg|breg~2044_combout\);

-- Location: LCCOMB_X59_Y32_N4
\breg|breg~2045\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2045_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2044_combout\ & ((\breg|breg~159_regout\))) # (!\breg|breg~2044_combout\ & (\breg|breg~95_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~95_regout\,
	datac => \breg|breg~159_regout\,
	datad => \breg|breg~2044_combout\,
	combout => \breg|breg~2045_combout\);

-- Location: LCCOMB_X56_Y31_N18
\breg|breg~2046\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2046_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~2043_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2045_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2043_combout\,
	datad => \breg|breg~2045_combout\,
	combout => \breg|breg~2046_combout\);

-- Location: LCCOMB_X53_Y35_N22
\breg|breg~2040\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2040_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~223_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~191_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~191_regout\,
	datad => \breg|breg~223_regout\,
	combout => \breg|breg~2040_combout\);

-- Location: LCCOMB_X57_Y39_N12
\breg|breg~2041\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2041_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2040_combout\ & (\breg|breg~287_regout\)) # (!\breg|breg~2040_combout\ & ((\breg|breg~255_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~287_regout\,
	datac => \breg|breg~255_regout\,
	datad => \breg|breg~2040_combout\,
	combout => \breg|breg~2041_combout\);

-- Location: LCCOMB_X48_Y30_N12
\breg|breg~1768\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1768_combout\ = (!\mux_regdst|WriteR[4]~4_combout\ & (\breg|breg~1744_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_regdst|WriteR[4]~4_combout\,
	datab => \breg|breg~1744_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1768_combout\);

-- Location: LCFF_X53_Y39_N23
\breg|breg~447\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~447_regout\);

-- Location: LCCOMB_X53_Y39_N22
\breg|breg~2047\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2047_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~479_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~447_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~447_regout\,
	datad => \breg|breg~479_regout\,
	combout => \breg|breg~2047_combout\);

-- Location: LCCOMB_X57_Y35_N28
\breg|breg~2048\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2048_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2047_combout\ & ((\breg|breg~543_regout\))) # (!\breg|breg~2047_combout\ & (\breg|breg~511_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~511_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~543_regout\,
	datad => \breg|breg~2047_combout\,
	combout => \breg|breg~2048_combout\);

-- Location: LCCOMB_X56_Y31_N12
\breg|breg~2049\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2049_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2046_combout\ & ((\breg|breg~2048_combout\))) # (!\breg|breg~2046_combout\ & (\breg|breg~2041_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~2046_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2046_combout\,
	datac => \breg|breg~2041_combout\,
	datad => \breg|breg~2048_combout\,
	combout => \breg|breg~2049_combout\);

-- Location: LCCOMB_X56_Y31_N30
\breg|regB[25]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[25]~14_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2039_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~2039_combout\,
	datad => \breg|breg~2049_combout\,
	combout => \breg|regB[25]~14_combout\);

-- Location: LCCOMB_X56_Y31_N0
\mux_ALUSrc|WriteR[25]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[25]~15_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[25]~14_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ULAsrc\(1),
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[25]~14_combout\,
	combout => \mux_ALUSrc|WriteR[25]~15_combout\);

-- Location: LCCOMB_X56_Y31_N2
\mux_ALUSrc|WriteR[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(25) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[25]~15_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(25),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[25]~15_combout\,
	combout => \mux_ALUSrc|WriteR\(25));

-- Location: LCCOMB_X54_Y33_N4
\ula|a32~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~35_combout\ = (\MuxShamt|MuxShamtExit[25]~12_combout\) # (\mux_ALUSrc|WriteR\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[25]~12_combout\,
	datad => \mux_ALUSrc|WriteR\(25),
	combout => \ula|a32~35_combout\);

-- Location: LCCOMB_X51_Y33_N14
\breg|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|Equal1~0_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(18) & (!\MI|altsyncram_component|auto_generated|q_a\(19) & (!\MI|altsyncram_component|auto_generated|q_a\(16) & !\MI|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|Equal1~0_combout\);

-- Location: LCCOMB_X48_Y30_N14
\breg|breg~1739\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1739_combout\ = (\breg|breg~1738_combout\ & (\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1738_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1739_combout\);

-- Location: LCFF_X50_Y34_N17
\breg|breg~678\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~678_regout\);

-- Location: LCFF_X52_Y31_N11
\breg|breg~806\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~806_regout\);

-- Location: LCCOMB_X48_Y30_N0
\breg|breg~1743\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1743_combout\ = (\breg|breg~1742_combout\ & (\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1742_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1743_combout\);

-- Location: LCFF_X51_Y33_N27
\breg|breg~550\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~550_regout\);

-- Location: LCCOMB_X51_Y33_N26
\breg|breg~1706\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1706_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~806_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~550_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~806_regout\,
	datac => \breg|breg~550_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1706_combout\);

-- Location: LCCOMB_X51_Y33_N28
\breg|breg~1707\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1707_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1706_combout\ & (\breg|breg~934_regout\)) # (!\breg|breg~1706_combout\ & ((\breg|breg~678_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~934_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~678_regout\,
	datad => \breg|breg~1706_combout\,
	combout => \breg|breg~1707_combout\);

-- Location: LCCOMB_X51_Y33_N30
\breg|breg~1708\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1708_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~1705_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1707_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1705_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~1707_combout\,
	combout => \breg|breg~1708_combout\);

-- Location: LCFF_X54_Y31_N3
\breg|breg~1030\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1030_regout\);

-- Location: LCCOMB_X48_Y30_N4
\breg|breg~1747\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1747_combout\ = (\breg|breg~1746_combout\ & (\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \breg|breg~1746_combout\,
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1747_combout\);

-- Location: LCFF_X54_Y31_N17
\breg|breg~902\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~902_regout\);

-- Location: LCFF_X53_Y33_N27
\breg|breg~774\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~774_regout\);

-- Location: LCCOMB_X59_Y36_N2
\breg|breg~1751\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1751_combout\ = (\controle|controles\(6) & (\mux_regdst|WriteR[4]~4_combout\ & \breg|breg~1750_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(6),
	datac => \mux_regdst|WriteR[4]~4_combout\,
	datad => \breg|breg~1750_combout\,
	combout => \breg|breg~1751_combout\);

-- Location: LCFF_X53_Y31_N17
\breg|breg~646\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~646_regout\);

-- Location: LCCOMB_X53_Y33_N26
\breg|breg~1709\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1709_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~774_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~646_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~774_regout\,
	datad => \breg|breg~646_regout\,
	combout => \breg|breg~1709_combout\);

-- Location: LCCOMB_X54_Y31_N16
\breg|breg~1710\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1710_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1709_combout\ & (\breg|breg~1030_regout\)) # (!\breg|breg~1709_combout\ & ((\breg|breg~902_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1030_regout\,
	datac => \breg|breg~902_regout\,
	datad => \breg|breg~1709_combout\,
	combout => \breg|breg~1710_combout\);

-- Location: LCFF_X51_Y35_N17
\breg|breg~998\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~998_regout\);

-- Location: LCFF_X56_Y35_N9
\breg|breg~742\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~742_regout\);

-- Location: LCFF_X52_Y31_N25
\breg|breg~870\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~870_regout\);

-- Location: LCFF_X56_Y35_N11
\breg|breg~614\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~614_regout\);

-- Location: LCCOMB_X52_Y31_N24
\breg|breg~1702\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1702_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~870_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~614_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~870_regout\,
	datad => \breg|breg~614_regout\,
	combout => \breg|breg~1702_combout\);

-- Location: LCCOMB_X56_Y35_N8
\breg|breg~1703\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1703_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1702_combout\ & (\breg|breg~998_regout\)) # (!\breg|breg~1702_combout\ & ((\breg|breg~742_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~998_regout\,
	datac => \breg|breg~742_regout\,
	datad => \breg|breg~1702_combout\,
	combout => \breg|breg~1703_combout\);

-- Location: LCCOMB_X51_Y33_N16
\breg|breg~1711\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1711_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1708_combout\ & (\breg|breg~1710_combout\)) # (!\breg|breg~1708_combout\ & ((\breg|breg~1703_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1708_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1708_combout\,
	datac => \breg|breg~1710_combout\,
	datad => \breg|breg~1703_combout\,
	combout => \breg|breg~1711_combout\);

-- Location: LCFF_X52_Y35_N1
\breg|breg~230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~230_regout\);

-- Location: LCFF_X53_Y35_N19
\breg|breg~166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~166_regout\);

-- Location: LCCOMB_X52_Y35_N0
\breg|breg~1714\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1714_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~230_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~166_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~230_regout\,
	datad => \breg|breg~166_regout\,
	combout => \breg|breg~1714_combout\);

-- Location: LCCOMB_X52_Y35_N18
\breg|breg~1715\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1715_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1714_combout\ & ((\breg|breg~262_regout\))) # (!\breg|breg~1714_combout\ & (\breg|breg~198_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~198_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~262_regout\,
	datad => \breg|breg~1714_combout\,
	combout => \breg|breg~1715_combout\);

-- Location: LCFF_X47_Y31_N9
\breg|breg~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~38_regout\);

-- Location: LCFF_X47_Y34_N31
\breg|breg~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~70_regout\);

-- Location: LCCOMB_X47_Y31_N8
\breg|breg~1716\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1716_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~70_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~38_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~38_regout\,
	datad => \breg|breg~70_regout\,
	combout => \breg|breg~1716_combout\);

-- Location: LCFF_X47_Y31_N3
\breg|breg~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~134_regout\);

-- Location: LCFF_X47_Y34_N13
\breg|breg~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~102_regout\);

-- Location: LCCOMB_X47_Y31_N2
\breg|breg~1717\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1717_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1716_combout\ & (\breg|breg~134_regout\)) # (!\breg|breg~1716_combout\ & ((\breg|breg~102_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1716_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1716_combout\,
	datac => \breg|breg~134_regout\,
	datad => \breg|breg~102_regout\,
	combout => \breg|breg~1717_combout\);

-- Location: LCCOMB_X51_Y33_N2
\breg|breg~1718\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1718_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1715_combout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\MI|altsyncram_component|auto_generated|q_a\(19) & \breg|breg~1717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1715_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(19),
	datad => \breg|breg~1717_combout\,
	combout => \breg|breg~1718_combout\);

-- Location: LCFF_X53_Y37_N1
\breg|breg~454\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~454_regout\);

-- Location: LCFF_X52_Y37_N27
\breg|breg~518\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~518_regout\);

-- Location: LCCOMB_X52_Y37_N26
\breg|breg~1720\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1720_combout\ = (\breg|breg~1719_combout\ & (((\breg|breg~518_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|breg~1719_combout\ & (\breg|breg~454_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1719_combout\,
	datab => \breg|breg~454_regout\,
	datac => \breg|breg~518_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1720_combout\);

-- Location: LCFF_X54_Y35_N9
\breg|breg~390\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~390_regout\);

-- Location: LCFF_X53_Y36_N1
\breg|breg~358\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~358_regout\);

-- Location: LCCOMB_X54_Y35_N8
\breg|breg~1713\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1713_combout\ = (\breg|breg~1712_combout\ & (((\breg|breg~390_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|breg~1712_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~358_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1712_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~390_regout\,
	datad => \breg|breg~358_regout\,
	combout => \breg|breg~1713_combout\);

-- Location: LCCOMB_X51_Y33_N12
\breg|breg~1721\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1721_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1718_combout\ & (\breg|breg~1720_combout\)) # (!\breg|breg~1718_combout\ & ((\breg|breg~1713_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~1718_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1718_combout\,
	datac => \breg|breg~1720_combout\,
	datad => \breg|breg~1713_combout\,
	combout => \breg|breg~1721_combout\);

-- Location: LCCOMB_X51_Y33_N0
\breg|regB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[0]~0_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1711_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~1721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~1711_combout\,
	datad => \breg|breg~1721_combout\,
	combout => \breg|regB[0]~0_combout\);

-- Location: LCCOMB_X42_Y31_N8
\controle|ctrula[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[3]~6_combout\ = (\controle|controles\(2) & !\controle|controles\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controle|controles\(2),
	datad => \controle|controles\(1),
	combout => \controle|ctrula[3]~6_combout\);

-- Location: LCCOMB_X42_Y31_N10
\controle|ctrula[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[3]~12_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(2) & (((\MI|altsyncram_component|auto_generated|q_a\(0) & \MI|altsyncram_component|auto_generated|q_a\(1))) # (!\MI|altsyncram_component|auto_generated|q_a\(5)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(2) & (\MI|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(0),
	datab => \MI|altsyncram_component|auto_generated|q_a\(5),
	datac => \MI|altsyncram_component|auto_generated|q_a\(1),
	datad => \MI|altsyncram_component|auto_generated|q_a\(2),
	combout => \controle|ctrula[3]~12_combout\);

-- Location: LCCOMB_X45_Y31_N30
\controle|ctrula[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[3]~15_combout\ = (\controle|controles\(2) & (!\controle|controles\(1) & ((\controle|ctrula[3]~12_combout\) # (!\controle|ctrula[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~8_combout\,
	datab => \controle|controles\(2),
	datac => \controle|controles\(1),
	datad => \controle|ctrula[3]~12_combout\,
	combout => \controle|ctrula[3]~15_combout\);

-- Location: LCCOMB_X42_Y31_N26
\controle|ctrula[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[2]~7_combout\ = (!\MI|altsyncram_component|auto_generated|q_a\(0) & (\MI|altsyncram_component|auto_generated|q_a\(1) & \MI|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(1),
	datad => \MI|altsyncram_component|auto_generated|q_a\(2),
	combout => \controle|ctrula[2]~7_combout\);

-- Location: LCCOMB_X42_Y31_N28
\ula|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~16_combout\ = (\controle|ctrula[3]~6_combout\ & (\controle|ctrula[3]~15_combout\ & ((\controle|ctrula[2]~7_combout\) # (!\controle|ctrula[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~9_combout\,
	datab => \controle|ctrula[3]~6_combout\,
	datac => \controle|ctrula[3]~15_combout\,
	datad => \controle|ctrula[2]~7_combout\,
	combout => \ula|Mux29~16_combout\);

-- Location: LCCOMB_X44_Y37_N6
\ula|Mux29~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~29_combout\ = (\ula|Mux29~28_combout\ & ((\controle|ctrula[0]~11_combout\) # (!\ula|Mux29~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datac => \ula|Mux29~16_combout\,
	datad => \ula|Mux29~28_combout\,
	combout => \ula|Mux29~29_combout\);

-- Location: LCCOMB_X44_Y36_N28
\ula|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~22_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(14))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(14),
	datab => \mux_ALUSrc|WriteR\(12),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight0~22_combout\);

-- Location: LCFF_X52_Y35_N27
\breg|breg~263\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~263_regout\);

-- Location: LCFF_X52_Y35_N9
\breg|breg~231\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~231_regout\);

-- Location: LCFF_X53_Y35_N15
\breg|breg~167\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~167_regout\);

-- Location: LCFF_X53_Y35_N29
\breg|breg~199\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~199_regout\);

-- Location: LCCOMB_X53_Y35_N28
\breg|breg~2260\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2260_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~199_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~167_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~167_regout\,
	datac => \breg|breg~199_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2260_combout\);

-- Location: LCCOMB_X52_Y35_N8
\breg|breg~2261\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2261_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2260_combout\ & (\breg|breg~263_regout\)) # (!\breg|breg~2260_combout\ & ((\breg|breg~231_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~263_regout\,
	datac => \breg|breg~231_regout\,
	datad => \breg|breg~2260_combout\,
	combout => \breg|breg~2261_combout\);

-- Location: LCFF_X54_Y35_N21
\breg|breg~391\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~391_regout\);

-- Location: LCCOMB_X59_Y36_N20
\breg|breg~1755\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1755_combout\ = (\breg|breg~1730_combout\ & (!\mux_regdst|WriteR[4]~4_combout\ & \controle|controles\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1730_combout\,
	datab => \mux_regdst|WriteR[4]~4_combout\,
	datad => \controle|controles\(6),
	combout => \breg|breg~1755_combout\);

-- Location: LCFF_X52_Y36_N15
\breg|breg~327\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~327_regout\);

-- Location: LCFF_X51_Y36_N29
\breg|breg~295\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~295_regout\);

-- Location: LCFF_X53_Y36_N29
\breg|breg~359\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~359_regout\);

-- Location: LCCOMB_X51_Y36_N28
\breg|breg~2262\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2262_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~359_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~295_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~295_regout\,
	datad => \breg|breg~359_regout\,
	combout => \breg|breg~2262_combout\);

-- Location: LCCOMB_X52_Y36_N14
\breg|breg~2263\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2263_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2262_combout\ & (\breg|breg~391_regout\)) # (!\breg|breg~2262_combout\ & ((\breg|breg~327_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~391_regout\,
	datac => \breg|breg~327_regout\,
	datad => \breg|breg~2262_combout\,
	combout => \breg|breg~2263_combout\);

-- Location: LCFF_X53_Y34_N15
\breg|breg~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~135_regout\);

-- Location: LCFF_X51_Y36_N31
\breg|breg~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~71_regout\);

-- Location: LCFF_X52_Y36_N25
\breg|breg~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~39_regout\);

-- Location: LCFF_X53_Y34_N29
\breg|breg~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~103_regout\);

-- Location: LCCOMB_X52_Y36_N24
\breg|breg~2264\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2264_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~103_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~39_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~39_regout\,
	datad => \breg|breg~103_regout\,
	combout => \breg|breg~2264_combout\);

-- Location: LCCOMB_X51_Y36_N30
\breg|breg~2265\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2265_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2264_combout\ & (\breg|breg~135_regout\)) # (!\breg|breg~2264_combout\ & ((\breg|breg~71_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~135_regout\,
	datac => \breg|breg~71_regout\,
	datad => \breg|breg~2264_combout\,
	combout => \breg|breg~2265_combout\);

-- Location: LCCOMB_X51_Y31_N10
\breg|breg~2266\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2266_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~2263_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2263_combout\,
	datad => \breg|breg~2265_combout\,
	combout => \breg|breg~2266_combout\);

-- Location: LCCOMB_X51_Y31_N30
\breg|breg~2269\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2269_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2266_combout\ & (\breg|breg~2268_combout\)) # (!\breg|breg~2266_combout\ & ((\breg|breg~2261_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2268_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2261_combout\,
	datad => \breg|breg~2266_combout\,
	combout => \breg|breg~2269_combout\);

-- Location: LCFF_X54_Y31_N9
\breg|breg~903\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~903_regout\);

-- Location: LCCOMB_X54_Y31_N8
\breg|breg~2257\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2257_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~903_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~647_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~647_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~903_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2257_combout\);

-- Location: LCFF_X54_Y31_N11
\breg|breg~1031\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1031_regout\);

-- Location: LCFF_X53_Y33_N19
\breg|breg~775\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~775_regout\);

-- Location: LCCOMB_X54_Y31_N10
\breg|breg~2258\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2258_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2257_combout\ & (\breg|breg~1031_regout\)) # (!\breg|breg~2257_combout\ & ((\breg|breg~775_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~2257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2257_combout\,
	datac => \breg|breg~1031_regout\,
	datad => \breg|breg~775_regout\,
	combout => \breg|breg~2258_combout\);

-- Location: LCFF_X54_Y33_N31
\breg|breg~967\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~967_regout\);

-- Location: LCFF_X53_Y33_N1
\breg|breg~711\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~711_regout\);

-- Location: LCFF_X50_Y33_N11
\breg|breg~839\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~839_regout\);

-- Location: LCFF_X54_Y33_N29
\breg|breg~583\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~583_regout\);

-- Location: LCCOMB_X50_Y33_N10
\breg|breg~2250\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2250_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~839_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~583_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~839_regout\,
	datad => \breg|breg~583_regout\,
	combout => \breg|breg~2250_combout\);

-- Location: LCCOMB_X53_Y33_N0
\breg|breg~2251\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2251_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2250_combout\ & (\breg|breg~967_regout\)) # (!\breg|breg~2250_combout\ & ((\breg|breg~711_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~967_regout\,
	datac => \breg|breg~711_regout\,
	datad => \breg|breg~2250_combout\,
	combout => \breg|breg~2251_combout\);

-- Location: LCFF_X52_Y31_N17
\breg|breg~871\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~871_regout\);

-- Location: LCFF_X54_Y30_N9
\breg|breg~999\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~999_regout\);

-- Location: LCCOMB_X52_Y31_N16
\breg|breg~2253\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2253_combout\ = (\breg|breg~2252_combout\ & (((\breg|breg~999_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19)))) # (!\breg|breg~2252_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~871_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2252_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~871_regout\,
	datad => \breg|breg~999_regout\,
	combout => \breg|breg~2253_combout\);

-- Location: LCFF_X52_Y31_N3
\breg|breg~807\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~807_regout\);

-- Location: LCFF_X53_Y31_N5
\breg|breg~679\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~679_regout\);

-- Location: LCFF_X51_Y31_N3
\breg|breg~551\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~551_regout\);

-- Location: LCCOMB_X51_Y31_N2
\breg|breg~2254\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2254_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~679_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~551_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~679_regout\,
	datac => \breg|breg~551_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2254_combout\);

-- Location: LCCOMB_X43_Y31_N16
\breg|breg~2255\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2255_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2254_combout\ & ((\breg|breg~935_regout\))) # (!\breg|breg~2254_combout\ & (\breg|breg~807_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~807_regout\,
	datac => \breg|breg~935_regout\,
	datad => \breg|breg~2254_combout\,
	combout => \breg|breg~2255_combout\);

-- Location: LCCOMB_X52_Y31_N0
\breg|breg~2256\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2256_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2253_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2255_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2253_combout\,
	datad => \breg|breg~2255_combout\,
	combout => \breg|breg~2256_combout\);

-- Location: LCCOMB_X52_Y31_N26
\breg|breg~2259\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2259_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2256_combout\ & (\breg|breg~2258_combout\)) # (!\breg|breg~2256_combout\ & ((\breg|breg~2251_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2258_combout\,
	datac => \breg|breg~2251_combout\,
	datad => \breg|breg~2256_combout\,
	combout => \breg|breg~2259_combout\);

-- Location: LCCOMB_X52_Y31_N20
\breg|regB[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[1]~25_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2259_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~2269_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~2269_combout\,
	datad => \breg|breg~2259_combout\,
	combout => \breg|regB[1]~25_combout\);

-- Location: LCCOMB_X56_Y35_N24
\mux_MemReg|d_in_mux[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[2]~2_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(2))) # (!\controle|controles\(7) & ((\ula|Mux29~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(2),
	datac => \ula|Mux29~33_combout\,
	datad => \controle|controles\(7),
	combout => \mux_MemReg|d_in_mux[2]~2_combout\);

-- Location: LCFF_X50_Y33_N29
\breg|breg~840\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~840_regout\);

-- Location: LCFF_X48_Y34_N9
\breg|breg~968\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~968_regout\);

-- Location: LCFF_X49_Y33_N27
\breg|breg~584\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~584_regout\);

-- Location: LCFF_X53_Y33_N21
\breg|breg~712\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~712_regout\);

-- Location: LCCOMB_X49_Y33_N26
\breg|breg~2292\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2292_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~712_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~584_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~584_regout\,
	datad => \breg|breg~712_regout\,
	combout => \breg|breg~2292_combout\);

-- Location: LCCOMB_X48_Y34_N8
\breg|breg~2293\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2293_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2292_combout\ & ((\breg|breg~968_regout\))) # (!\breg|breg~2292_combout\ & (\breg|breg~840_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~840_regout\,
	datac => \breg|breg~968_regout\,
	datad => \breg|breg~2292_combout\,
	combout => \breg|breg~2293_combout\);

-- Location: LCCOMB_X50_Y38_N24
\breg|breg~2296\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2296_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17)) # (\breg|breg~2293_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2295_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2295_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|breg~2293_combout\,
	combout => \breg|breg~2296_combout\);

-- Location: LCFF_X54_Y31_N23
\breg|breg~1032\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1032_regout\);

-- Location: LCFF_X54_Y31_N5
\breg|breg~904\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~904_regout\);

-- Location: LCFF_X53_Y33_N7
\breg|breg~776\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~776_regout\);

-- Location: LCFF_X53_Y31_N1
\breg|breg~648\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~648_regout\);

-- Location: LCCOMB_X53_Y33_N6
\breg|breg~2297\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2297_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~776_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~648_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~776_regout\,
	datad => \breg|breg~648_regout\,
	combout => \breg|breg~2297_combout\);

-- Location: LCCOMB_X54_Y31_N4
\breg|breg~2298\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2298_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2297_combout\ & (\breg|breg~1032_regout\)) # (!\breg|breg~2297_combout\ & ((\breg|breg~904_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1032_regout\,
	datac => \breg|breg~904_regout\,
	datad => \breg|breg~2297_combout\,
	combout => \breg|breg~2298_combout\);

-- Location: LCCOMB_X50_Y38_N2
\breg|breg~2299\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2299_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2296_combout\ & ((\breg|breg~2298_combout\))) # (!\breg|breg~2296_combout\ & (\breg|breg~2291_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2291_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2296_combout\,
	datad => \breg|breg~2298_combout\,
	combout => \breg|breg~2299_combout\);

-- Location: LCFF_X54_Y35_N31
\breg|breg~392\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~392_regout\);

-- Location: LCFF_X53_Y36_N31
\breg|breg~360\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~360_regout\);

-- Location: LCFF_X52_Y36_N3
\breg|breg~328\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~328_regout\);

-- Location: LCFF_X51_Y36_N13
\breg|breg~296\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~296_regout\);

-- Location: LCCOMB_X52_Y36_N2
\breg|breg~2300\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2300_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~328_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~296_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~328_regout\,
	datad => \breg|breg~296_regout\,
	combout => \breg|breg~2300_combout\);

-- Location: LCCOMB_X53_Y36_N30
\breg|breg~2301\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2301_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2300_combout\ & (\breg|breg~392_regout\)) # (!\breg|breg~2300_combout\ & ((\breg|breg~360_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~392_regout\,
	datac => \breg|breg~360_regout\,
	datad => \breg|breg~2300_combout\,
	combout => \breg|breg~2301_combout\);

-- Location: LCFF_X52_Y37_N25
\breg|breg~488\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~488_regout\);

-- Location: LCCOMB_X52_Y37_N24
\breg|breg~2307\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2307_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~488_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~424_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~424_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~488_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2307_combout\);

-- Location: LCFF_X53_Y37_N29
\breg|breg~456\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~456_regout\);

-- Location: LCCOMB_X53_Y37_N28
\breg|breg~2308\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2308_combout\ = (\breg|breg~2307_combout\ & ((\breg|breg~520_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|breg~2307_combout\ & (((\breg|breg~456_regout\ & \MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~520_regout\,
	datab => \breg|breg~2307_combout\,
	datac => \breg|breg~456_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2308_combout\);

-- Location: LCFF_X50_Y38_N19
\breg|breg~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~104_regout\);

-- Location: LCFF_X52_Y36_N21
\breg|breg~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~40_regout\);

-- Location: LCFF_X51_Y36_N15
\breg|breg~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~72_regout\);

-- Location: LCCOMB_X52_Y36_N20
\breg|breg~2304\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2304_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~72_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~40_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~40_regout\,
	datad => \breg|breg~72_regout\,
	combout => \breg|breg~2304_combout\);

-- Location: LCCOMB_X50_Y38_N18
\breg|breg~2305\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2305_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2304_combout\ & (\breg|breg~136_regout\)) # (!\breg|breg~2304_combout\ & ((\breg|breg~104_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~136_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~104_regout\,
	datad => \breg|breg~2304_combout\,
	combout => \breg|breg~2305_combout\);

-- Location: LCFF_X52_Y34_N5
\breg|breg~200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~200_regout\);

-- Location: LCFF_X52_Y39_N19
\breg|breg~168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~168_regout\);

-- Location: LCFF_X52_Y35_N13
\breg|breg~232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~232_regout\);

-- Location: LCCOMB_X52_Y39_N18
\breg|breg~2302\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2302_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~232_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~168_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~168_regout\,
	datad => \breg|breg~232_regout\,
	combout => \breg|breg~2302_combout\);

-- Location: LCCOMB_X52_Y34_N4
\breg|breg~2303\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2303_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2302_combout\ & (\breg|breg~264_regout\)) # (!\breg|breg~2302_combout\ & ((\breg|breg~200_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~264_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~200_regout\,
	datad => \breg|breg~2302_combout\,
	combout => \breg|breg~2303_combout\);

-- Location: LCCOMB_X50_Y38_N12
\breg|breg~2306\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2306_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19)) # (\breg|breg~2303_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~2305_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2305_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(19),
	datad => \breg|breg~2303_combout\,
	combout => \breg|breg~2306_combout\);

-- Location: LCCOMB_X50_Y38_N22
\breg|breg~2309\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2309_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2306_combout\ & ((\breg|breg~2308_combout\))) # (!\breg|breg~2306_combout\ & (\breg|breg~2301_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2301_combout\,
	datac => \breg|breg~2308_combout\,
	datad => \breg|breg~2306_combout\,
	combout => \breg|breg~2309_combout\);

-- Location: LCCOMB_X50_Y38_N0
\breg|regB[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[2]~27_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2299_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \breg|breg~2299_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|breg~2309_combout\,
	combout => \breg|regB[2]~27_combout\);

-- Location: LCFF_X50_Y33_N1
\breg|breg~842\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~842_regout\);

-- Location: LCFF_X48_Y37_N9
\breg|breg~970\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~970_regout\);

-- Location: LCFF_X49_Y33_N25
\breg|breg~586\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~586_regout\);

-- Location: LCFF_X53_Y33_N13
\breg|breg~714\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~714_regout\);

-- Location: LCCOMB_X49_Y33_N24
\breg|breg~2232\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2232_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~714_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~586_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~586_regout\,
	datad => \breg|breg~714_regout\,
	combout => \breg|breg~2232_combout\);

-- Location: LCCOMB_X48_Y37_N8
\breg|breg~2233\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2233_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2232_combout\ & ((\breg|breg~970_regout\))) # (!\breg|breg~2232_combout\ & (\breg|breg~842_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~842_regout\,
	datac => \breg|breg~970_regout\,
	datad => \breg|breg~2232_combout\,
	combout => \breg|breg~2233_combout\);

-- Location: LCFF_X51_Y35_N31
\breg|breg~938\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~938_regout\);

-- Location: LCFF_X48_Y37_N27
\breg|breg~682\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~682_regout\);

-- Location: LCFF_X51_Y31_N9
\breg|breg~554\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~554_regout\);

-- Location: LCCOMB_X51_Y31_N8
\breg|breg~2234\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2234_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~810_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~554_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~810_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~554_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2234_combout\);

-- Location: LCCOMB_X48_Y37_N26
\breg|breg~2235\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2235_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2234_combout\ & (\breg|breg~938_regout\)) # (!\breg|breg~2234_combout\ & ((\breg|breg~682_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~938_regout\,
	datac => \breg|breg~682_regout\,
	datad => \breg|breg~2234_combout\,
	combout => \breg|breg~2235_combout\);

-- Location: LCCOMB_X48_Y37_N10
\breg|breg~2236\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2236_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~2233_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2233_combout\,
	datad => \breg|breg~2235_combout\,
	combout => \breg|breg~2236_combout\);

-- Location: LCFF_X52_Y31_N5
\breg|breg~874\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~874_regout\);

-- Location: LCCOMB_X52_Y31_N4
\breg|breg~2230\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2230_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~874_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~618_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~618_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~874_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2230_combout\);

-- Location: LCFF_X51_Y35_N21
\breg|breg~1002\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1002_regout\);

-- Location: LCFF_X56_Y35_N29
\breg|breg~746\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~746_regout\);

-- Location: LCCOMB_X51_Y35_N20
\breg|breg~2231\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2231_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2230_combout\ & (\breg|breg~1002_regout\)) # (!\breg|breg~2230_combout\ & ((\breg|breg~746_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~2230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2230_combout\,
	datac => \breg|breg~1002_regout\,
	datad => \breg|breg~746_regout\,
	combout => \breg|breg~2231_combout\);

-- Location: LCFF_X54_Y31_N29
\breg|breg~906\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~906_regout\);

-- Location: LCFF_X54_Y31_N7
\breg|breg~1034\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1034_regout\);

-- Location: LCCOMB_X54_Y31_N6
\breg|breg~2238\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2238_combout\ = (\breg|breg~2237_combout\ & (((\breg|breg~1034_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\breg|breg~2237_combout\ & (\breg|breg~906_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2237_combout\,
	datab => \breg|breg~906_regout\,
	datac => \breg|breg~1034_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2238_combout\);

-- Location: LCCOMB_X47_Y38_N26
\breg|breg~2239\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2239_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2236_combout\ & ((\breg|breg~2238_combout\))) # (!\breg|breg~2236_combout\ & (\breg|breg~2231_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2236_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~2236_combout\,
	datac => \breg|breg~2231_combout\,
	datad => \breg|breg~2238_combout\,
	combout => \breg|breg~2239_combout\);

-- Location: LCFF_X54_Y35_N27
\breg|breg~394\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~394_regout\);

-- Location: LCFF_X53_Y36_N27
\breg|breg~362\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~362_regout\);

-- Location: LCCOMB_X53_Y36_N26
\breg|breg~2241\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2241_combout\ = (\breg|breg~2240_combout\ & ((\breg|breg~394_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2240_combout\ & (((\breg|breg~362_regout\ & \MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2240_combout\,
	datab => \breg|breg~394_regout\,
	datac => \breg|breg~362_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2241_combout\);

-- Location: LCFF_X52_Y34_N1
\breg|breg~202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~202_regout\);

-- Location: LCFF_X52_Y39_N1
\breg|breg~170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~170_regout\);

-- Location: LCCOMB_X52_Y39_N0
\breg|breg~2242\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2242_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~234_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~170_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~234_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~170_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2242_combout\);

-- Location: LCCOMB_X52_Y34_N0
\breg|breg~2243\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2243_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2242_combout\ & (\breg|breg~266_regout\)) # (!\breg|breg~2242_combout\ & ((\breg|breg~202_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~266_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~202_regout\,
	datad => \breg|breg~2242_combout\,
	combout => \breg|breg~2243_combout\);

-- Location: LCFF_X50_Y38_N17
\breg|breg~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[4]~4_combout\,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~106_regout\);

-- Location: LCFF_X52_Y36_N29
\breg|breg~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~42_regout\);

-- Location: LCFF_X49_Y35_N13
\breg|breg~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~74_regout\);

-- Location: LCCOMB_X52_Y36_N28
\breg|breg~2244\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2244_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~74_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~42_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~42_regout\,
	datad => \breg|breg~74_regout\,
	combout => \breg|breg~2244_combout\);

-- Location: LCCOMB_X49_Y35_N22
\breg|breg~2245\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2245_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2244_combout\ & (\breg|breg~138_regout\)) # (!\breg|breg~2244_combout\ & ((\breg|breg~106_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~138_regout\,
	datab => \breg|breg~106_regout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|breg~2244_combout\,
	combout => \breg|breg~2245_combout\);

-- Location: LCCOMB_X51_Y31_N24
\breg|breg~2246\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2246_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~2243_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2245_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2243_combout\,
	datad => \breg|breg~2245_combout\,
	combout => \breg|breg~2246_combout\);

-- Location: LCCOMB_X47_Y38_N12
\breg|breg~2249\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2249_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2246_combout\ & (\breg|breg~2248_combout\)) # (!\breg|breg~2246_combout\ & ((\breg|breg~2241_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2248_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2241_combout\,
	datad => \breg|breg~2246_combout\,
	combout => \breg|breg~2249_combout\);

-- Location: LCCOMB_X47_Y38_N30
\breg|regB[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[4]~24_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~2239_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (((!\breg|Equal1~0_combout\ & \breg|breg~2249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|breg~2239_combout\,
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~2249_combout\,
	combout => \breg|regB[4]~24_combout\);

-- Location: LCCOMB_X54_Y39_N12
\mux_MemReg|d_in_mux[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[6]~6_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(6))) # (!\controle|controles\(7) & ((\ula|Mux25~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(6),
	datac => \controle|controles\(7),
	datad => \ula|Mux25~combout\,
	combout => \mux_MemReg|d_in_mux[6]~6_combout\);

-- Location: LCFF_X51_Y30_N1
\breg|breg~940\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~940_regout\);

-- Location: LCFF_X47_Y38_N17
\breg|breg~684\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~684_regout\);

-- Location: LCFF_X47_Y38_N11
\breg|breg~556\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~556_regout\);

-- Location: LCCOMB_X47_Y38_N10
\breg|breg~2194\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2194_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~812_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~556_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~812_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~556_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2194_combout\);

-- Location: LCCOMB_X47_Y38_N16
\breg|breg~2195\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2195_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2194_combout\ & (\breg|breg~940_regout\)) # (!\breg|breg~2194_combout\ & ((\breg|breg~684_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~940_regout\,
	datac => \breg|breg~684_regout\,
	datad => \breg|breg~2194_combout\,
	combout => \breg|breg~2195_combout\);

-- Location: LCFF_X50_Y33_N31
\breg|breg~844\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~844_regout\);

-- Location: LCFF_X49_Y33_N5
\breg|breg~588\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~588_regout\);

-- Location: LCFF_X53_Y33_N31
\breg|breg~716\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~716_regout\);

-- Location: LCCOMB_X49_Y33_N4
\breg|breg~2192\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2192_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~716_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~588_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~588_regout\,
	datad => \breg|breg~716_regout\,
	combout => \breg|breg~2192_combout\);

-- Location: LCCOMB_X50_Y33_N30
\breg|breg~2193\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2193_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2192_combout\ & (\breg|breg~972_regout\)) # (!\breg|breg~2192_combout\ & ((\breg|breg~844_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~972_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~844_regout\,
	datad => \breg|breg~2192_combout\,
	combout => \breg|breg~2193_combout\);

-- Location: LCCOMB_X47_Y38_N14
\breg|breg~2196\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2196_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~2193_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2195_combout\,
	datad => \breg|breg~2193_combout\,
	combout => \breg|breg~2196_combout\);

-- Location: LCFF_X52_Y29_N5
\breg|breg~1004\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1004_regout\);

-- Location: LCFF_X53_Y32_N17
\breg|breg~876\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~876_regout\);

-- Location: LCFF_X52_Y29_N3
\breg|breg~620\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~620_regout\);

-- Location: LCCOMB_X53_Y32_N16
\breg|breg~2190\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2190_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~876_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~620_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~876_regout\,
	datad => \breg|breg~620_regout\,
	combout => \breg|breg~2190_combout\);

-- Location: LCCOMB_X52_Y29_N4
\breg|breg~2191\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2191_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2190_combout\ & ((\breg|breg~1004_regout\))) # (!\breg|breg~2190_combout\ & (\breg|breg~748_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~748_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1004_regout\,
	datad => \breg|breg~2190_combout\,
	combout => \breg|breg~2191_combout\);

-- Location: LCFF_X50_Y31_N23
\breg|breg~1036\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1036_regout\);

-- Location: LCFF_X53_Y33_N17
\breg|breg~780\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~780_regout\);

-- Location: LCFF_X49_Y30_N1
\breg|breg~652\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~652_regout\);

-- Location: LCCOMB_X53_Y33_N16
\breg|breg~2197\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2197_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~780_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~652_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~780_regout\,
	datad => \breg|breg~652_regout\,
	combout => \breg|breg~2197_combout\);

-- Location: LCCOMB_X50_Y31_N22
\breg|breg~2198\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2198_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2197_combout\ & ((\breg|breg~1036_regout\))) # (!\breg|breg~2197_combout\ & (\breg|breg~908_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~908_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1036_regout\,
	datad => \breg|breg~2197_combout\,
	combout => \breg|breg~2198_combout\);

-- Location: LCCOMB_X47_Y38_N8
\breg|breg~2199\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2199_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2196_combout\ & ((\breg|breg~2198_combout\))) # (!\breg|breg~2196_combout\ & (\breg|breg~2191_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~2196_combout\,
	datac => \breg|breg~2191_combout\,
	datad => \breg|breg~2198_combout\,
	combout => \breg|breg~2199_combout\);

-- Location: LCFF_X52_Y36_N17
\breg|breg~332\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~332_regout\);

-- Location: LCCOMB_X52_Y36_N16
\breg|breg~2200\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2200_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~332_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~300_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~300_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~332_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2200_combout\);

-- Location: LCFF_X53_Y36_N11
\breg|breg~364\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~364_regout\);

-- Location: LCCOMB_X53_Y36_N10
\breg|breg~2201\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2201_combout\ = (\breg|breg~2200_combout\ & ((\breg|breg~396_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2200_combout\ & (((\breg|breg~364_regout\ & \MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~396_regout\,
	datab => \breg|breg~2200_combout\,
	datac => \breg|breg~364_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2201_combout\);

-- Location: LCFF_X56_Y38_N29
\breg|breg~460\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~460_regout\);

-- Location: LCFF_X52_Y38_N29
\breg|breg~524\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~524_regout\);

-- Location: LCFF_X54_Y37_N9
\breg|breg~492\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~492_regout\);

-- Location: LCCOMB_X51_Y39_N12
\breg|breg~2207\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2207_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16)) # (\breg|breg~492_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~428_regout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~428_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~492_regout\,
	combout => \breg|breg~2207_combout\);

-- Location: LCCOMB_X52_Y38_N28
\breg|breg~2208\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2208_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2207_combout\ & ((\breg|breg~524_regout\))) # (!\breg|breg~2207_combout\ & (\breg|breg~460_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~460_regout\,
	datac => \breg|breg~524_regout\,
	datad => \breg|breg~2207_combout\,
	combout => \breg|breg~2208_combout\);

-- Location: LCFF_X51_Y39_N9
\breg|breg~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~44_regout\);

-- Location: LCFF_X53_Y38_N17
\breg|breg~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~76_regout\);

-- Location: LCCOMB_X51_Y39_N8
\breg|breg~2204\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2204_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~76_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~44_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~44_regout\,
	datad => \breg|breg~76_regout\,
	combout => \breg|breg~2204_combout\);

-- Location: LCFF_X51_Y39_N27
\breg|breg~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~140_regout\);

-- Location: LCFF_X53_Y38_N31
\breg|breg~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~108_regout\);

-- Location: LCCOMB_X51_Y39_N26
\breg|breg~2205\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2205_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2204_combout\ & (\breg|breg~140_regout\)) # (!\breg|breg~2204_combout\ & ((\breg|breg~108_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~2204_combout\,
	datac => \breg|breg~140_regout\,
	datad => \breg|breg~108_regout\,
	combout => \breg|breg~2205_combout\);

-- Location: LCFF_X52_Y39_N7
\breg|breg~204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~204_regout\);

-- Location: LCFF_X54_Y39_N27
\breg|breg~268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~268_regout\);

-- Location: LCFF_X52_Y39_N17
\breg|breg~172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~172_regout\);

-- Location: LCFF_X53_Y32_N3
\breg|breg~236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~236_regout\);

-- Location: LCCOMB_X52_Y39_N16
\breg|breg~2202\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2202_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~236_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~172_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~172_regout\,
	datad => \breg|breg~236_regout\,
	combout => \breg|breg~2202_combout\);

-- Location: LCCOMB_X54_Y39_N26
\breg|breg~2203\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2203_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2202_combout\ & ((\breg|breg~268_regout\))) # (!\breg|breg~2202_combout\ & (\breg|breg~204_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~204_regout\,
	datac => \breg|breg~268_regout\,
	datad => \breg|breg~2202_combout\,
	combout => \breg|breg~2203_combout\);

-- Location: LCCOMB_X47_Y38_N2
\breg|breg~2206\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2206_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~2203_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~2205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2205_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|breg~2203_combout\,
	combout => \breg|breg~2206_combout\);

-- Location: LCCOMB_X47_Y38_N28
\breg|breg~2209\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2209_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2206_combout\ & ((\breg|breg~2208_combout\))) # (!\breg|breg~2206_combout\ & (\breg|breg~2201_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2201_combout\,
	datac => \breg|breg~2208_combout\,
	datad => \breg|breg~2206_combout\,
	combout => \breg|breg~2209_combout\);

-- Location: LCCOMB_X47_Y38_N22
\breg|regB[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[6]~22_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2199_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~2199_combout\,
	datad => \breg|breg~2209_combout\,
	combout => \breg|regB[6]~22_combout\);

-- Location: LCFF_X48_Y36_N25
\breg|breg~975\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~975_regout\);

-- Location: LCFF_X48_Y33_N15
\breg|breg~847\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~847_regout\);

-- Location: LCCOMB_X49_Y33_N30
\breg|breg~2330\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2330_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~847_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~591_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~847_regout\,
	datac => \breg|breg~591_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2330_combout\);

-- Location: LCCOMB_X48_Y36_N24
\breg|breg~2331\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2331_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2330_combout\ & ((\breg|breg~975_regout\))) # (!\breg|breg~2330_combout\ & (\breg|breg~719_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~719_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~975_regout\,
	datad => \breg|breg~2330_combout\,
	combout => \breg|breg~2331_combout\);

-- Location: LCFF_X61_Y31_N11
\breg|breg~1039\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1039_regout\);

-- Location: LCFF_X60_Y31_N15
\breg|breg~783\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~783_regout\);

-- Location: LCFF_X60_Y31_N17
\breg|breg~655\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~655_regout\);

-- Location: LCFF_X61_Y31_N25
\breg|breg~911\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~911_regout\);

-- Location: LCCOMB_X60_Y31_N16
\breg|breg~2337\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2337_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~911_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~655_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~655_regout\,
	datad => \breg|breg~911_regout\,
	combout => \breg|breg~2337_combout\);

-- Location: LCCOMB_X60_Y31_N14
\breg|breg~2338\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2338_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2337_combout\ & (\breg|breg~1039_regout\)) # (!\breg|breg~2337_combout\ & ((\breg|breg~783_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1039_regout\,
	datac => \breg|breg~783_regout\,
	datad => \breg|breg~2337_combout\,
	combout => \breg|breg~2338_combout\);

-- Location: LCFF_X56_Y35_N3
\breg|breg~623\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~623_regout\);

-- Location: LCCOMB_X56_Y35_N2
\breg|breg~2332\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2332_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~751_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~623_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~751_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~623_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2332_combout\);

-- Location: LCFF_X56_Y39_N31
\breg|breg~1007\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1007_regout\);

-- Location: LCCOMB_X56_Y39_N30
\breg|breg~2333\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2333_combout\ = (\breg|breg~2332_combout\ & (((\breg|breg~1007_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\breg|breg~2332_combout\ & (\breg|breg~879_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~879_regout\,
	datab => \breg|breg~2332_combout\,
	datac => \breg|breg~1007_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2333_combout\);

-- Location: LCFF_X52_Y33_N5
\breg|breg~943\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[9]~9_combout\,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~943_regout\);

-- Location: LCFF_X52_Y33_N27
\breg|breg~815\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~815_regout\);

-- Location: LCFF_X51_Y37_N23
\breg|breg~559\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~559_regout\);

-- Location: LCFF_X51_Y37_N29
\breg|breg~687\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~687_regout\);

-- Location: LCCOMB_X51_Y37_N22
\breg|breg~2334\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2334_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~687_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~559_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~559_regout\,
	datad => \breg|breg~687_regout\,
	combout => \breg|breg~2334_combout\);

-- Location: LCCOMB_X52_Y33_N26
\breg|breg~2335\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2335_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2334_combout\ & (\breg|breg~943_regout\)) # (!\breg|breg~2334_combout\ & ((\breg|breg~815_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~943_regout\,
	datac => \breg|breg~815_regout\,
	datad => \breg|breg~2334_combout\,
	combout => \breg|breg~2335_combout\);

-- Location: LCCOMB_X52_Y36_N18
\breg|breg~2336\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2336_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2333_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2335_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2333_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|breg~2335_combout\,
	combout => \breg|breg~2336_combout\);

-- Location: LCCOMB_X52_Y36_N4
\breg|breg~2339\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2339_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2336_combout\ & ((\breg|breg~2338_combout\))) # (!\breg|breg~2336_combout\ & (\breg|breg~2331_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2331_combout\,
	datac => \breg|breg~2338_combout\,
	datad => \breg|breg~2336_combout\,
	combout => \breg|breg~2339_combout\);

-- Location: LCFF_X54_Y37_N29
\breg|breg~495\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~495_regout\);

-- Location: LCFF_X56_Y37_N29
\breg|breg~527\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~527_regout\);

-- Location: LCFF_X56_Y37_N27
\breg|breg~431\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~431_regout\);

-- Location: LCFF_X54_Y38_N3
\breg|breg~463\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~463_regout\);

-- Location: LCCOMB_X56_Y37_N26
\breg|breg~2347\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2347_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~463_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~431_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~431_regout\,
	datad => \breg|breg~463_regout\,
	combout => \breg|breg~2347_combout\);

-- Location: LCCOMB_X56_Y37_N28
\breg|breg~2348\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2348_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2347_combout\ & ((\breg|breg~527_regout\))) # (!\breg|breg~2347_combout\ & (\breg|breg~495_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~495_regout\,
	datac => \breg|breg~527_regout\,
	datad => \breg|breg~2347_combout\,
	combout => \breg|breg~2348_combout\);

-- Location: LCFF_X49_Y38_N25
\breg|breg~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~79_regout\);

-- Location: LCFF_X49_Y38_N19
\breg|breg~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~47_regout\);

-- Location: LCFF_X53_Y38_N25
\breg|breg~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~111_regout\);

-- Location: LCCOMB_X49_Y38_N18
\breg|breg~2344\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2344_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~111_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~47_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~47_regout\,
	datad => \breg|breg~111_regout\,
	combout => \breg|breg~2344_combout\);

-- Location: LCCOMB_X49_Y38_N24
\breg|breg~2345\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2345_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2344_combout\ & (\breg|breg~143_regout\)) # (!\breg|breg~2344_combout\ & ((\breg|breg~79_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~143_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~79_regout\,
	datad => \breg|breg~2344_combout\,
	combout => \breg|breg~2345_combout\);

-- Location: LCFF_X54_Y36_N23
\breg|breg~335\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~335_regout\);

-- Location: LCFF_X53_Y36_N13
\breg|breg~399\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~399_regout\);

-- Location: LCFF_X54_Y36_N9
\breg|breg~303\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~303_regout\);

-- Location: LCFF_X53_Y36_N19
\breg|breg~367\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~367_regout\);

-- Location: LCCOMB_X54_Y36_N8
\breg|breg~2342\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2342_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~367_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~303_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~303_regout\,
	datad => \breg|breg~367_regout\,
	combout => \breg|breg~2342_combout\);

-- Location: LCCOMB_X53_Y36_N12
\breg|breg~2343\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2343_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2342_combout\ & ((\breg|breg~399_regout\))) # (!\breg|breg~2342_combout\ & (\breg|breg~335_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~335_regout\,
	datac => \breg|breg~399_regout\,
	datad => \breg|breg~2342_combout\,
	combout => \breg|breg~2343_combout\);

-- Location: LCCOMB_X49_Y38_N2
\breg|breg~2346\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2346_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~2343_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2345_combout\,
	datad => \breg|breg~2343_combout\,
	combout => \breg|breg~2346_combout\);

-- Location: LCFF_X51_Y32_N29
\breg|breg~271\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~271_regout\);

-- Location: LCFF_X57_Y39_N1
\breg|breg~239\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~239_regout\);

-- Location: LCFF_X52_Y39_N25
\breg|breg~175\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~175_regout\);

-- Location: LCFF_X52_Y28_N25
\breg|breg~207\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~207_regout\);

-- Location: LCCOMB_X52_Y39_N24
\breg|breg~2340\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2340_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~207_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~175_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~175_regout\,
	datad => \breg|breg~207_regout\,
	combout => \breg|breg~2340_combout\);

-- Location: LCCOMB_X57_Y39_N0
\breg|breg~2341\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2341_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2340_combout\ & (\breg|breg~271_regout\)) # (!\breg|breg~2340_combout\ & ((\breg|breg~239_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~271_regout\,
	datac => \breg|breg~239_regout\,
	datad => \breg|breg~2340_combout\,
	combout => \breg|breg~2341_combout\);

-- Location: LCCOMB_X52_Y36_N22
\breg|breg~2349\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2349_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2346_combout\ & (\breg|breg~2348_combout\)) # (!\breg|breg~2346_combout\ & ((\breg|breg~2341_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2348_combout\,
	datac => \breg|breg~2346_combout\,
	datad => \breg|breg~2341_combout\,
	combout => \breg|breg~2349_combout\);

-- Location: LCCOMB_X52_Y36_N0
\breg|regB[9]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[9]~29_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2339_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~2339_combout\,
	datad => \breg|breg~2349_combout\,
	combout => \breg|regB[9]~29_combout\);

-- Location: LCCOMB_X48_Y37_N22
\mux_ALUSrc|WriteR[11]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[11]~29_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(11))) # (!\controle|ULAsrc\(1) & ((\breg|regB[11]~28_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(11),
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[11]~28_combout\,
	combout => \mux_ALUSrc|WriteR[11]~29_combout\);

-- Location: LCCOMB_X48_Y37_N18
\mux_ALUSrc|WriteR[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(11) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[11]~29_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(11),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[11]~29_combout\,
	combout => \mux_ALUSrc|WriteR\(11));

-- Location: LCFF_X54_Y36_N7
\breg|breg~337\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~337_regout\);

-- Location: LCFF_X56_Y36_N31
\breg|breg~401\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~401_regout\);

-- Location: LCCOMB_X54_Y36_N6
\breg|breg~1555\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1555_combout\ = (\breg|breg~1554_combout\ & (((\breg|breg~401_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1554_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~337_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1554_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~337_regout\,
	datad => \breg|breg~401_regout\,
	combout => \breg|breg~1555_combout\);

-- Location: LCFF_X45_Y37_N7
\breg|breg~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~145_regout\);

-- Location: LCFF_X53_Y38_N5
\breg|breg~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~113_regout\);

-- Location: LCFF_X52_Y36_N31
\breg|breg~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~49_regout\);

-- Location: LCCOMB_X53_Y38_N4
\breg|breg~1556\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1556_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~113_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~49_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~113_regout\,
	datad => \breg|breg~49_regout\,
	combout => \breg|breg~1556_combout\);

-- Location: LCCOMB_X45_Y37_N6
\breg|breg~1557\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1557_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1556_combout\ & ((\breg|breg~145_regout\))) # (!\breg|breg~1556_combout\ & (\breg|breg~81_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~81_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~145_regout\,
	datad => \breg|breg~1556_combout\,
	combout => \breg|breg~1557_combout\);

-- Location: LCCOMB_X51_Y37_N14
\breg|breg~1558\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1558_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~1555_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1555_combout\,
	datad => \breg|breg~1557_combout\,
	combout => \breg|breg~1558_combout\);

-- Location: LCFF_X52_Y38_N23
\breg|breg~529\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~529_regout\);

-- Location: LCFF_X57_Y39_N7
\breg|breg~497\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~497_regout\);

-- Location: LCFF_X54_Y38_N25
\breg|breg~465\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~465_regout\);

-- Location: LCFF_X56_Y38_N25
\breg|breg~433\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~433_regout\);

-- Location: LCCOMB_X54_Y38_N24
\breg|breg~1559\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1559_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~465_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~433_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~465_regout\,
	datad => \breg|breg~433_regout\,
	combout => \breg|breg~1559_combout\);

-- Location: LCCOMB_X57_Y39_N6
\breg|breg~1560\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1560_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1559_combout\ & (\breg|breg~529_regout\)) # (!\breg|breg~1559_combout\ & ((\breg|breg~497_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~529_regout\,
	datac => \breg|breg~497_regout\,
	datad => \breg|breg~1559_combout\,
	combout => \breg|breg~1560_combout\);

-- Location: LCCOMB_X51_Y37_N0
\breg|breg~1561\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1561_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1558_combout\ & ((\breg|breg~1560_combout\))) # (!\breg|breg~1558_combout\ & (\breg|breg~1553_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1553_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1558_combout\,
	datad => \breg|breg~1560_combout\,
	combout => \breg|breg~1561_combout\);

-- Location: LCCOMB_X51_Y37_N10
\MuxShamt|MuxShamtExit[11]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[11]~26_combout\ = (\breg|breg~1551_combout\ & ((\MuxShamt|MuxShamtExit[30]~5_combout\) # ((\breg|breg~1561_combout\ & \MuxShamt|MuxShamtExit[30]~6_combout\)))) # (!\breg|breg~1551_combout\ & (\breg|breg~1561_combout\ & 
-- ((\MuxShamt|MuxShamtExit[30]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1551_combout\,
	datab => \breg|breg~1561_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~6_combout\,
	combout => \MuxShamt|MuxShamtExit[11]~26_combout\);

-- Location: LCCOMB_X44_Y37_N8
\ula|a32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~19_combout\ = (\mux_ALUSrc|WriteR\(11)) # (\MuxShamt|MuxShamtExit[11]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(11),
	datad => \MuxShamt|MuxShamtExit[11]~26_combout\,
	combout => \ula|a32~19_combout\);

-- Location: LCCOMB_X51_Y36_N12
\breg|breg~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1132_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~328_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~296_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~296_regout\,
	datad => \breg|breg~328_regout\,
	combout => \breg|breg~1132_combout\);

-- Location: LCCOMB_X54_Y35_N30
\breg|breg~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1133_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1132_combout\ & ((\breg|breg~392_regout\))) # (!\breg|breg~1132_combout\ & (\breg|breg~360_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~360_regout\,
	datac => \breg|breg~392_regout\,
	datad => \breg|breg~1132_combout\,
	combout => \breg|breg~1133_combout\);

-- Location: LCFF_X52_Y35_N7
\breg|breg~264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~264_regout\);

-- Location: LCCOMB_X52_Y35_N12
\breg|breg~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1134_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~232_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~168_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~232_regout\,
	datad => \breg|breg~168_regout\,
	combout => \breg|breg~1134_combout\);

-- Location: LCCOMB_X52_Y35_N6
\breg|breg~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1135_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1134_combout\ & ((\breg|breg~264_regout\))) # (!\breg|breg~1134_combout\ & (\breg|breg~200_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~200_regout\,
	datac => \breg|breg~264_regout\,
	datad => \breg|breg~1134_combout\,
	combout => \breg|breg~1135_combout\);

-- Location: LCFF_X53_Y34_N31
\breg|breg~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~136_regout\);

-- Location: LCCOMB_X51_Y36_N14
\breg|breg~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1136_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~72_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~40_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~40_regout\,
	datac => \breg|breg~72_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1136_combout\);

-- Location: LCCOMB_X53_Y34_N30
\breg|breg~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1137_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1136_combout\ & ((\breg|breg~136_regout\))) # (!\breg|breg~1136_combout\ & (\breg|breg~104_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~104_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~136_regout\,
	datad => \breg|breg~1136_combout\,
	combout => \breg|breg~1137_combout\);

-- Location: LCCOMB_X53_Y34_N16
\breg|breg~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1138_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~1135_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1135_combout\,
	datad => \breg|breg~1137_combout\,
	combout => \breg|breg~1138_combout\);

-- Location: LCCOMB_X53_Y34_N10
\breg|breg~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1141_combout\ = (\breg|breg~1138_combout\ & ((\breg|breg~1140_combout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1138_combout\ & (((\breg|breg~1133_combout\ & \MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1140_combout\,
	datab => \breg|breg~1133_combout\,
	datac => \breg|breg~1138_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1141_combout\);

-- Location: LCFF_X51_Y35_N1
\breg|breg~1000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1000_regout\);

-- Location: LCFF_X56_Y35_N19
\breg|breg~616\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~616_regout\);

-- Location: LCCOMB_X56_Y35_N18
\breg|breg~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1122_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~872_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~616_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~872_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~616_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1122_combout\);

-- Location: LCCOMB_X51_Y35_N0
\breg|breg~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1123_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1122_combout\ & ((\breg|breg~1000_regout\))) # (!\breg|breg~1122_combout\ & (\breg|breg~744_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~744_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1000_regout\,
	datad => \breg|breg~1122_combout\,
	combout => \breg|breg~1123_combout\);

-- Location: LCFF_X51_Y37_N9
\breg|breg~680\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~680_regout\);

-- Location: LCFF_X51_Y35_N11
\breg|breg~936\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~936_regout\);

-- Location: LCFF_X52_Y33_N1
\breg|breg~808\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~808_regout\);

-- Location: LCFF_X51_Y37_N19
\breg|breg~552\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[2]~2_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~552_regout\);

-- Location: LCCOMB_X52_Y33_N0
\breg|breg~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1126_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~808_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~552_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~808_regout\,
	datad => \breg|breg~552_regout\,
	combout => \breg|breg~1126_combout\);

-- Location: LCCOMB_X51_Y35_N10
\breg|breg~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1127_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1126_combout\ & ((\breg|breg~936_regout\))) # (!\breg|breg~1126_combout\ & (\breg|breg~680_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~680_regout\,
	datac => \breg|breg~936_regout\,
	datad => \breg|breg~1126_combout\,
	combout => \breg|breg~1127_combout\);

-- Location: LCCOMB_X51_Y36_N24
\breg|breg~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1128_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1125_combout\) # ((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~1127_combout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1125_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1127_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1128_combout\);

-- Location: LCCOMB_X54_Y31_N22
\breg|breg~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1130_combout\ = (\breg|breg~1129_combout\ & (((\breg|breg~1032_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1129_combout\ & (\breg|breg~904_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1129_combout\,
	datab => \breg|breg~904_regout\,
	datac => \breg|breg~1032_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1130_combout\);

-- Location: LCCOMB_X51_Y36_N10
\breg|breg~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1131_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1128_combout\ & ((\breg|breg~1130_combout\))) # (!\breg|breg~1128_combout\ & (\breg|breg~1123_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1123_combout\,
	datac => \breg|breg~1128_combout\,
	datad => \breg|breg~1130_combout\,
	combout => \breg|breg~1131_combout\);

-- Location: LCCOMB_X51_Y36_N0
\breg|regA[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[2]~3_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1131_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(25),
	datab => \breg|Equal0~0_combout\,
	datac => \breg|breg~1141_combout\,
	datad => \breg|breg~1131_combout\,
	combout => \breg|regA[2]~3_combout\);

-- Location: LCFF_X54_Y36_N1
\breg|breg~329\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~329_regout\);

-- Location: LCFF_X54_Y35_N1
\breg|breg~393\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~393_regout\);

-- Location: LCFF_X53_Y36_N17
\breg|breg~361\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~361_regout\);

-- Location: LCFF_X54_Y36_N3
\breg|breg~297\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~297_regout\);

-- Location: LCCOMB_X53_Y36_N16
\breg|breg~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1154_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~361_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~297_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~361_regout\,
	datad => \breg|breg~297_regout\,
	combout => \breg|breg~1154_combout\);

-- Location: LCCOMB_X54_Y35_N0
\breg|breg~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1155_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1154_combout\ & ((\breg|breg~393_regout\))) # (!\breg|breg~1154_combout\ & (\breg|breg~329_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~329_regout\,
	datac => \breg|breg~393_regout\,
	datad => \breg|breg~1154_combout\,
	combout => \breg|breg~1155_combout\);

-- Location: LCCOMB_X45_Y37_N4
\breg|breg~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1158_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~1155_combout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1157_combout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1157_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1155_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1158_combout\);

-- Location: LCFF_X52_Y37_N19
\breg|breg~489\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~489_regout\);

-- Location: LCFF_X53_Y37_N19
\breg|breg~425\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~425_regout\);

-- Location: LCCOMB_X53_Y37_N18
\breg|breg~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1159_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~457_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~425_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~457_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~425_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1159_combout\);

-- Location: LCCOMB_X52_Y37_N12
\breg|breg~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1160_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1159_combout\ & ((\breg|breg~521_regout\))) # (!\breg|breg~1159_combout\ & (\breg|breg~489_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~489_regout\,
	datac => \breg|breg~521_regout\,
	datad => \breg|breg~1159_combout\,
	combout => \breg|breg~1160_combout\);

-- Location: LCFF_X52_Y35_N3
\breg|breg~265\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~265_regout\);

-- Location: LCFF_X53_Y35_N9
\breg|breg~201\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~201_regout\);

-- Location: LCFF_X53_Y35_N3
\breg|breg~169\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~169_regout\);

-- Location: LCCOMB_X53_Y35_N2
\breg|breg~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1152_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~201_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~169_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~201_regout\,
	datac => \breg|breg~169_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1152_combout\);

-- Location: LCCOMB_X52_Y35_N2
\breg|breg~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1153_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1152_combout\ & ((\breg|breg~265_regout\))) # (!\breg|breg~1152_combout\ & (\breg|breg~233_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~233_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~265_regout\,
	datad => \breg|breg~1152_combout\,
	combout => \breg|breg~1153_combout\);

-- Location: LCCOMB_X45_Y37_N14
\breg|breg~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1161_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1158_combout\ & (\breg|breg~1160_combout\)) # (!\breg|breg~1158_combout\ & ((\breg|breg~1153_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1158_combout\,
	datac => \breg|breg~1160_combout\,
	datad => \breg|breg~1153_combout\,
	combout => \breg|breg~1161_combout\);

-- Location: LCFF_X53_Y33_N3
\breg|breg~777\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~777_regout\);

-- Location: LCFF_X54_Y31_N25
\breg|breg~905\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~905_regout\);

-- Location: LCFF_X53_Y31_N21
\breg|breg~649\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~649_regout\);

-- Location: LCCOMB_X53_Y31_N20
\breg|breg~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1149_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~905_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~649_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~905_regout\,
	datac => \breg|breg~649_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1149_combout\);

-- Location: LCCOMB_X53_Y33_N2
\breg|breg~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1150_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1149_combout\ & (\breg|breg~1033_regout\)) # (!\breg|breg~1149_combout\ & ((\breg|breg~777_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1033_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~777_regout\,
	datad => \breg|breg~1149_combout\,
	combout => \breg|breg~1150_combout\);

-- Location: LCFF_X54_Y33_N11
\breg|breg~969\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~969_regout\);

-- Location: LCFF_X53_Y33_N9
\breg|breg~713\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~713_regout\);

-- Location: LCCOMB_X54_Y33_N10
\breg|breg~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1143_combout\ = (\breg|breg~1142_combout\ & (((\breg|breg~969_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1142_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~713_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1142_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~969_regout\,
	datad => \breg|breg~713_regout\,
	combout => \breg|breg~1143_combout\);

-- Location: LCFF_X51_Y35_N23
\breg|breg~937\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~937_regout\);

-- Location: LCFF_X51_Y31_N5
\breg|breg~809\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~809_regout\);

-- Location: LCFF_X53_Y31_N27
\breg|breg~681\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~681_regout\);

-- Location: LCFF_X51_Y31_N15
\breg|breg~553\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~553_regout\);

-- Location: LCCOMB_X53_Y31_N26
\breg|breg~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1146_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~681_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~553_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~681_regout\,
	datad => \breg|breg~553_regout\,
	combout => \breg|breg~1146_combout\);

-- Location: LCCOMB_X51_Y31_N4
\breg|breg~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1147_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1146_combout\ & (\breg|breg~937_regout\)) # (!\breg|breg~1146_combout\ & ((\breg|breg~809_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~937_regout\,
	datac => \breg|breg~809_regout\,
	datad => \breg|breg~1146_combout\,
	combout => \breg|breg~1147_combout\);

-- Location: LCFF_X51_Y35_N13
\breg|breg~1001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1001_regout\);

-- Location: LCFF_X53_Y32_N11
\breg|breg~873\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~873_regout\);

-- Location: LCFF_X56_Y35_N31
\breg|breg~617\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~617_regout\);

-- Location: LCFF_X56_Y35_N21
\breg|breg~745\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~745_regout\);

-- Location: LCCOMB_X56_Y35_N20
\breg|breg~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1144_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~745_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~617_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~617_regout\,
	datac => \breg|breg~745_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1144_combout\);

-- Location: LCCOMB_X53_Y32_N10
\breg|breg~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1145_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1144_combout\ & (\breg|breg~1001_regout\)) # (!\breg|breg~1144_combout\ & ((\breg|breg~873_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1001_regout\,
	datac => \breg|breg~873_regout\,
	datad => \breg|breg~1144_combout\,
	combout => \breg|breg~1145_combout\);

-- Location: LCCOMB_X51_Y31_N0
\breg|breg~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1148_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~1145_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1147_combout\,
	datad => \breg|breg~1145_combout\,
	combout => \breg|breg~1148_combout\);

-- Location: LCCOMB_X51_Y31_N26
\breg|breg~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1151_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1148_combout\ & (\breg|breg~1150_combout\)) # (!\breg|breg~1148_combout\ & ((\breg|breg~1143_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1150_combout\,
	datac => \breg|breg~1143_combout\,
	datad => \breg|breg~1148_combout\,
	combout => \breg|breg~1151_combout\);

-- Location: LCCOMB_X45_Y37_N0
\breg|regA[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[3]~4_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1151_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|breg~1161_combout\,
	datad => \breg|breg~1151_combout\,
	combout => \breg|regA[3]~4_combout\);

-- Location: LCCOMB_X45_Y37_N10
\MuxShamt|MuxShamtExit[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[3]~4_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(9))) # (!\controle|controles\(11) & ((\breg|regA[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(11),
	datac => \MI|altsyncram_component|auto_generated|q_a\(9),
	datad => \breg|regA[3]~4_combout\,
	combout => \MuxShamt|MuxShamtExit[3]~4_combout\);

-- Location: LCCOMB_X51_Y36_N20
\ula|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~78_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\controle|controles\(11) & (!\MI|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|controles\(11) & ((!\breg|regA[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(8),
	datab => \breg|regA[2]~3_combout\,
	datac => \controle|controles\(11),
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|ShiftRight0~78_combout\);

-- Location: LCCOMB_X42_Y31_N6
\controle|ctrula[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[2]~9_combout\ = (\controle|ctrula[0]~8_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(5) & ((\MI|altsyncram_component|auto_generated|q_a\(2)) # (!\MI|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~8_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(2),
	datad => \MI|altsyncram_component|auto_generated|q_a\(5),
	combout => \controle|ctrula[2]~9_combout\);

-- Location: LCCOMB_X42_Y31_N14
\controle|ctrula[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[2]~14_combout\ = (!\controle|controles\(1) & (\controle|controles\(2) & ((\controle|ctrula[2]~7_combout\) # (!\controle|ctrula[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(1),
	datab => \controle|ctrula[2]~7_combout\,
	datac => \controle|controles\(2),
	datad => \controle|ctrula[2]~9_combout\,
	combout => \controle|ctrula[2]~14_combout\);

-- Location: LCCOMB_X45_Y36_N4
\ula|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~0_combout\ = ((\controle|ctrula[3]~15_combout\ & \controle|ctrula[0]~11_combout\)) # (!\controle|ctrula[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datac => \controle|ctrula[2]~14_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux8~0_combout\);

-- Location: LCFF_X53_Y39_N13
\breg|breg~281\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~281_regout\);

-- Location: LCFF_X52_Y32_N21
\breg|breg~217\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~217_regout\);

-- Location: LCFF_X53_Y30_N21
\breg|breg~185\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~185_regout\);

-- Location: LCCOMB_X52_Y32_N20
\breg|breg~1392\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1392_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~217_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~185_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~217_regout\,
	datad => \breg|breg~185_regout\,
	combout => \breg|breg~1392_combout\);

-- Location: LCCOMB_X53_Y39_N12
\breg|breg~1393\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1393_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1392_combout\ & ((\breg|breg~281_regout\))) # (!\breg|breg~1392_combout\ & (\breg|breg~249_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~249_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~281_regout\,
	datad => \breg|breg~1392_combout\,
	combout => \breg|breg~1393_combout\);

-- Location: LCFF_X52_Y38_N27
\breg|breg~505\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~505_regout\);

-- Location: LCFF_X54_Y38_N13
\breg|breg~473\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~473_regout\);

-- Location: LCCOMB_X54_Y38_N12
\breg|breg~1399\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1399_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~473_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~441_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~441_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~473_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1399_combout\);

-- Location: LCCOMB_X52_Y38_N26
\breg|breg~1400\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1400_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1399_combout\ & (\breg|breg~537_regout\)) # (!\breg|breg~1399_combout\ & ((\breg|breg~505_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~537_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~505_regout\,
	datad => \breg|breg~1399_combout\,
	combout => \breg|breg~1400_combout\);

-- Location: LCFF_X57_Y37_N21
\breg|breg~409\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~409_regout\);

-- Location: LCFF_X59_Y35_N23
\breg|breg~345\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~345_regout\);

-- Location: LCCOMB_X57_Y37_N20
\breg|breg~1395\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1395_combout\ = (\breg|breg~1394_combout\ & (((\breg|breg~409_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1394_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~345_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1394_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~409_regout\,
	datad => \breg|breg~345_regout\,
	combout => \breg|breg~1395_combout\);

-- Location: LCFF_X54_Y38_N27
\breg|breg~153\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~153_regout\);

-- Location: LCFF_X58_Y32_N13
\breg|breg~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~121_regout\);

-- Location: LCFF_X58_Y34_N27
\breg|breg~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~57_regout\);

-- Location: LCCOMB_X58_Y32_N12
\breg|breg~1396\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1396_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~121_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~57_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~121_regout\,
	datad => \breg|breg~57_regout\,
	combout => \breg|breg~1396_combout\);

-- Location: LCCOMB_X54_Y38_N26
\breg|breg~1397\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1397_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1396_combout\ & ((\breg|breg~153_regout\))) # (!\breg|breg~1396_combout\ & (\breg|breg~89_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~89_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~153_regout\,
	datad => \breg|breg~1396_combout\,
	combout => \breg|breg~1397_combout\);

-- Location: LCCOMB_X57_Y37_N30
\breg|breg~1398\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1398_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1395_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1397_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1395_combout\,
	datad => \breg|breg~1397_combout\,
	combout => \breg|breg~1398_combout\);

-- Location: LCCOMB_X57_Y37_N8
\breg|breg~1401\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1401_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1398_combout\ & ((\breg|breg~1400_combout\))) # (!\breg|breg~1398_combout\ & (\breg|breg~1393_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1393_combout\,
	datac => \breg|breg~1400_combout\,
	datad => \breg|breg~1398_combout\,
	combout => \breg|breg~1401_combout\);

-- Location: LCCOMB_X48_Y31_N22
\MuxShamt|MuxShamtExit[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[19]~18_combout\ = (\breg|breg~1391_combout\ & ((\MuxShamt|MuxShamtExit[30]~5_combout\) # ((\MuxShamt|MuxShamtExit[30]~6_combout\ & \breg|breg~1401_combout\)))) # (!\breg|breg~1391_combout\ & (\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- ((\breg|breg~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1391_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1401_combout\,
	combout => \MuxShamt|MuxShamtExit[19]~18_combout\);

-- Location: LCCOMB_X44_Y39_N16
\controle|ctrula[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|ctrula[1]~13_combout\ = (\controle|ctrula[3]~6_combout\ & (((!\MI|altsyncram_component|auto_generated|q_a\(1) & \MI|altsyncram_component|auto_generated|q_a\(2))) # (!\controle|ctrula[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(1),
	datab => \controle|ctrula[3]~6_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(2),
	datad => \controle|ctrula[2]~9_combout\,
	combout => \controle|ctrula[1]~13_combout\);

-- Location: LCCOMB_X51_Y36_N18
\MuxShamt|MuxShamtExit[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[2]~3_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|controles\(11) & ((\breg|regA[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(8),
	datac => \controle|controles\(11),
	datad => \breg|regA[2]~3_combout\,
	combout => \MuxShamt|MuxShamtExit[2]~3_combout\);

-- Location: LCCOMB_X51_Y38_N10
\mux_ALUSrc|WriteR[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[7]~22_combout\ = (\controle|ULAsrc\(1) & (((\MI|altsyncram_component|auto_generated|q_a\(7))))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[7]~21_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ULAsrc\(1),
	datab => \controle|comb~0_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(7),
	datad => \breg|regB[7]~21_combout\,
	combout => \mux_ALUSrc|WriteR[7]~22_combout\);

-- Location: LCCOMB_X51_Y38_N12
\mux_ALUSrc|WriteR[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(7) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[7]~22_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(7),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[7]~22_combout\,
	combout => \mux_ALUSrc|WriteR\(7));

-- Location: LCCOMB_X51_Y39_N18
\mux_ALUSrc|WriteR[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[5]~24_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(5))) # (!\controle|ULAsrc\(1) & ((\breg|regB[5]~23_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(5),
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[5]~23_combout\,
	combout => \mux_ALUSrc|WriteR[5]~24_combout\);

-- Location: LCCOMB_X51_Y39_N20
\mux_ALUSrc|WriteR[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(5) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[5]~24_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(5),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[5]~24_combout\,
	combout => \mux_ALUSrc|WriteR\(5));

-- Location: LCCOMB_X44_Y34_N2
\ula|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~27_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(5)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(7),
	datad => \mux_ALUSrc|WriteR\(5),
	combout => \ula|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X47_Y38_N24
\mux_ALUSrc|WriteR[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[6]~23_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(6))) # (!\controle|ULAsrc\(1) & ((\breg|regB[6]~22_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(6),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[6]~22_combout\,
	combout => \mux_ALUSrc|WriteR[6]~23_combout\);

-- Location: LCCOMB_X47_Y38_N18
\mux_ALUSrc|WriteR[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(6) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[6]~23_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(6),
	datac => \mux_ALUSrc|WriteR[6]~23_combout\,
	datad => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	combout => \mux_ALUSrc|WriteR\(6));

-- Location: LCCOMB_X47_Y38_N0
\mux_ALUSrc|WriteR[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[4]~25_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(4))) # (!\controle|ULAsrc\(1) & ((\breg|regB[4]~24_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(4),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[4]~24_combout\,
	combout => \mux_ALUSrc|WriteR[4]~25_combout\);

-- Location: LCCOMB_X47_Y38_N4
\mux_ALUSrc|WriteR[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(4) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[4]~25_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(4),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[4]~25_combout\,
	combout => \mux_ALUSrc|WriteR\(4));

-- Location: LCCOMB_X47_Y38_N20
\ula|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~24_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(4)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(6),
	datac => \mux_ALUSrc|WriteR\(4),
	combout => \ula|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X44_Y34_N4
\ula|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~28_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~24_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~27_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftLeft0~24_combout\,
	combout => \ula|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X45_Y33_N0
\ula|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~44_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~28_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~43_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~28_combout\,
	combout => \ula|ShiftLeft0~44_combout\);

-- Location: LCFF_X54_Y39_N13
\breg|breg~428\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[6]~6_combout\,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~428_regout\);

-- Location: LCCOMB_X54_Y37_N8
\breg|breg~1659\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1659_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~492_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~428_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~492_regout\,
	datad => \breg|breg~428_regout\,
	combout => \breg|breg~1659_combout\);

-- Location: LCCOMB_X56_Y38_N28
\breg|breg~1660\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1660_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1659_combout\ & (\breg|breg~524_regout\)) # (!\breg|breg~1659_combout\ & ((\breg|breg~460_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~524_regout\,
	datac => \breg|breg~460_regout\,
	datad => \breg|breg~1659_combout\,
	combout => \breg|breg~1660_combout\);

-- Location: LCFF_X53_Y36_N21
\breg|breg~396\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~396_regout\);

-- Location: LCCOMB_X53_Y36_N20
\breg|breg~1653\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1653_combout\ = (\breg|breg~1652_combout\ & (((\breg|breg~396_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|breg~1652_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~364_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1652_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~396_regout\,
	datad => \breg|breg~364_regout\,
	combout => \breg|breg~1653_combout\);

-- Location: LCCOMB_X53_Y38_N30
\breg|breg~1657\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1657_combout\ = (\breg|breg~1656_combout\ & ((\breg|breg~140_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1656_combout\ & (((\breg|breg~108_regout\ & \MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1656_combout\,
	datab => \breg|breg~140_regout\,
	datac => \breg|breg~108_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1657_combout\);

-- Location: LCCOMB_X53_Y32_N2
\breg|breg~1654\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1654_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~236_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~172_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~236_regout\,
	datad => \breg|breg~172_regout\,
	combout => \breg|breg~1654_combout\);

-- Location: LCCOMB_X52_Y39_N6
\breg|breg~1655\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1655_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1654_combout\ & (\breg|breg~268_regout\)) # (!\breg|breg~1654_combout\ & ((\breg|breg~204_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~268_regout\,
	datac => \breg|breg~204_regout\,
	datad => \breg|breg~1654_combout\,
	combout => \breg|breg~1655_combout\);

-- Location: LCCOMB_X52_Y39_N2
\breg|breg~1658\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1658_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~1655_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1657_combout\,
	datad => \breg|breg~1655_combout\,
	combout => \breg|breg~1658_combout\);

-- Location: LCCOMB_X50_Y39_N18
\breg|breg~1661\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1661_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1658_combout\ & (\breg|breg~1660_combout\)) # (!\breg|breg~1658_combout\ & ((\breg|breg~1653_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1660_combout\,
	datac => \breg|breg~1653_combout\,
	datad => \breg|breg~1658_combout\,
	combout => \breg|breg~1661_combout\);

-- Location: LCFF_X49_Y31_N27
\breg|breg~908\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~908_regout\);

-- Location: LCCOMB_X49_Y30_N0
\breg|breg~1649\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1649_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~780_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~652_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~652_regout\,
	datad => \breg|breg~780_regout\,
	combout => \breg|breg~1649_combout\);

-- Location: LCCOMB_X49_Y31_N26
\breg|breg~1650\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1650_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1649_combout\ & (\breg|breg~1036_regout\)) # (!\breg|breg~1649_combout\ & ((\breg|breg~908_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1036_regout\,
	datac => \breg|breg~908_regout\,
	datad => \breg|breg~1649_combout\,
	combout => \breg|breg~1650_combout\);

-- Location: LCFF_X53_Y29_N31
\breg|breg~748\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~748_regout\);

-- Location: LCCOMB_X52_Y29_N2
\breg|breg~1642\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1642_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~876_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~620_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~620_regout\,
	datad => \breg|breg~876_regout\,
	combout => \breg|breg~1642_combout\);

-- Location: LCCOMB_X53_Y29_N30
\breg|breg~1643\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1643_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1642_combout\ & (\breg|breg~1004_regout\)) # (!\breg|breg~1642_combout\ & ((\breg|breg~748_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1004_regout\,
	datac => \breg|breg~748_regout\,
	datad => \breg|breg~1642_combout\,
	combout => \breg|breg~1643_combout\);

-- Location: LCFF_X50_Y33_N9
\breg|breg~972\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~972_regout\);

-- Location: LCCOMB_X50_Y33_N8
\breg|breg~1645\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1645_combout\ = (\breg|breg~1644_combout\ & (((\breg|breg~972_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24)))) # (!\breg|breg~1644_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~844_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1644_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~972_regout\,
	datad => \breg|breg~844_regout\,
	combout => \breg|breg~1645_combout\);

-- Location: LCFF_X51_Y30_N7
\breg|breg~812\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[6]~6_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~812_regout\);

-- Location: LCCOMB_X51_Y30_N6
\breg|breg~1646\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1646_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~812_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~556_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~812_regout\,
	datad => \breg|breg~556_regout\,
	combout => \breg|breg~1646_combout\);

-- Location: LCCOMB_X51_Y30_N0
\breg|breg~1647\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1647_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1646_combout\ & ((\breg|breg~940_regout\))) # (!\breg|breg~1646_combout\ & (\breg|breg~684_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~684_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~940_regout\,
	datad => \breg|breg~1646_combout\,
	combout => \breg|breg~1647_combout\);

-- Location: LCCOMB_X50_Y33_N26
\breg|breg~1648\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1648_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~1645_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1645_combout\,
	datad => \breg|breg~1647_combout\,
	combout => \breg|breg~1648_combout\);

-- Location: LCCOMB_X50_Y39_N8
\breg|breg~1651\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1651_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1648_combout\ & (\breg|breg~1650_combout\)) # (!\breg|breg~1648_combout\ & ((\breg|breg~1643_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1650_combout\,
	datac => \breg|breg~1643_combout\,
	datad => \breg|breg~1648_combout\,
	combout => \breg|breg~1651_combout\);

-- Location: LCCOMB_X50_Y39_N20
\MuxShamt|MuxShamtExit[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[6]~31_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1661_combout\) # ((\breg|breg~1651_combout\ & \MuxShamt|MuxShamtExit[30]~5_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & (((\breg|breg~1651_combout\ & 
-- \MuxShamt|MuxShamtExit[30]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \breg|breg~1661_combout\,
	datac => \breg|breg~1651_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~5_combout\,
	combout => \MuxShamt|MuxShamtExit[6]~31_combout\);

-- Location: LCFF_X51_Y30_N29
\breg|breg~942\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~942_regout\);

-- Location: LCFF_X51_Y30_N19
\breg|breg~814\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~814_regout\);

-- Location: LCFF_X50_Y34_N25
\breg|breg~558\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~558_regout\);

-- Location: LCCOMB_X51_Y30_N18
\breg|breg~1606\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1606_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~814_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~558_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~814_regout\,
	datad => \breg|breg~558_regout\,
	combout => \breg|breg~1606_combout\);

-- Location: LCCOMB_X51_Y30_N28
\breg|breg~1607\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1607_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1606_combout\ & ((\breg|breg~942_regout\))) # (!\breg|breg~1606_combout\ & (\breg|breg~686_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~686_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~942_regout\,
	datad => \breg|breg~1606_combout\,
	combout => \breg|breg~1607_combout\);

-- Location: LCFF_X50_Y36_N13
\breg|breg~846\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~846_regout\);

-- Location: LCFF_X48_Y36_N29
\breg|breg~974\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~974_regout\);

-- Location: LCCOMB_X50_Y36_N12
\breg|breg~1605\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1605_combout\ = (\breg|breg~1604_combout\ & (((\breg|breg~974_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24)))) # (!\breg|breg~1604_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~846_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1604_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~846_regout\,
	datad => \breg|breg~974_regout\,
	combout => \breg|breg~1605_combout\);

-- Location: LCCOMB_X51_Y32_N30
\breg|breg~1608\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1608_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~1605_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1607_combout\,
	datad => \breg|breg~1605_combout\,
	combout => \breg|breg~1608_combout\);

-- Location: LCFF_X49_Y31_N17
\breg|breg~910\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~910_regout\);

-- Location: LCFF_X50_Y31_N1
\breg|breg~1038\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1038_regout\);

-- Location: LCCOMB_X50_Y31_N0
\breg|breg~1610\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1610_combout\ = (\breg|breg~1609_combout\ & (((\breg|breg~1038_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1609_combout\ & (\breg|breg~910_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1609_combout\,
	datab => \breg|breg~910_regout\,
	datac => \breg|breg~1038_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1610_combout\);

-- Location: LCFF_X56_Y35_N13
\breg|breg~750\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~750_regout\);

-- Location: LCFF_X56_Y35_N23
\breg|breg~622\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~622_regout\);

-- Location: LCFF_X56_Y39_N27
\breg|breg~878\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~878_regout\);

-- Location: LCCOMB_X56_Y39_N26
\breg|breg~1602\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1602_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~878_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~622_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~622_regout\,
	datac => \breg|breg~878_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1602_combout\);

-- Location: LCCOMB_X56_Y39_N4
\breg|breg~1603\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1603_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1602_combout\ & ((\breg|breg~1006_regout\))) # (!\breg|breg~1602_combout\ & (\breg|breg~750_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~750_regout\,
	datac => \breg|breg~1006_regout\,
	datad => \breg|breg~1602_combout\,
	combout => \breg|breg~1603_combout\);

-- Location: LCCOMB_X50_Y35_N8
\breg|breg~1611\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1611_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1608_combout\ & (\breg|breg~1610_combout\)) # (!\breg|breg~1608_combout\ & ((\breg|breg~1603_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~1608_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1608_combout\,
	datac => \breg|breg~1610_combout\,
	datad => \breg|breg~1603_combout\,
	combout => \breg|breg~1611_combout\);

-- Location: LCFF_X52_Y38_N17
\breg|breg~526\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~526_regout\);

-- Location: LCFF_X54_Y37_N31
\breg|breg~494\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~494_regout\);

-- Location: LCFF_X56_Y38_N7
\breg|breg~430\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~430_regout\);

-- Location: LCCOMB_X54_Y37_N30
\breg|breg~1619\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1619_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~494_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~430_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~494_regout\,
	datad => \breg|breg~430_regout\,
	combout => \breg|breg~1619_combout\);

-- Location: LCCOMB_X52_Y38_N16
\breg|breg~1620\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1620_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1619_combout\ & ((\breg|breg~526_regout\))) # (!\breg|breg~1619_combout\ & (\breg|breg~462_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~462_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~526_regout\,
	datad => \breg|breg~1619_combout\,
	combout => \breg|breg~1620_combout\);

-- Location: LCFF_X51_Y32_N11
\breg|breg~270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~270_regout\);

-- Location: LCFF_X52_Y32_N1
\breg|breg~206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~206_regout\);

-- Location: LCFF_X52_Y32_N19
\breg|breg~238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~238_regout\);

-- Location: LCFF_X51_Y32_N9
\breg|breg~174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~174_regout\);

-- Location: LCCOMB_X52_Y32_N18
\breg|breg~1614\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1614_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~238_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~174_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~238_regout\,
	datad => \breg|breg~174_regout\,
	combout => \breg|breg~1614_combout\);

-- Location: LCCOMB_X52_Y32_N0
\breg|breg~1615\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1615_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1614_combout\ & (\breg|breg~270_regout\)) # (!\breg|breg~1614_combout\ & ((\breg|breg~206_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~270_regout\,
	datac => \breg|breg~206_regout\,
	datad => \breg|breg~1614_combout\,
	combout => \breg|breg~1615_combout\);

-- Location: LCFF_X54_Y34_N27
\breg|breg~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~110_regout\);

-- Location: LCFF_X54_Y38_N21
\breg|breg~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~142_regout\);

-- Location: LCFF_X53_Y38_N3
\breg|breg~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~78_regout\);

-- Location: LCFF_X54_Y34_N5
\breg|breg~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~46_regout\);

-- Location: LCCOMB_X53_Y38_N2
\breg|breg~1616\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1616_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~78_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~46_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~78_regout\,
	datad => \breg|breg~46_regout\,
	combout => \breg|breg~1616_combout\);

-- Location: LCCOMB_X54_Y38_N20
\breg|breg~1617\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1617_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1616_combout\ & ((\breg|breg~142_regout\))) # (!\breg|breg~1616_combout\ & (\breg|breg~110_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~110_regout\,
	datac => \breg|breg~142_regout\,
	datad => \breg|breg~1616_combout\,
	combout => \breg|breg~1617_combout\);

-- Location: LCCOMB_X48_Y36_N30
\breg|breg~1618\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1618_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~1615_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1615_combout\,
	datad => \breg|breg~1617_combout\,
	combout => \breg|breg~1618_combout\);

-- Location: LCCOMB_X50_Y35_N2
\breg|breg~1621\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1621_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1618_combout\ & ((\breg|breg~1620_combout\))) # (!\breg|breg~1618_combout\ & (\breg|breg~1613_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1613_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1620_combout\,
	datad => \breg|breg~1618_combout\,
	combout => \breg|breg~1621_combout\);

-- Location: LCCOMB_X50_Y35_N28
\MuxShamt|MuxShamtExit[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[8]~29_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1621_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1611_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\ & (\breg|breg~1611_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \breg|breg~1611_combout\,
	datad => \breg|breg~1621_combout\,
	combout => \MuxShamt|MuxShamtExit[8]~29_combout\);

-- Location: LCFF_X48_Y33_N3
\breg|breg~848\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~848_regout\);

-- Location: LCFF_X48_Y33_N29
\breg|breg~720\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~720_regout\);

-- Location: LCFF_X48_Y36_N27
\breg|breg~592\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~592_regout\);

-- Location: LCCOMB_X48_Y33_N28
\breg|breg~1564\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1564_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~720_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~592_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~720_regout\,
	datad => \breg|breg~592_regout\,
	combout => \breg|breg~1564_combout\);

-- Location: LCCOMB_X48_Y33_N2
\breg|breg~1565\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1565_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1564_combout\ & (\breg|breg~976_regout\)) # (!\breg|breg~1564_combout\ & ((\breg|breg~848_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~976_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~848_regout\,
	datad => \breg|breg~1564_combout\,
	combout => \breg|breg~1565_combout\);

-- Location: LCFF_X50_Y34_N11
\breg|breg~688\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~688_regout\);

-- Location: LCFF_X51_Y30_N9
\breg|breg~944\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~944_regout\);

-- Location: LCFF_X51_Y30_N31
\breg|breg~816\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~816_regout\);

-- Location: LCFF_X50_Y34_N29
\breg|breg~560\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~560_regout\);

-- Location: LCCOMB_X51_Y30_N30
\breg|breg~1566\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1566_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~816_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~560_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~816_regout\,
	datad => \breg|breg~560_regout\,
	combout => \breg|breg~1566_combout\);

-- Location: LCCOMB_X51_Y30_N8
\breg|breg~1567\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1567_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1566_combout\ & ((\breg|breg~944_regout\))) # (!\breg|breg~1566_combout\ & (\breg|breg~688_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~688_regout\,
	datac => \breg|breg~944_regout\,
	datad => \breg|breg~1566_combout\,
	combout => \breg|breg~1567_combout\);

-- Location: LCCOMB_X56_Y39_N8
\breg|breg~1568\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1568_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1565_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1567_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1565_combout\,
	datad => \breg|breg~1567_combout\,
	combout => \breg|breg~1568_combout\);

-- Location: LCFF_X61_Y31_N5
\breg|breg~912\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~912_regout\);

-- Location: LCFF_X60_Y31_N29
\breg|breg~656\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~656_regout\);

-- Location: LCFF_X60_Y31_N11
\breg|breg~784\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~784_regout\);

-- Location: LCCOMB_X60_Y31_N10
\breg|breg~1569\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1569_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~784_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~656_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~656_regout\,
	datac => \breg|breg~784_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1569_combout\);

-- Location: LCCOMB_X61_Y31_N4
\breg|breg~1570\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1570_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1569_combout\ & (\breg|breg~1040_regout\)) # (!\breg|breg~1569_combout\ & ((\breg|breg~912_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1040_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~912_regout\,
	datad => \breg|breg~1569_combout\,
	combout => \breg|breg~1570_combout\);

-- Location: LCCOMB_X56_Y39_N10
\breg|breg~1571\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1571_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1568_combout\ & ((\breg|breg~1570_combout\))) # (!\breg|breg~1568_combout\ & (\breg|breg~1563_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1563_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1568_combout\,
	datad => \breg|breg~1570_combout\,
	combout => \breg|breg~1571_combout\);

-- Location: LCFF_X57_Y35_N25
\breg|breg~528\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[10]~10_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~528_regout\);

-- Location: LCFF_X56_Y38_N3
\breg|breg~464\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~464_regout\);

-- Location: LCFF_X54_Y37_N25
\breg|breg~496\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~496_regout\);

-- Location: LCFF_X56_Y38_N21
\breg|breg~432\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~432_regout\);

-- Location: LCCOMB_X54_Y37_N24
\breg|breg~1579\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1579_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~496_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~432_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~496_regout\,
	datad => \breg|breg~432_regout\,
	combout => \breg|breg~1579_combout\);

-- Location: LCCOMB_X56_Y38_N2
\breg|breg~1580\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1580_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1579_combout\ & (\breg|breg~528_regout\)) # (!\breg|breg~1579_combout\ & ((\breg|breg~464_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~528_regout\,
	datac => \breg|breg~464_regout\,
	datad => \breg|breg~1579_combout\,
	combout => \breg|breg~1580_combout\);

-- Location: LCFF_X56_Y36_N3
\breg|breg~400\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~400_regout\);

-- Location: LCFF_X54_Y36_N5
\breg|breg~304\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~304_regout\);

-- Location: LCFF_X54_Y36_N27
\breg|breg~336\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~336_regout\);

-- Location: LCCOMB_X54_Y36_N26
\breg|breg~1572\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1572_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~336_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~304_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~304_regout\,
	datac => \breg|breg~336_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1572_combout\);

-- Location: LCCOMB_X56_Y36_N2
\breg|breg~1573\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1573_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1572_combout\ & ((\breg|breg~400_regout\))) # (!\breg|breg~1572_combout\ & (\breg|breg~368_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~368_regout\,
	datac => \breg|breg~400_regout\,
	datad => \breg|breg~1572_combout\,
	combout => \breg|breg~1573_combout\);

-- Location: LCFF_X51_Y32_N27
\breg|breg~272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~272_regout\);

-- Location: LCFF_X52_Y32_N5
\breg|breg~208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~208_regout\);

-- Location: LCFF_X52_Y32_N31
\breg|breg~240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~240_regout\);

-- Location: LCCOMB_X52_Y32_N30
\breg|breg~1574\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1574_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~240_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~176_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~176_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~240_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1574_combout\);

-- Location: LCCOMB_X52_Y32_N4
\breg|breg~1575\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1575_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1574_combout\ & (\breg|breg~272_regout\)) # (!\breg|breg~1574_combout\ & ((\breg|breg~208_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~272_regout\,
	datac => \breg|breg~208_regout\,
	datad => \breg|breg~1574_combout\,
	combout => \breg|breg~1575_combout\);

-- Location: LCFF_X54_Y34_N23
\breg|breg~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~112_regout\);

-- Location: LCFF_X54_Y37_N7
\breg|breg~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~144_regout\);

-- Location: LCFF_X53_Y38_N15
\breg|breg~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~80_regout\);

-- Location: LCFF_X54_Y34_N9
\breg|breg~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~48_regout\);

-- Location: LCCOMB_X53_Y38_N14
\breg|breg~1576\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1576_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~80_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~48_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~80_regout\,
	datad => \breg|breg~48_regout\,
	combout => \breg|breg~1576_combout\);

-- Location: LCCOMB_X54_Y37_N6
\breg|breg~1577\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1577_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1576_combout\ & ((\breg|breg~144_regout\))) # (!\breg|breg~1576_combout\ & (\breg|breg~112_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~112_regout\,
	datac => \breg|breg~144_regout\,
	datad => \breg|breg~1576_combout\,
	combout => \breg|breg~1577_combout\);

-- Location: LCCOMB_X48_Y36_N22
\breg|breg~1578\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1578_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~1575_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1575_combout\,
	datad => \breg|breg~1577_combout\,
	combout => \breg|breg~1578_combout\);

-- Location: LCCOMB_X50_Y35_N30
\breg|breg~1581\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1581_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1578_combout\ & (\breg|breg~1580_combout\)) # (!\breg|breg~1578_combout\ & ((\breg|breg~1573_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1580_combout\,
	datac => \breg|breg~1573_combout\,
	datad => \breg|breg~1578_combout\,
	combout => \breg|breg~1581_combout\);

-- Location: LCCOMB_X50_Y35_N24
\MuxShamt|MuxShamtExit[10]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[10]~27_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1581_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1571_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\ & (\breg|breg~1571_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \breg|breg~1571_combout\,
	datad => \breg|breg~1581_combout\,
	combout => \MuxShamt|MuxShamtExit[10]~27_combout\);

-- Location: LCFF_X60_Y31_N7
\breg|breg~653\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~653_regout\);

-- Location: LCFF_X61_Y31_N29
\breg|breg~909\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~909_regout\);

-- Location: LCCOMB_X61_Y31_N28
\breg|breg~1629\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1629_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~909_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~653_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~653_regout\,
	datac => \breg|breg~909_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1629_combout\);

-- Location: LCCOMB_X50_Y31_N28
\breg|breg~1630\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1630_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1629_combout\ & ((\breg|breg~1037_regout\))) # (!\breg|breg~1629_combout\ & (\breg|breg~781_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~781_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1037_regout\,
	datad => \breg|breg~1629_combout\,
	combout => \breg|breg~1630_combout\);

-- Location: LCFF_X48_Y36_N1
\breg|breg~973\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~973_regout\);

-- Location: LCFF_X49_Y33_N1
\breg|breg~717\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~717_regout\);

-- Location: LCFF_X49_Y33_N11
\breg|breg~589\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~589_regout\);

-- Location: LCFF_X48_Y33_N9
\breg|breg~845\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~845_regout\);

-- Location: LCCOMB_X48_Y33_N8
\breg|breg~1622\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1622_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~845_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~589_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~589_regout\,
	datac => \breg|breg~845_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1622_combout\);

-- Location: LCCOMB_X49_Y33_N0
\breg|breg~1623\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1623_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1622_combout\ & (\breg|breg~973_regout\)) # (!\breg|breg~1622_combout\ & ((\breg|breg~717_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~973_regout\,
	datac => \breg|breg~717_regout\,
	datad => \breg|breg~1622_combout\,
	combout => \breg|breg~1623_combout\);

-- Location: LCFF_X50_Y37_N21
\breg|breg~813\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~813_regout\);

-- Location: LCFF_X51_Y29_N17
\breg|breg~941\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~941_regout\);

-- Location: LCFF_X51_Y29_N31
\breg|breg~685\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~685_regout\);

-- Location: LCFF_X50_Y37_N23
\breg|breg~557\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~557_regout\);

-- Location: LCCOMB_X51_Y29_N30
\breg|breg~1626\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1626_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~685_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~557_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~685_regout\,
	datad => \breg|breg~557_regout\,
	combout => \breg|breg~1626_combout\);

-- Location: LCCOMB_X51_Y29_N16
\breg|breg~1627\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1627_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1626_combout\ & ((\breg|breg~941_regout\))) # (!\breg|breg~1626_combout\ & (\breg|breg~813_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~813_regout\,
	datac => \breg|breg~941_regout\,
	datad => \breg|breg~1626_combout\,
	combout => \breg|breg~1627_combout\);

-- Location: LCFF_X54_Y30_N31
\breg|breg~877\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~877_regout\);

-- Location: LCFF_X56_Y30_N3
\breg|breg~621\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~621_regout\);

-- Location: LCFF_X56_Y30_N1
\breg|breg~749\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~749_regout\);

-- Location: LCCOMB_X56_Y30_N0
\breg|breg~1624\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1624_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~749_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~621_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~621_regout\,
	datac => \breg|breg~749_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1624_combout\);

-- Location: LCCOMB_X54_Y30_N30
\breg|breg~1625\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1625_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1624_combout\ & (\breg|breg~1005_regout\)) # (!\breg|breg~1624_combout\ & ((\breg|breg~877_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1005_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~877_regout\,
	datad => \breg|breg~1624_combout\,
	combout => \breg|breg~1625_combout\);

-- Location: LCCOMB_X54_Y30_N10
\breg|breg~1628\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1628_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~1625_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1627_combout\,
	datad => \breg|breg~1625_combout\,
	combout => \breg|breg~1628_combout\);

-- Location: LCCOMB_X50_Y35_N14
\breg|breg~1631\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1631_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1628_combout\ & (\breg|breg~1630_combout\)) # (!\breg|breg~1628_combout\ & ((\breg|breg~1623_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1630_combout\,
	datac => \breg|breg~1623_combout\,
	datad => \breg|breg~1628_combout\,
	combout => \breg|breg~1631_combout\);

-- Location: LCFF_X52_Y38_N11
\breg|breg~525\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~525_regout\);

-- Location: LCFF_X56_Y38_N19
\breg|breg~429\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~429_regout\);

-- Location: LCFF_X56_Y38_N17
\breg|breg~461\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~461_regout\);

-- Location: LCCOMB_X56_Y38_N16
\breg|breg~1639\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1639_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~461_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~429_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~429_regout\,
	datac => \breg|breg~461_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1639_combout\);

-- Location: LCCOMB_X52_Y38_N10
\breg|breg~1640\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1640_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1639_combout\ & ((\breg|breg~525_regout\))) # (!\breg|breg~1639_combout\ & (\breg|breg~493_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~493_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~525_regout\,
	datad => \breg|breg~1639_combout\,
	combout => \breg|breg~1640_combout\);

-- Location: LCFF_X57_Y37_N23
\breg|breg~397\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~397_regout\);

-- Location: LCFF_X57_Y37_N5
\breg|breg~333\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~333_regout\);

-- Location: LCCOMB_X57_Y37_N4
\breg|breg~1635\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1635_combout\ = (\breg|breg~1634_combout\ & ((\breg|breg~397_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|breg~1634_combout\ & (((\breg|breg~333_regout\ & \MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1634_combout\,
	datab => \breg|breg~397_regout\,
	datac => \breg|breg~333_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1635_combout\);

-- Location: LCFF_X57_Y38_N19
\breg|breg~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~141_regout\);

-- Location: LCFF_X51_Y38_N31
\breg|breg~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~45_regout\);

-- Location: LCFF_X53_Y38_N29
\breg|breg~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~109_regout\);

-- Location: LCCOMB_X53_Y38_N28
\breg|breg~1636\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1636_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~109_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~45_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~45_regout\,
	datac => \breg|breg~109_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1636_combout\);

-- Location: LCCOMB_X57_Y38_N18
\breg|breg~1637\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1637_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1636_combout\ & ((\breg|breg~141_regout\))) # (!\breg|breg~1636_combout\ & (\breg|breg~77_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~77_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~141_regout\,
	datad => \breg|breg~1636_combout\,
	combout => \breg|breg~1637_combout\);

-- Location: LCCOMB_X57_Y37_N24
\breg|breg~1638\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1638_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1635_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1637_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1635_combout\,
	datad => \breg|breg~1637_combout\,
	combout => \breg|breg~1638_combout\);

-- Location: LCCOMB_X50_Y35_N0
\breg|breg~1641\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1641_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1638_combout\ & ((\breg|breg~1640_combout\))) # (!\breg|breg~1638_combout\ & (\breg|breg~1633_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1633_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1640_combout\,
	datad => \breg|breg~1638_combout\,
	combout => \breg|breg~1641_combout\);

-- Location: LCCOMB_X50_Y35_N18
\MuxShamt|MuxShamtExit[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[7]~30_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1641_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1631_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\ & (\breg|breg~1631_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \breg|breg~1631_combout\,
	datad => \breg|breg~1641_combout\,
	combout => \MuxShamt|MuxShamtExit[7]~30_combout\);

-- Location: LCCOMB_X50_Y35_N12
\ula|ShiftLeft0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~6_combout\ = (\MuxShamt|MuxShamtExit[9]~28_combout\) # ((\MuxShamt|MuxShamtExit[8]~29_combout\) # ((\MuxShamt|MuxShamtExit[10]~27_combout\) # (\MuxShamt|MuxShamtExit[7]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[9]~28_combout\,
	datab => \MuxShamt|MuxShamtExit[8]~29_combout\,
	datac => \MuxShamt|MuxShamtExit[10]~27_combout\,
	datad => \MuxShamt|MuxShamtExit[7]~30_combout\,
	combout => \ula|ShiftLeft0~6_combout\);

-- Location: LCFF_X54_Y30_N5
\breg|breg~1010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1010_regout\);

-- Location: LCFF_X54_Y30_N19
\breg|breg~882\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~882_regout\);

-- Location: LCCOMB_X54_Y30_N18
\breg|breg~1522\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1522_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~882_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~626_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~626_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~882_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1522_combout\);

-- Location: LCCOMB_X54_Y30_N4
\breg|breg~1523\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1523_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1522_combout\ & ((\breg|breg~1010_regout\))) # (!\breg|breg~1522_combout\ & (\breg|breg~754_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~754_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1010_regout\,
	datad => \breg|breg~1522_combout\,
	combout => \breg|breg~1523_combout\);

-- Location: LCFF_X50_Y32_N9
\breg|breg~978\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~978_regout\);

-- Location: LCFF_X50_Y32_N31
\breg|breg~850\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~850_regout\);

-- Location: LCFF_X49_Y33_N15
\breg|breg~594\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~594_regout\);

-- Location: LCFF_X49_Y33_N13
\breg|breg~722\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~722_regout\);

-- Location: LCCOMB_X49_Y33_N12
\breg|breg~1524\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1524_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~722_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~594_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~594_regout\,
	datac => \breg|breg~722_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1524_combout\);

-- Location: LCCOMB_X50_Y32_N30
\breg|breg~1525\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1525_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1524_combout\ & (\breg|breg~978_regout\)) # (!\breg|breg~1524_combout\ & ((\breg|breg~850_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~978_regout\,
	datac => \breg|breg~850_regout\,
	datad => \breg|breg~1524_combout\,
	combout => \breg|breg~1525_combout\);

-- Location: LCCOMB_X49_Y39_N20
\breg|breg~1528\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1528_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~1525_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~1527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1527_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \MI|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|breg~1525_combout\,
	combout => \breg|breg~1528_combout\);

-- Location: LCFF_X61_Y31_N9
\breg|breg~1042\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1042_regout\);

-- Location: LCFF_X60_Y31_N23
\breg|breg~658\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~658_regout\);

-- Location: LCFF_X60_Y31_N13
\breg|breg~786\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~786_regout\);

-- Location: LCCOMB_X60_Y31_N12
\breg|breg~1529\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1529_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~786_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~658_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~658_regout\,
	datac => \breg|breg~786_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1529_combout\);

-- Location: LCCOMB_X61_Y31_N22
\breg|breg~1530\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1530_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1529_combout\ & (\breg|breg~1042_regout\)) # (!\breg|breg~1529_combout\ & ((\breg|breg~914_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1042_regout\,
	datac => \breg|breg~914_regout\,
	datad => \breg|breg~1529_combout\,
	combout => \breg|breg~1530_combout\);

-- Location: LCCOMB_X49_Y39_N30
\breg|breg~1531\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1531_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1528_combout\ & ((\breg|breg~1530_combout\))) # (!\breg|breg~1528_combout\ & (\breg|breg~1523_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1523_combout\,
	datac => \breg|breg~1528_combout\,
	datad => \breg|breg~1530_combout\,
	combout => \breg|breg~1531_combout\);

-- Location: LCCOMB_X49_Y39_N28
\MuxShamt|MuxShamtExit[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[12]~25_combout\ = (\breg|breg~1541_combout\ & ((\MuxShamt|MuxShamtExit[30]~6_combout\) # ((\breg|breg~1531_combout\ & \MuxShamt|MuxShamtExit[30]~5_combout\)))) # (!\breg|breg~1541_combout\ & (\breg|breg~1531_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1541_combout\,
	datab => \breg|breg~1531_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~6_combout\,
	combout => \MuxShamt|MuxShamtExit[12]~25_combout\);

-- Location: LCFF_X54_Y38_N29
\breg|breg~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~147_regout\);

-- Location: LCFF_X51_Y38_N5
\breg|breg~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~83_regout\);

-- Location: LCFF_X51_Y38_N23
\breg|breg~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~51_regout\);

-- Location: LCFF_X53_Y38_N19
\breg|breg~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~115_regout\);

-- Location: LCCOMB_X51_Y38_N22
\breg|breg~2124\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2124_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~115_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~51_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~51_regout\,
	datad => \breg|breg~115_regout\,
	combout => \breg|breg~2124_combout\);

-- Location: LCCOMB_X51_Y38_N4
\breg|breg~2125\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2125_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2124_combout\ & (\breg|breg~147_regout\)) # (!\breg|breg~2124_combout\ & ((\breg|breg~83_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~147_regout\,
	datac => \breg|breg~83_regout\,
	datad => \breg|breg~2124_combout\,
	combout => \breg|breg~2125_combout\);

-- Location: LCFF_X56_Y36_N23
\breg|breg~403\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~403_regout\);

-- Location: LCFF_X57_Y36_N29
\breg|breg~339\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~339_regout\);

-- Location: LCFF_X57_Y36_N7
\breg|breg~307\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~307_regout\);

-- Location: LCFF_X56_Y36_N29
\breg|breg~371\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[13]~13_combout\,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~371_regout\);

-- Location: LCCOMB_X57_Y36_N6
\breg|breg~2122\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2122_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~371_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~307_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~307_regout\,
	datad => \breg|breg~371_regout\,
	combout => \breg|breg~2122_combout\);

-- Location: LCCOMB_X57_Y36_N28
\breg|breg~2123\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2123_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2122_combout\ & (\breg|breg~403_regout\)) # (!\breg|breg~2122_combout\ & ((\breg|breg~339_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~403_regout\,
	datac => \breg|breg~339_regout\,
	datad => \breg|breg~2122_combout\,
	combout => \breg|breg~2123_combout\);

-- Location: LCCOMB_X51_Y34_N4
\breg|breg~2126\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2126_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~2123_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2125_combout\,
	datad => \breg|breg~2123_combout\,
	combout => \breg|breg~2126_combout\);

-- Location: LCFF_X52_Y38_N19
\breg|breg~499\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~499_regout\);

-- Location: LCFF_X52_Y38_N5
\breg|breg~531\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~531_regout\);

-- Location: LCFF_X54_Y39_N7
\breg|breg~435\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~435_regout\);

-- Location: LCFF_X54_Y38_N7
\breg|breg~467\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~467_regout\);

-- Location: LCCOMB_X54_Y39_N6
\breg|breg~2127\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2127_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~467_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~435_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~435_regout\,
	datad => \breg|breg~467_regout\,
	combout => \breg|breg~2127_combout\);

-- Location: LCCOMB_X52_Y38_N4
\breg|breg~2128\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2128_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2127_combout\ & ((\breg|breg~531_regout\))) # (!\breg|breg~2127_combout\ & (\breg|breg~499_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~499_regout\,
	datac => \breg|breg~531_regout\,
	datad => \breg|breg~2127_combout\,
	combout => \breg|breg~2128_combout\);

-- Location: LCCOMB_X51_Y34_N8
\breg|breg~2129\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2129_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2126_combout\ & ((\breg|breg~2128_combout\))) # (!\breg|breg~2126_combout\ & (\breg|breg~2121_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2121_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2126_combout\,
	datad => \breg|breg~2128_combout\,
	combout => \breg|breg~2129_combout\);

-- Location: LCFF_X49_Y33_N17
\breg|breg~723\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~723_regout\);

-- Location: LCFF_X48_Y36_N17
\breg|breg~979\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~979_regout\);

-- Location: LCFF_X49_Y33_N3
\breg|breg~595\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~595_regout\);

-- Location: LCFF_X48_Y33_N23
\breg|breg~851\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~851_regout\);

-- Location: LCCOMB_X49_Y33_N2
\breg|breg~2110\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2110_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~851_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~595_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~595_regout\,
	datad => \breg|breg~851_regout\,
	combout => \breg|breg~2110_combout\);

-- Location: LCCOMB_X48_Y36_N16
\breg|breg~2111\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2111_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2110_combout\ & ((\breg|breg~979_regout\))) # (!\breg|breg~2110_combout\ & (\breg|breg~723_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~723_regout\,
	datac => \breg|breg~979_regout\,
	datad => \breg|breg~2110_combout\,
	combout => \breg|breg~2111_combout\);

-- Location: LCFF_X57_Y30_N23
\breg|breg~1011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1011_regout\);

-- Location: LCFF_X57_Y30_N5
\breg|breg~883\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~883_regout\);

-- Location: LCFF_X56_Y30_N11
\breg|breg~627\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~627_regout\);

-- Location: LCFF_X56_Y30_N25
\breg|breg~755\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~755_regout\);

-- Location: LCCOMB_X56_Y30_N10
\breg|breg~2112\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2112_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~755_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~627_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~627_regout\,
	datad => \breg|breg~755_regout\,
	combout => \breg|breg~2112_combout\);

-- Location: LCCOMB_X57_Y30_N4
\breg|breg~2113\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2113_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2112_combout\ & (\breg|breg~1011_regout\)) # (!\breg|breg~2112_combout\ & ((\breg|breg~883_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1011_regout\,
	datac => \breg|breg~883_regout\,
	datad => \breg|breg~2112_combout\,
	combout => \breg|breg~2113_combout\);

-- Location: LCFF_X50_Y37_N15
\breg|breg~563\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~563_regout\);

-- Location: LCFF_X51_Y29_N19
\breg|breg~691\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~691_regout\);

-- Location: LCCOMB_X50_Y37_N14
\breg|breg~2114\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2114_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~691_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~563_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~563_regout\,
	datad => \breg|breg~691_regout\,
	combout => \breg|breg~2114_combout\);

-- Location: LCFF_X50_Y37_N13
\breg|breg~819\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~819_regout\);

-- Location: LCFF_X51_Y29_N29
\breg|breg~947\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~947_regout\);

-- Location: LCCOMB_X50_Y37_N12
\breg|breg~2115\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2115_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2114_combout\ & ((\breg|breg~947_regout\))) # (!\breg|breg~2114_combout\ & (\breg|breg~819_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~2114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2114_combout\,
	datac => \breg|breg~819_regout\,
	datad => \breg|breg~947_regout\,
	combout => \breg|breg~2115_combout\);

-- Location: LCCOMB_X51_Y34_N28
\breg|breg~2116\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2116_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2113_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2113_combout\,
	datad => \breg|breg~2115_combout\,
	combout => \breg|breg~2116_combout\);

-- Location: LCCOMB_X51_Y34_N30
\breg|breg~2119\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2119_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2116_combout\ & (\breg|breg~2118_combout\)) # (!\breg|breg~2116_combout\ & ((\breg|breg~2111_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2118_combout\,
	datab => \breg|breg~2111_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~2116_combout\,
	combout => \breg|breg~2119_combout\);

-- Location: LCCOMB_X51_Y34_N2
\breg|regB[13]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[13]~18_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2119_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~2129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~2129_combout\,
	datad => \breg|breg~2119_combout\,
	combout => \breg|regB[13]~18_combout\);

-- Location: LCFF_X54_Y30_N15
\breg|breg~884\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~884_regout\);

-- Location: LCCOMB_X54_Y30_N14
\breg|breg~1482\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1482_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~884_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~628_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~628_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~884_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1482_combout\);

-- Location: LCFF_X56_Y30_N29
\breg|breg~756\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~756_regout\);

-- Location: LCFF_X54_Y30_N17
\breg|breg~1012\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1012_regout\);

-- Location: LCCOMB_X56_Y30_N28
\breg|breg~1483\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1483_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1482_combout\ & ((\breg|breg~1012_regout\))) # (!\breg|breg~1482_combout\ & (\breg|breg~756_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1482_combout\,
	datac => \breg|breg~756_regout\,
	datad => \breg|breg~1012_regout\,
	combout => \breg|breg~1483_combout\);

-- Location: LCFF_X50_Y32_N21
\breg|breg~980\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~980_regout\);

-- Location: LCCOMB_X50_Y32_N20
\breg|breg~1485\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1485_combout\ = (\breg|breg~1484_combout\ & (((\breg|breg~980_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24)))) # (!\breg|breg~1484_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~852_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1484_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~980_regout\,
	datad => \breg|breg~852_regout\,
	combout => \breg|breg~1485_combout\);

-- Location: LCFF_X44_Y36_N11
\breg|breg~692\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~692_regout\);

-- Location: LCFF_X57_Y35_N13
\breg|breg~948\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~948_regout\);

-- Location: LCFF_X50_Y37_N17
\breg|breg~820\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~820_regout\);

-- Location: LCCOMB_X50_Y37_N16
\breg|breg~1486\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1486_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~820_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~564_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~564_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~820_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1486_combout\);

-- Location: LCCOMB_X57_Y35_N12
\breg|breg~1487\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1487_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1486_combout\ & ((\breg|breg~948_regout\))) # (!\breg|breg~1486_combout\ & (\breg|breg~692_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~692_regout\,
	datac => \breg|breg~948_regout\,
	datad => \breg|breg~1486_combout\,
	combout => \breg|breg~1487_combout\);

-- Location: LCCOMB_X48_Y38_N24
\breg|breg~1488\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1488_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1485_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1487_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1485_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|breg~1487_combout\,
	combout => \breg|breg~1488_combout\);

-- Location: LCFF_X61_Y31_N1
\breg|breg~916\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~916_regout\);

-- Location: LCFF_X61_Y31_N3
\breg|breg~1044\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1044_regout\);

-- Location: LCCOMB_X61_Y31_N2
\breg|breg~1490\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1490_combout\ = (\breg|breg~1489_combout\ & (((\breg|breg~1044_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1489_combout\ & (\breg|breg~916_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1489_combout\,
	datab => \breg|breg~916_regout\,
	datac => \breg|breg~1044_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1490_combout\);

-- Location: LCCOMB_X48_Y38_N26
\breg|breg~1491\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1491_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1488_combout\ & ((\breg|breg~1490_combout\))) # (!\breg|breg~1488_combout\ & (\breg|breg~1483_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1483_combout\,
	datac => \breg|breg~1488_combout\,
	datad => \breg|breg~1490_combout\,
	combout => \breg|breg~1491_combout\);

-- Location: LCFF_X56_Y36_N25
\breg|breg~372\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~372_regout\);

-- Location: LCFF_X56_Y36_N19
\breg|breg~404\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~404_regout\);

-- Location: LCCOMB_X56_Y36_N24
\breg|breg~1493\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1493_combout\ = (\breg|breg~1492_combout\ & (((\breg|breg~404_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|breg~1492_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~372_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1492_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~372_regout\,
	datad => \breg|breg~404_regout\,
	combout => \breg|breg~1493_combout\);

-- Location: LCFF_X57_Y35_N7
\breg|breg~532\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[14]~14_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~532_regout\);

-- Location: LCFF_X56_Y38_N13
\breg|breg~468\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~468_regout\);

-- Location: LCFF_X54_Y37_N13
\breg|breg~500\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~500_regout\);

-- Location: LCFF_X54_Y39_N11
\breg|breg~436\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~436_regout\);

-- Location: LCCOMB_X54_Y37_N12
\breg|breg~1499\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1499_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~500_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~436_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~500_regout\,
	datad => \breg|breg~436_regout\,
	combout => \breg|breg~1499_combout\);

-- Location: LCCOMB_X56_Y38_N12
\breg|breg~1500\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1500_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1499_combout\ & (\breg|breg~532_regout\)) # (!\breg|breg~1499_combout\ & ((\breg|breg~468_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~532_regout\,
	datac => \breg|breg~468_regout\,
	datad => \breg|breg~1499_combout\,
	combout => \breg|breg~1500_combout\);

-- Location: LCFF_X48_Y38_N29
\breg|breg~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~116_regout\);

-- Location: LCFF_X48_Y38_N23
\breg|breg~148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~148_regout\);

-- Location: LCFF_X51_Y38_N17
\breg|breg~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~84_regout\);

-- Location: LCFF_X51_Y38_N3
\breg|breg~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~52_regout\);

-- Location: LCCOMB_X51_Y38_N16
\breg|breg~1496\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1496_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~84_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~52_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~84_regout\,
	datad => \breg|breg~52_regout\,
	combout => \breg|breg~1496_combout\);

-- Location: LCCOMB_X48_Y38_N22
\breg|breg~1497\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1497_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1496_combout\ & ((\breg|breg~148_regout\))) # (!\breg|breg~1496_combout\ & (\breg|breg~116_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~116_regout\,
	datac => \breg|breg~148_regout\,
	datad => \breg|breg~1496_combout\,
	combout => \breg|breg~1497_combout\);

-- Location: LCFF_X54_Y39_N1
\breg|breg~276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~276_regout\);

-- Location: LCFF_X52_Y32_N13
\breg|breg~244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~244_regout\);

-- Location: LCFF_X52_Y39_N23
\breg|breg~180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~180_regout\);

-- Location: LCCOMB_X52_Y32_N12
\breg|breg~1494\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1494_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~244_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~180_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~244_regout\,
	datad => \breg|breg~180_regout\,
	combout => \breg|breg~1494_combout\);

-- Location: LCCOMB_X54_Y39_N0
\breg|breg~1495\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1495_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1494_combout\ & ((\breg|breg~276_regout\))) # (!\breg|breg~1494_combout\ & (\breg|breg~212_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~212_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~276_regout\,
	datad => \breg|breg~1494_combout\,
	combout => \breg|breg~1495_combout\);

-- Location: LCCOMB_X48_Y38_N0
\breg|breg~1498\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1498_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~1495_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1497_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1497_combout\,
	datad => \breg|breg~1495_combout\,
	combout => \breg|breg~1498_combout\);

-- Location: LCCOMB_X48_Y38_N2
\breg|breg~1501\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1501_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1498_combout\ & ((\breg|breg~1500_combout\))) # (!\breg|breg~1498_combout\ & (\breg|breg~1493_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1493_combout\,
	datac => \breg|breg~1500_combout\,
	datad => \breg|breg~1498_combout\,
	combout => \breg|breg~1501_combout\);

-- Location: LCCOMB_X48_Y38_N12
\MuxShamt|MuxShamtExit[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[14]~23_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1501_combout\) # ((\breg|breg~1491_combout\ & \MuxShamt|MuxShamtExit[30]~5_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & (\breg|breg~1491_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \breg|breg~1491_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1501_combout\,
	combout => \MuxShamt|MuxShamtExit[14]~23_combout\);

-- Location: LCCOMB_X44_Y36_N2
\mux_ALUSrc|WriteR[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[14]~20_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(14))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[14]~19_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(14),
	datab => \controle|ULAsrc\(1),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[14]~19_combout\,
	combout => \mux_ALUSrc|WriteR[14]~20_combout\);

-- Location: LCCOMB_X44_Y36_N20
\mux_ALUSrc|WriteR[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(14) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[14]~20_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(14),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[14]~20_combout\,
	combout => \mux_ALUSrc|WriteR\(14));

-- Location: LCCOMB_X41_Y37_N2
\ula|a32~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~25_combout\ = (\MuxShamt|MuxShamtExit[14]~23_combout\) # (\mux_ALUSrc|WriteR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[14]~23_combout\,
	datad => \mux_ALUSrc|WriteR\(14),
	combout => \ula|a32~25_combout\);

-- Location: LCFF_X54_Y39_N21
\breg|breg~279\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~279_regout\);

-- Location: LCFF_X54_Y32_N5
\breg|breg~183\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~183_regout\);

-- Location: LCFF_X54_Y32_N11
\breg|breg~215\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~215_regout\);

-- Location: LCCOMB_X54_Y32_N4
\breg|breg~1880\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1880_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~215_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~183_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~183_regout\,
	datad => \breg|breg~215_regout\,
	combout => \breg|breg~1880_combout\);

-- Location: LCCOMB_X54_Y39_N20
\breg|breg~1881\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1881_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1880_combout\ & ((\breg|breg~279_regout\))) # (!\breg|breg~1880_combout\ & (\breg|breg~247_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~247_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~279_regout\,
	datad => \breg|breg~1880_combout\,
	combout => \breg|breg~1881_combout\);

-- Location: LCFF_X57_Y39_N11
\breg|breg~503\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~503_regout\);

-- Location: LCFF_X57_Y35_N11
\breg|breg~535\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~535_regout\);

-- Location: LCFF_X54_Y39_N15
\breg|breg~439\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~439_regout\);

-- Location: LCFF_X54_Y38_N1
\breg|breg~471\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~471_regout\);

-- Location: LCCOMB_X54_Y39_N14
\breg|breg~1887\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1887_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~471_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~439_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~439_regout\,
	datad => \breg|breg~471_regout\,
	combout => \breg|breg~1887_combout\);

-- Location: LCCOMB_X57_Y35_N10
\breg|breg~1888\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1888_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1887_combout\ & ((\breg|breg~535_regout\))) # (!\breg|breg~1887_combout\ & (\breg|breg~503_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~503_regout\,
	datac => \breg|breg~535_regout\,
	datad => \breg|breg~1887_combout\,
	combout => \breg|breg~1888_combout\);

-- Location: LCFF_X58_Y34_N25
\breg|breg~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~87_regout\);

-- Location: LCFF_X58_Y34_N3
\breg|breg~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~55_regout\);

-- Location: LCFF_X54_Y35_N23
\breg|breg~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[17]~17_combout\,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~119_regout\);

-- Location: LCCOMB_X58_Y34_N2
\breg|breg~1884\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1884_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~119_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~55_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~55_regout\,
	datad => \breg|breg~119_regout\,
	combout => \breg|breg~1884_combout\);

-- Location: LCCOMB_X58_Y34_N24
\breg|breg~1885\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1885_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1884_combout\ & (\breg|breg~151_regout\)) # (!\breg|breg~1884_combout\ & ((\breg|breg~87_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~151_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~87_regout\,
	datad => \breg|breg~1884_combout\,
	combout => \breg|breg~1885_combout\);

-- Location: LCFF_X59_Y35_N15
\breg|breg~343\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~343_regout\);

-- Location: LCFF_X54_Y35_N29
\breg|breg~407\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~407_regout\);

-- Location: LCFF_X59_Y35_N25
\breg|breg~311\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~311_regout\);

-- Location: LCFF_X58_Y37_N9
\breg|breg~375\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~375_regout\);

-- Location: LCCOMB_X59_Y35_N24
\breg|breg~1882\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1882_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~375_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~311_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~311_regout\,
	datad => \breg|breg~375_regout\,
	combout => \breg|breg~1882_combout\);

-- Location: LCCOMB_X54_Y35_N28
\breg|breg~1883\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1883_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1882_combout\ & ((\breg|breg~407_regout\))) # (!\breg|breg~1882_combout\ & (\breg|breg~343_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~343_regout\,
	datac => \breg|breg~407_regout\,
	datad => \breg|breg~1882_combout\,
	combout => \breg|breg~1883_combout\);

-- Location: LCCOMB_X58_Y31_N0
\breg|breg~1886\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1886_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18)) # (\breg|breg~1883_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~1885_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1885_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|breg~1883_combout\,
	combout => \breg|breg~1886_combout\);

-- Location: LCCOMB_X58_Y31_N2
\breg|breg~1889\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1889_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1886_combout\ & ((\breg|breg~1888_combout\))) # (!\breg|breg~1886_combout\ & (\breg|breg~1881_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1881_combout\,
	datac => \breg|breg~1888_combout\,
	datad => \breg|breg~1886_combout\,
	combout => \breg|breg~1889_combout\);

-- Location: LCCOMB_X58_Y31_N20
\breg|regB[17]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[17]~6_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~1879_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (((!\breg|Equal1~0_combout\ & \breg|breg~1889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1879_combout\,
	datab => \breg|Equal1~0_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|breg~1889_combout\,
	combout => \breg|regB[17]~6_combout\);

-- Location: LCCOMB_X58_Y34_N10
\mux_ALUSrc|WriteR[16]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[16]~9_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[16]~8_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[16]~8_combout\,
	combout => \mux_ALUSrc|WriteR[16]~9_combout\);

-- Location: LCCOMB_X58_Y34_N14
\mux_ALUSrc|WriteR[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(16) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[16]~9_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(16),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[16]~9_combout\,
	combout => \mux_ALUSrc|WriteR\(16));

-- Location: LCCOMB_X43_Y32_N26
\ula|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~1_combout\ = (\MuxShamt|MuxShamtExit[16]~21_combout\) # ((\mux_ALUSrc|WriteR\(16)) # ((\controle|ctrula[1]~13_combout\) # (\controle|ctrula[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[16]~21_combout\,
	datab => \mux_ALUSrc|WriteR\(16),
	datac => \controle|ctrula[1]~13_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux15~1_combout\);

-- Location: LCCOMB_X44_Y31_N10
\ula|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~0_combout\ = (\controle|ctrula[0]~11_combout\ & (!\ula|ShiftLeft0~4_combout\ & (!\ula|ShiftLeft0~7_combout\ & \controle|ctrula[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux0~0_combout\);

-- Location: LCCOMB_X51_Y33_N10
\mux_ALUSrc|WriteR[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[0]~0_combout\ = (\controle|ULAsrc\(1) & (((\MI|altsyncram_component|auto_generated|q_a\(0))))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[0]~0_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ULAsrc\(1),
	datab => \controle|comb~0_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(0),
	datad => \breg|regB[0]~0_combout\,
	combout => \mux_ALUSrc|WriteR[0]~0_combout\);

-- Location: LCCOMB_X51_Y33_N4
\mux_ALUSrc|WriteR[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(0) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[0]~0_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(0),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[0]~0_combout\,
	combout => \mux_ALUSrc|WriteR\(0));

-- Location: LCCOMB_X49_Y38_N0
\mux_ALUSrc|WriteR[10]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[10]~31_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[10]~30_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ULAsrc\(1),
	datab => \MI|altsyncram_component|auto_generated|q_a\(10),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[10]~30_combout\,
	combout => \mux_ALUSrc|WriteR[10]~31_combout\);

-- Location: LCCOMB_X49_Y38_N10
\mux_ALUSrc|WriteR[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(10) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[10]~31_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(10),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[10]~31_combout\,
	combout => \mux_ALUSrc|WriteR\(10));

-- Location: LCCOMB_X43_Y37_N24
\ula|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~46_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(10)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(12),
	datab => \mux_ALUSrc|WriteR\(10),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X48_Y37_N24
\ula|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~42_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(9))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(9),
	datab => \mux_ALUSrc|WriteR\(11),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X43_Y37_N26
\ula|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~47_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~42_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~46_combout\,
	datad => \ula|ShiftLeft0~42_combout\,
	combout => \ula|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X44_Y36_N18
\ula|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~59_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(14))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(14),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(16),
	combout => \ula|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X51_Y34_N26
\mux_ALUSrc|WriteR[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[13]~19_combout\ = (\controle|ULAsrc\(1) & (((\MI|altsyncram_component|auto_generated|q_a\(13))))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[13]~18_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ULAsrc\(1),
	datab => \controle|comb~0_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(13),
	datad => \breg|regB[13]~18_combout\,
	combout => \mux_ALUSrc|WriteR[13]~19_combout\);

-- Location: LCCOMB_X51_Y34_N22
\mux_ALUSrc|WriteR[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(13) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[13]~19_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(13),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[13]~19_combout\,
	combout => \mux_ALUSrc|WriteR\(13));

-- Location: LCCOMB_X51_Y34_N16
\ula|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~55_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(13)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(15),
	datab => \mux_ALUSrc|WriteR\(13),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X43_Y35_N22
\ula|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~60_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~55_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~59_combout\,
	datad => \ula|ShiftLeft0~55_combout\,
	combout => \ula|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X42_Y34_N8
\ula|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~61_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~47_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~47_combout\,
	datad => \ula|ShiftLeft0~60_combout\,
	combout => \ula|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X51_Y36_N4
\ula|ShiftLeft0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~9_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\) # ((\MuxShamt|MuxShamtExit[0]~0_combout\) # (\MuxShamt|MuxShamtExit[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X42_Y34_N18
\ula|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~2_combout\ = (\MuxShamt|MuxShamtExit[4]~1_combout\ & (\mux_ALUSrc|WriteR\(0) & ((!\ula|ShiftLeft0~9_combout\)))) # (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (((\ula|ShiftLeft0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \mux_ALUSrc|WriteR\(0),
	datac => \ula|ShiftLeft0~61_combout\,
	datad => \ula|ShiftLeft0~9_combout\,
	combout => \ula|Mux15~2_combout\);

-- Location: LCCOMB_X43_Y32_N12
\ula|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~3_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|Mux15~0_combout\ & (!\MuxShamt|MuxShamtExit[4]~1_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (((\ula|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux15~0_combout\,
	datab => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|Mux15~2_combout\,
	combout => \ula|Mux15~3_combout\);

-- Location: LCCOMB_X43_Y32_N16
\ula|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~6_combout\ = (\ula|Mux15~5_combout\ & (((\ula|Mux0~0_combout\ & \ula|Mux15~3_combout\)) # (!\controle|ctrula[0]~11_combout\))) # (!\ula|Mux15~5_combout\ & (((\ula|Mux0~0_combout\ & \ula|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux15~5_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|Mux0~0_combout\,
	datad => \ula|Mux15~3_combout\,
	combout => \ula|Mux15~6_combout\);

-- Location: LCCOMB_X43_Y32_N18
\ula|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~7_combout\ = (\controle|ctrula[1]~13_combout\ & ((\MuxShamt|MuxShamtExit[16]~21_combout\ & ((\mux_ALUSrc|WriteR\(16)) # (!\controle|ctrula[0]~11_combout\))) # (!\MuxShamt|MuxShamtExit[16]~21_combout\ & (\mux_ALUSrc|WriteR\(16) & 
-- !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[16]~21_combout\,
	datab => \mux_ALUSrc|WriteR\(16),
	datac => \controle|ctrula[1]~13_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux15~7_combout\);

-- Location: LCFF_X53_Y29_N11
\breg|breg~758\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~758_regout\);

-- Location: LCFF_X57_Y29_N19
\breg|breg~1014\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1014_regout\);

-- Location: LCCOMB_X53_Y29_N10
\breg|breg~1443\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1443_combout\ = (\breg|breg~1442_combout\ & (((\breg|breg~1014_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1442_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~758_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1442_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~758_regout\,
	datad => \breg|breg~1014_regout\,
	combout => \breg|breg~1443_combout\);

-- Location: LCFF_X49_Y32_N21
\breg|breg~854\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~854_regout\);

-- Location: LCFF_X50_Y36_N23
\breg|breg~726\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~726_regout\);

-- Location: LCCOMB_X50_Y36_N22
\breg|breg~1444\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1444_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~726_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~598_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~598_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~726_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1444_combout\);

-- Location: LCCOMB_X49_Y32_N20
\breg|breg~1445\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1445_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1444_combout\ & (\breg|breg~982_regout\)) # (!\breg|breg~1444_combout\ & ((\breg|breg~854_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~982_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~854_regout\,
	datad => \breg|breg~1444_combout\,
	combout => \breg|breg~1445_combout\);

-- Location: LCCOMB_X54_Y32_N14
\breg|breg~1448\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1448_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22)) # (\breg|breg~1445_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~1447_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1447_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \MI|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|breg~1445_combout\,
	combout => \breg|breg~1448_combout\);

-- Location: LCFF_X61_Y31_N27
\breg|breg~918\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~918_regout\);

-- Location: LCFF_X61_Y31_N21
\breg|breg~1046\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1046_regout\);

-- Location: LCFF_X58_Y30_N13
\breg|breg~790\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~790_regout\);

-- Location: LCCOMB_X58_Y30_N12
\breg|breg~1449\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1449_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~790_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~662_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~662_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~790_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1449_combout\);

-- Location: LCCOMB_X61_Y31_N20
\breg|breg~1450\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1450_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1449_combout\ & ((\breg|breg~1046_regout\))) # (!\breg|breg~1449_combout\ & (\breg|breg~918_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~918_regout\,
	datac => \breg|breg~1046_regout\,
	datad => \breg|breg~1449_combout\,
	combout => \breg|breg~1450_combout\);

-- Location: LCCOMB_X54_Y32_N8
\breg|breg~1451\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1451_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1448_combout\ & ((\breg|breg~1450_combout\))) # (!\breg|breg~1448_combout\ & (\breg|breg~1443_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1443_combout\,
	datac => \breg|breg~1448_combout\,
	datad => \breg|breg~1450_combout\,
	combout => \breg|breg~1451_combout\);

-- Location: LCFF_X56_Y36_N9
\breg|breg~374\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~374_regout\);

-- Location: LCFF_X59_Y35_N31
\breg|breg~310\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~310_regout\);

-- Location: LCFF_X59_Y35_N29
\breg|breg~342\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~342_regout\);

-- Location: LCCOMB_X59_Y35_N28
\breg|breg~1452\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1452_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~342_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~310_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~310_regout\,
	datac => \breg|breg~342_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1452_combout\);

-- Location: LCCOMB_X56_Y36_N8
\breg|breg~1453\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1453_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1452_combout\ & (\breg|breg~406_regout\)) # (!\breg|breg~1452_combout\ & ((\breg|breg~374_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~406_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~374_regout\,
	datad => \breg|breg~1452_combout\,
	combout => \breg|breg~1453_combout\);

-- Location: LCFF_X54_Y37_N19
\breg|breg~502\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~502_regout\);

-- Location: LCCOMB_X54_Y37_N18
\breg|breg~1459\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1459_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~502_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~438_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~438_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~502_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1459_combout\);

-- Location: LCCOMB_X56_Y33_N16
\breg|breg~1460\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1460_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1459_combout\ & (\breg|breg~534_regout\)) # (!\breg|breg~1459_combout\ & ((\breg|breg~470_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~534_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~470_regout\,
	datad => \breg|breg~1459_combout\,
	combout => \breg|breg~1460_combout\);

-- Location: LCFF_X54_Y32_N27
\breg|breg~214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~214_regout\);

-- Location: LCFF_X56_Y32_N7
\breg|breg~278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~278_regout\);

-- Location: LCCOMB_X54_Y32_N26
\breg|breg~1455\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1455_combout\ = (\breg|breg~1454_combout\ & (((\breg|breg~278_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1454_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~214_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1454_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~214_regout\,
	datad => \breg|breg~278_regout\,
	combout => \breg|breg~1455_combout\);

-- Location: LCFF_X57_Y34_N15
\breg|breg~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~118_regout\);

-- Location: LCFF_X54_Y37_N17
\breg|breg~150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~150_regout\);

-- Location: LCFF_X58_Y32_N7
\breg|breg~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~86_regout\);

-- Location: LCFF_X57_Y34_N9
\breg|breg~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~54_regout\);

-- Location: LCCOMB_X58_Y32_N6
\breg|breg~1456\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1456_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~86_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~54_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~86_regout\,
	datad => \breg|breg~54_regout\,
	combout => \breg|breg~1456_combout\);

-- Location: LCCOMB_X54_Y37_N16
\breg|breg~1457\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1457_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1456_combout\ & ((\breg|breg~150_regout\))) # (!\breg|breg~1456_combout\ & (\breg|breg~118_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~118_regout\,
	datac => \breg|breg~150_regout\,
	datad => \breg|breg~1456_combout\,
	combout => \breg|breg~1457_combout\);

-- Location: LCCOMB_X54_Y32_N22
\breg|breg~1458\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1458_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1455_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1457_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1455_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1457_combout\,
	combout => \breg|breg~1458_combout\);

-- Location: LCCOMB_X54_Y32_N16
\breg|breg~1461\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1461_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1458_combout\ & ((\breg|breg~1460_combout\))) # (!\breg|breg~1458_combout\ & (\breg|breg~1453_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1453_combout\,
	datac => \breg|breg~1460_combout\,
	datad => \breg|breg~1458_combout\,
	combout => \breg|breg~1461_combout\);

-- Location: LCCOMB_X58_Y35_N12
\MuxShamt|MuxShamtExit[16]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[16]~21_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1461_combout\) # ((\breg|breg~1451_combout\ & \MuxShamt|MuxShamtExit[30]~5_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & (\breg|breg~1451_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \breg|breg~1451_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1461_combout\,
	combout => \MuxShamt|MuxShamtExit[16]~21_combout\);

-- Location: LCFF_X52_Y31_N29
\breg|breg~885\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~885_regout\);

-- Location: LCFF_X54_Y30_N29
\breg|breg~1013\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1013_regout\);

-- Location: LCFF_X56_Y30_N19
\breg|breg~629\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~629_regout\);

-- Location: LCFF_X56_Y30_N17
\breg|breg~757\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~757_regout\);

-- Location: LCCOMB_X56_Y30_N16
\breg|breg~1464\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1464_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~757_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~629_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~629_regout\,
	datac => \breg|breg~757_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1464_combout\);

-- Location: LCCOMB_X54_Y30_N28
\breg|breg~1465\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1465_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1464_combout\ & ((\breg|breg~1013_regout\))) # (!\breg|breg~1464_combout\ & (\breg|breg~885_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~885_regout\,
	datac => \breg|breg~1013_regout\,
	datad => \breg|breg~1464_combout\,
	combout => \breg|breg~1465_combout\);

-- Location: LCFF_X52_Y30_N19
\breg|breg~949\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~949_regout\);

-- Location: LCFF_X52_Y30_N17
\breg|breg~565\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~565_regout\);

-- Location: LCFF_X53_Y31_N19
\breg|breg~693\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~693_regout\);

-- Location: LCCOMB_X53_Y31_N18
\breg|breg~1466\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1466_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~693_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~565_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~565_regout\,
	datac => \breg|breg~693_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1466_combout\);

-- Location: LCCOMB_X52_Y30_N18
\breg|breg~1467\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1467_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1466_combout\ & ((\breg|breg~949_regout\))) # (!\breg|breg~1466_combout\ & (\breg|breg~821_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~821_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~949_regout\,
	datad => \breg|breg~1466_combout\,
	combout => \breg|breg~1467_combout\);

-- Location: LCCOMB_X52_Y30_N4
\breg|breg~1468\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1468_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~1465_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1467_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1465_combout\,
	datad => \breg|breg~1467_combout\,
	combout => \breg|breg~1468_combout\);

-- Location: LCFF_X60_Y31_N5
\breg|breg~789\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~789_regout\);

-- Location: LCFF_X59_Y31_N25
\breg|breg~661\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~661_regout\);

-- Location: LCFF_X61_Y31_N31
\breg|breg~917\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~917_regout\);

-- Location: LCCOMB_X61_Y31_N30
\breg|breg~1469\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1469_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~917_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~661_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~661_regout\,
	datac => \breg|breg~917_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1469_combout\);

-- Location: LCCOMB_X60_Y31_N4
\breg|breg~1470\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1470_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1469_combout\ & (\breg|breg~1045_regout\)) # (!\breg|breg~1469_combout\ & ((\breg|breg~789_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1045_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~789_regout\,
	datad => \breg|breg~1469_combout\,
	combout => \breg|breg~1470_combout\);

-- Location: LCFF_X49_Y36_N19
\breg|breg~981\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~981_regout\);

-- Location: LCFF_X50_Y36_N1
\breg|breg~725\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~725_regout\);

-- Location: LCFF_X50_Y36_N27
\breg|breg~853\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~853_regout\);

-- Location: LCFF_X49_Y36_N25
\breg|breg~597\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~597_regout\);

-- Location: LCCOMB_X50_Y36_N26
\breg|breg~1462\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1462_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~853_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~597_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~853_regout\,
	datad => \breg|breg~597_regout\,
	combout => \breg|breg~1462_combout\);

-- Location: LCCOMB_X50_Y36_N0
\breg|breg~1463\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1463_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1462_combout\ & (\breg|breg~981_regout\)) # (!\breg|breg~1462_combout\ & ((\breg|breg~725_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~981_regout\,
	datac => \breg|breg~725_regout\,
	datad => \breg|breg~1462_combout\,
	combout => \breg|breg~1463_combout\);

-- Location: LCCOMB_X52_Y30_N22
\breg|breg~1471\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1471_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1468_combout\ & (\breg|breg~1470_combout\)) # (!\breg|breg~1468_combout\ & ((\breg|breg~1463_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1468_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1468_combout\,
	datac => \breg|breg~1470_combout\,
	datad => \breg|breg~1463_combout\,
	combout => \breg|breg~1471_combout\);

-- Location: LCFF_X52_Y32_N17
\breg|breg~245\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~245_regout\);

-- Location: LCFF_X52_Y32_N3
\breg|breg~213\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~213_regout\);

-- Location: LCCOMB_X52_Y32_N2
\breg|breg~1472\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1472_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~213_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~181_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~181_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~213_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1472_combout\);

-- Location: LCCOMB_X52_Y32_N16
\breg|breg~1473\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1473_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1472_combout\ & (\breg|breg~277_regout\)) # (!\breg|breg~1472_combout\ & ((\breg|breg~245_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~277_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~245_regout\,
	datad => \breg|breg~1472_combout\,
	combout => \breg|breg~1473_combout\);

-- Location: LCFF_X54_Y38_N11
\breg|breg~469\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~469_regout\);

-- Location: LCFF_X56_Y38_N27
\breg|breg~437\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~437_regout\);

-- Location: LCCOMB_X54_Y38_N10
\breg|breg~1479\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1479_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~469_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~437_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~469_regout\,
	datad => \breg|breg~437_regout\,
	combout => \breg|breg~1479_combout\);

-- Location: LCCOMB_X52_Y38_N8
\breg|breg~1480\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1480_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1479_combout\ & ((\breg|breg~533_regout\))) # (!\breg|breg~1479_combout\ & (\breg|breg~501_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~501_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~533_regout\,
	datad => \breg|breg~1479_combout\,
	combout => \breg|breg~1480_combout\);

-- Location: LCFF_X57_Y36_N13
\breg|breg~341\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~341_regout\);

-- Location: LCFF_X56_Y36_N15
\breg|breg~405\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~405_regout\);

-- Location: LCFF_X57_Y36_N31
\breg|breg~309\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~309_regout\);

-- Location: LCFF_X56_Y36_N13
\breg|breg~373\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~373_regout\);

-- Location: LCCOMB_X56_Y36_N12
\breg|breg~1474\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1474_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~373_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~309_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~309_regout\,
	datac => \breg|breg~373_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1474_combout\);

-- Location: LCCOMB_X56_Y36_N14
\breg|breg~1475\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1475_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1474_combout\ & ((\breg|breg~405_regout\))) # (!\breg|breg~1474_combout\ & (\breg|breg~341_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~341_regout\,
	datac => \breg|breg~405_regout\,
	datad => \breg|breg~1474_combout\,
	combout => \breg|breg~1475_combout\);

-- Location: LCFF_X51_Y34_N21
\breg|breg~149\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~149_regout\);

-- Location: LCFF_X53_Y38_N1
\breg|breg~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[15]~15_combout\,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~85_regout\);

-- Location: LCFF_X58_Y32_N17
\breg|breg~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~117_regout\);

-- Location: LCFF_X51_Y34_N7
\breg|breg~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~53_regout\);

-- Location: LCCOMB_X58_Y32_N16
\breg|breg~1476\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1476_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~117_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~53_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~117_regout\,
	datad => \breg|breg~53_regout\,
	combout => \breg|breg~1476_combout\);

-- Location: LCCOMB_X52_Y30_N0
\breg|breg~1477\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1477_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1476_combout\ & (\breg|breg~149_regout\)) # (!\breg|breg~1476_combout\ & ((\breg|breg~85_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~149_regout\,
	datac => \breg|breg~85_regout\,
	datad => \breg|breg~1476_combout\,
	combout => \breg|breg~1477_combout\);

-- Location: LCCOMB_X52_Y30_N26
\breg|breg~1478\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1478_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~1475_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1475_combout\,
	datad => \breg|breg~1477_combout\,
	combout => \breg|breg~1478_combout\);

-- Location: LCCOMB_X52_Y30_N12
\breg|breg~1481\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1481_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1478_combout\ & ((\breg|breg~1480_combout\))) # (!\breg|breg~1478_combout\ & (\breg|breg~1473_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1473_combout\,
	datac => \breg|breg~1480_combout\,
	datad => \breg|breg~1478_combout\,
	combout => \breg|breg~1481_combout\);

-- Location: LCCOMB_X58_Y35_N14
\MuxShamt|MuxShamtExit[15]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[15]~22_combout\ = (\MuxShamt|MuxShamtExit[30]~5_combout\ & ((\breg|breg~1471_combout\) # ((\MuxShamt|MuxShamtExit[30]~6_combout\ & \breg|breg~1481_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~5_combout\ & 
-- (((\MuxShamt|MuxShamtExit[30]~6_combout\ & \breg|breg~1481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datab => \breg|breg~1471_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datad => \breg|breg~1481_combout\,
	combout => \MuxShamt|MuxShamtExit[15]~22_combout\);

-- Location: LCCOMB_X45_Y35_N4
\ula|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~4_combout\ = ((\mux_ALUSrc|WriteR\(2) $ (\MuxShamt|MuxShamtExit[2]~3_combout\ $ (\ula|Add0~3\)))) # (GND)
-- \ula|Add0~5\ = CARRY((\mux_ALUSrc|WriteR\(2) & (\MuxShamt|MuxShamtExit[2]~3_combout\ & !\ula|Add0~3\)) # (!\mux_ALUSrc|WriteR\(2) & ((\MuxShamt|MuxShamtExit[2]~3_combout\) # (!\ula|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(2),
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => VCC,
	cin => \ula|Add0~3\,
	combout => \ula|Add0~4_combout\,
	cout => \ula|Add0~5\);

-- Location: LCCOMB_X45_Y35_N8
\ula|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~8_combout\ = ((\mux_ALUSrc|WriteR\(4) $ (\MuxShamt|MuxShamtExit[4]~1_combout\ $ (\ula|Add0~7\)))) # (GND)
-- \ula|Add0~9\ = CARRY((\mux_ALUSrc|WriteR\(4) & (\MuxShamt|MuxShamtExit[4]~1_combout\ & !\ula|Add0~7\)) # (!\mux_ALUSrc|WriteR\(4) & ((\MuxShamt|MuxShamtExit[4]~1_combout\) # (!\ula|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(4),
	datab => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datad => VCC,
	cin => \ula|Add0~7\,
	combout => \ula|Add0~8_combout\,
	cout => \ula|Add0~9\);

-- Location: LCCOMB_X45_Y35_N12
\ula|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~12_combout\ = ((\MuxShamt|MuxShamtExit[6]~31_combout\ $ (\mux_ALUSrc|WriteR\(6) $ (\ula|Add0~11\)))) # (GND)
-- \ula|Add0~13\ = CARRY((\MuxShamt|MuxShamtExit[6]~31_combout\ & ((!\ula|Add0~11\) # (!\mux_ALUSrc|WriteR\(6)))) # (!\MuxShamt|MuxShamtExit[6]~31_combout\ & (!\mux_ALUSrc|WriteR\(6) & !\ula|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[6]~31_combout\,
	datab => \mux_ALUSrc|WriteR\(6),
	datad => VCC,
	cin => \ula|Add0~11\,
	combout => \ula|Add0~12_combout\,
	cout => \ula|Add0~13\);

-- Location: LCCOMB_X45_Y35_N14
\ula|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~14_combout\ = (\mux_ALUSrc|WriteR\(7) & ((\MuxShamt|MuxShamtExit[7]~30_combout\ & (!\ula|Add0~13\)) # (!\MuxShamt|MuxShamtExit[7]~30_combout\ & ((\ula|Add0~13\) # (GND))))) # (!\mux_ALUSrc|WriteR\(7) & ((\MuxShamt|MuxShamtExit[7]~30_combout\ & 
-- (\ula|Add0~13\ & VCC)) # (!\MuxShamt|MuxShamtExit[7]~30_combout\ & (!\ula|Add0~13\))))
-- \ula|Add0~15\ = CARRY((\mux_ALUSrc|WriteR\(7) & ((!\ula|Add0~13\) # (!\MuxShamt|MuxShamtExit[7]~30_combout\))) # (!\mux_ALUSrc|WriteR\(7) & (!\MuxShamt|MuxShamtExit[7]~30_combout\ & !\ula|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(7),
	datab => \MuxShamt|MuxShamtExit[7]~30_combout\,
	datad => VCC,
	cin => \ula|Add0~13\,
	combout => \ula|Add0~14_combout\,
	cout => \ula|Add0~15\);

-- Location: LCCOMB_X45_Y35_N16
\ula|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~16_combout\ = ((\MuxShamt|MuxShamtExit[8]~29_combout\ $ (\mux_ALUSrc|WriteR\(8) $ (\ula|Add0~15\)))) # (GND)
-- \ula|Add0~17\ = CARRY((\MuxShamt|MuxShamtExit[8]~29_combout\ & ((!\ula|Add0~15\) # (!\mux_ALUSrc|WriteR\(8)))) # (!\MuxShamt|MuxShamtExit[8]~29_combout\ & (!\mux_ALUSrc|WriteR\(8) & !\ula|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[8]~29_combout\,
	datab => \mux_ALUSrc|WriteR\(8),
	datad => VCC,
	cin => \ula|Add0~15\,
	combout => \ula|Add0~16_combout\,
	cout => \ula|Add0~17\);

-- Location: LCCOMB_X45_Y35_N18
\ula|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~18_combout\ = (\mux_ALUSrc|WriteR\(9) & ((\MuxShamt|MuxShamtExit[9]~28_combout\ & (!\ula|Add0~17\)) # (!\MuxShamt|MuxShamtExit[9]~28_combout\ & ((\ula|Add0~17\) # (GND))))) # (!\mux_ALUSrc|WriteR\(9) & ((\MuxShamt|MuxShamtExit[9]~28_combout\ & 
-- (\ula|Add0~17\ & VCC)) # (!\MuxShamt|MuxShamtExit[9]~28_combout\ & (!\ula|Add0~17\))))
-- \ula|Add0~19\ = CARRY((\mux_ALUSrc|WriteR\(9) & ((!\ula|Add0~17\) # (!\MuxShamt|MuxShamtExit[9]~28_combout\))) # (!\mux_ALUSrc|WriteR\(9) & (!\MuxShamt|MuxShamtExit[9]~28_combout\ & !\ula|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(9),
	datab => \MuxShamt|MuxShamtExit[9]~28_combout\,
	datad => VCC,
	cin => \ula|Add0~17\,
	combout => \ula|Add0~18_combout\,
	cout => \ula|Add0~19\);

-- Location: LCCOMB_X45_Y35_N20
\ula|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~20_combout\ = ((\MuxShamt|MuxShamtExit[10]~27_combout\ $ (\mux_ALUSrc|WriteR\(10) $ (\ula|Add0~19\)))) # (GND)
-- \ula|Add0~21\ = CARRY((\MuxShamt|MuxShamtExit[10]~27_combout\ & ((!\ula|Add0~19\) # (!\mux_ALUSrc|WriteR\(10)))) # (!\MuxShamt|MuxShamtExit[10]~27_combout\ & (!\mux_ALUSrc|WriteR\(10) & !\ula|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[10]~27_combout\,
	datab => \mux_ALUSrc|WriteR\(10),
	datad => VCC,
	cin => \ula|Add0~19\,
	combout => \ula|Add0~20_combout\,
	cout => \ula|Add0~21\);

-- Location: LCCOMB_X45_Y35_N22
\ula|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~22_combout\ = (\mux_ALUSrc|WriteR\(11) & ((\MuxShamt|MuxShamtExit[11]~26_combout\ & (!\ula|Add0~21\)) # (!\MuxShamt|MuxShamtExit[11]~26_combout\ & ((\ula|Add0~21\) # (GND))))) # (!\mux_ALUSrc|WriteR\(11) & 
-- ((\MuxShamt|MuxShamtExit[11]~26_combout\ & (\ula|Add0~21\ & VCC)) # (!\MuxShamt|MuxShamtExit[11]~26_combout\ & (!\ula|Add0~21\))))
-- \ula|Add0~23\ = CARRY((\mux_ALUSrc|WriteR\(11) & ((!\ula|Add0~21\) # (!\MuxShamt|MuxShamtExit[11]~26_combout\))) # (!\mux_ALUSrc|WriteR\(11) & (!\MuxShamt|MuxShamtExit[11]~26_combout\ & !\ula|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(11),
	datab => \MuxShamt|MuxShamtExit[11]~26_combout\,
	datad => VCC,
	cin => \ula|Add0~21\,
	combout => \ula|Add0~22_combout\,
	cout => \ula|Add0~23\);

-- Location: LCCOMB_X45_Y35_N24
\ula|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~24_combout\ = ((\mux_ALUSrc|WriteR\(12) $ (\MuxShamt|MuxShamtExit[12]~25_combout\ $ (\ula|Add0~23\)))) # (GND)
-- \ula|Add0~25\ = CARRY((\mux_ALUSrc|WriteR\(12) & (\MuxShamt|MuxShamtExit[12]~25_combout\ & !\ula|Add0~23\)) # (!\mux_ALUSrc|WriteR\(12) & ((\MuxShamt|MuxShamtExit[12]~25_combout\) # (!\ula|Add0~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(12),
	datab => \MuxShamt|MuxShamtExit[12]~25_combout\,
	datad => VCC,
	cin => \ula|Add0~23\,
	combout => \ula|Add0~24_combout\,
	cout => \ula|Add0~25\);

-- Location: LCCOMB_X45_Y35_N26
\ula|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~26_combout\ = (\mux_ALUSrc|WriteR\(13) & ((\MuxShamt|MuxShamtExit[13]~24_combout\ & (!\ula|Add0~25\)) # (!\MuxShamt|MuxShamtExit[13]~24_combout\ & ((\ula|Add0~25\) # (GND))))) # (!\mux_ALUSrc|WriteR\(13) & 
-- ((\MuxShamt|MuxShamtExit[13]~24_combout\ & (\ula|Add0~25\ & VCC)) # (!\MuxShamt|MuxShamtExit[13]~24_combout\ & (!\ula|Add0~25\))))
-- \ula|Add0~27\ = CARRY((\mux_ALUSrc|WriteR\(13) & ((!\ula|Add0~25\) # (!\MuxShamt|MuxShamtExit[13]~24_combout\))) # (!\mux_ALUSrc|WriteR\(13) & (!\MuxShamt|MuxShamtExit[13]~24_combout\ & !\ula|Add0~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(13),
	datab => \MuxShamt|MuxShamtExit[13]~24_combout\,
	datad => VCC,
	cin => \ula|Add0~25\,
	combout => \ula|Add0~26_combout\,
	cout => \ula|Add0~27\);

-- Location: LCCOMB_X45_Y35_N28
\ula|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~28_combout\ = ((\MuxShamt|MuxShamtExit[14]~23_combout\ $ (\mux_ALUSrc|WriteR\(14) $ (\ula|Add0~27\)))) # (GND)
-- \ula|Add0~29\ = CARRY((\MuxShamt|MuxShamtExit[14]~23_combout\ & ((!\ula|Add0~27\) # (!\mux_ALUSrc|WriteR\(14)))) # (!\MuxShamt|MuxShamtExit[14]~23_combout\ & (!\mux_ALUSrc|WriteR\(14) & !\ula|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[14]~23_combout\,
	datab => \mux_ALUSrc|WriteR\(14),
	datad => VCC,
	cin => \ula|Add0~27\,
	combout => \ula|Add0~28_combout\,
	cout => \ula|Add0~29\);

-- Location: LCCOMB_X45_Y34_N0
\ula|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~32_combout\ = ((\mux_ALUSrc|WriteR\(16) $ (\MuxShamt|MuxShamtExit[16]~21_combout\ $ (\ula|Add0~31\)))) # (GND)
-- \ula|Add0~33\ = CARRY((\mux_ALUSrc|WriteR\(16) & (\MuxShamt|MuxShamtExit[16]~21_combout\ & !\ula|Add0~31\)) # (!\mux_ALUSrc|WriteR\(16) & ((\MuxShamt|MuxShamtExit[16]~21_combout\) # (!\ula|Add0~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(16),
	datab => \MuxShamt|MuxShamtExit[16]~21_combout\,
	datad => VCC,
	cin => \ula|Add0~31\,
	combout => \ula|Add0~32_combout\,
	cout => \ula|Add0~33\);

-- Location: LCCOMB_X43_Y32_N4
\ula|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~8_combout\ = (\ula|Mux15~7_combout\ & ((\ula|A_B_sum[16]~32_combout\) # ((\controle|ctrula[1]~13_combout\)))) # (!\ula|Mux15~7_combout\ & (((!\controle|ctrula[1]~13_combout\ & \ula|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|A_B_sum[16]~32_combout\,
	datab => \ula|Mux15~7_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Add0~32_combout\,
	combout => \ula|Mux15~8_combout\);

-- Location: LCCOMB_X43_Y31_N20
\ula|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~9_combout\ = (\controle|ctrula[3]~15_combout\ & (\controle|ctrula[2]~14_combout\)) # (!\controle|ctrula[3]~15_combout\ & ((\controle|ctrula[2]~14_combout\ & (\ula|Mux15~6_combout\)) # (!\controle|ctrula[2]~14_combout\ & 
-- ((\ula|Mux15~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datab => \controle|ctrula[2]~14_combout\,
	datac => \ula|Mux15~6_combout\,
	datad => \ula|Mux15~8_combout\,
	combout => \ula|Mux15~9_combout\);

-- Location: LCCOMB_X49_Y39_N16
\ula|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~10_combout\ = (\controle|ctrula[0]~11_combout\ & \controle|ctrula[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|ctrula[0]~11_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux30~10_combout\);

-- Location: LCCOMB_X44_Y35_N22
\ula|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~20_combout\ = (!\ula|ShiftLeft0~7_combout\ & (!\MuxShamt|MuxShamtExit[4]~1_combout\ & !\ula|ShiftLeft0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~7_combout\,
	datab => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|ShiftRight0~20_combout\);

-- Location: LCFF_X53_Y30_N23
\breg|breg~283\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~283_regout\);

-- Location: LCFF_X52_Y32_N9
\breg|breg~251\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~251_regout\);

-- Location: LCCOMB_X53_Y30_N22
\breg|breg~1353\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1353_combout\ = (\breg|breg~1352_combout\ & (((\breg|breg~283_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|breg~1352_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~251_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1352_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~283_regout\,
	datad => \breg|breg~251_regout\,
	combout => \breg|breg~1353_combout\);

-- Location: LCFF_X58_Y33_N19
\breg|breg~411\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~411_regout\);

-- Location: LCFF_X47_Y33_N29
\breg|breg~347\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~347_regout\);

-- Location: LCCOMB_X58_Y33_N18
\breg|breg~1355\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1355_combout\ = (\breg|breg~1354_combout\ & (((\breg|breg~411_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1354_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~347_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1354_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~411_regout\,
	datad => \breg|breg~347_regout\,
	combout => \breg|breg~1355_combout\);

-- Location: LCFF_X54_Y38_N9
\breg|breg~155\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~155_regout\);

-- Location: LCFF_X58_Y32_N25
\breg|breg~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~123_regout\);

-- Location: LCFF_X47_Y32_N13
\breg|breg~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~59_regout\);

-- Location: LCCOMB_X58_Y32_N24
\breg|breg~1356\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1356_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~123_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~59_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~123_regout\,
	datad => \breg|breg~59_regout\,
	combout => \breg|breg~1356_combout\);

-- Location: LCCOMB_X54_Y38_N8
\breg|breg~1357\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1357_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1356_combout\ & ((\breg|breg~155_regout\))) # (!\breg|breg~1356_combout\ & (\breg|breg~91_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~91_regout\,
	datac => \breg|breg~155_regout\,
	datad => \breg|breg~1356_combout\,
	combout => \breg|breg~1357_combout\);

-- Location: LCCOMB_X48_Y31_N6
\breg|breg~1358\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1358_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1355_combout\) # ((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\MI|altsyncram_component|auto_generated|q_a\(23) & \breg|breg~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1355_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1357_combout\,
	combout => \breg|breg~1358_combout\);

-- Location: LCCOMB_X48_Y31_N24
\breg|breg~1361\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1361_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1358_combout\ & (\breg|breg~1360_combout\)) # (!\breg|breg~1358_combout\ & ((\breg|breg~1353_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1360_combout\,
	datab => \breg|breg~1353_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1358_combout\,
	combout => \breg|breg~1361_combout\);

-- Location: LCFF_X47_Y29_N27
\breg|breg~827\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~827_regout\);

-- Location: LCFF_X48_Y31_N17
\breg|breg~955\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~955_regout\);

-- Location: LCFF_X53_Y31_N13
\breg|breg~699\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~699_regout\);

-- Location: LCCOMB_X53_Y31_N12
\breg|breg~1346\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1346_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~699_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~571_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~571_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~699_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1346_combout\);

-- Location: LCCOMB_X48_Y31_N16
\breg|breg~1347\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1347_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1346_combout\ & ((\breg|breg~955_regout\))) # (!\breg|breg~1346_combout\ & (\breg|breg~827_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~827_regout\,
	datac => \breg|breg~955_regout\,
	datad => \breg|breg~1346_combout\,
	combout => \breg|breg~1347_combout\);

-- Location: LCFF_X54_Y29_N5
\breg|breg~1019\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1019_regout\);

-- Location: LCFF_X53_Y29_N27
\breg|breg~763\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~763_regout\);

-- Location: LCFF_X54_Y29_N19
\breg|breg~635\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~635_regout\);

-- Location: LCCOMB_X53_Y29_N26
\breg|breg~1344\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1344_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~763_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~635_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~763_regout\,
	datad => \breg|breg~635_regout\,
	combout => \breg|breg~1344_combout\);

-- Location: LCCOMB_X54_Y29_N4
\breg|breg~1345\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1345_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1344_combout\ & ((\breg|breg~1019_regout\))) # (!\breg|breg~1344_combout\ & (\breg|breg~891_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~891_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1019_regout\,
	datad => \breg|breg~1344_combout\,
	combout => \breg|breg~1345_combout\);

-- Location: LCCOMB_X48_Y31_N26
\breg|breg~1348\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1348_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~1345_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1347_combout\,
	datad => \breg|breg~1345_combout\,
	combout => \breg|breg~1348_combout\);

-- Location: LCFF_X50_Y32_N13
\breg|breg~987\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~987_regout\);

-- Location: LCFF_X57_Y31_N5
\breg|breg~731\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~731_regout\);

-- Location: LCCOMB_X50_Y32_N12
\breg|breg~1343\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1343_combout\ = (\breg|breg~1342_combout\ & (((\breg|breg~987_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1342_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~731_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1342_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~987_regout\,
	datad => \breg|breg~731_regout\,
	combout => \breg|breg~1343_combout\);

-- Location: LCFF_X58_Y30_N25
\breg|breg~795\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~795_regout\);

-- Location: LCFF_X57_Y31_N7
\breg|breg~1051\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1051_regout\);

-- Location: LCFF_X47_Y33_N25
\breg|breg~923\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[21]~21_combout\,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~923_regout\);

-- Location: LCFF_X58_Y30_N3
\breg|breg~667\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~667_regout\);

-- Location: LCCOMB_X47_Y33_N10
\breg|breg~1349\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1349_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~923_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~667_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~923_regout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|breg~667_regout\,
	combout => \breg|breg~1349_combout\);

-- Location: LCCOMB_X57_Y31_N6
\breg|breg~1350\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1350_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1349_combout\ & ((\breg|breg~1051_regout\))) # (!\breg|breg~1349_combout\ & (\breg|breg~795_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~795_regout\,
	datac => \breg|breg~1051_regout\,
	datad => \breg|breg~1349_combout\,
	combout => \breg|breg~1350_combout\);

-- Location: LCCOMB_X48_Y31_N12
\breg|breg~1351\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1351_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1348_combout\ & ((\breg|breg~1350_combout\))) # (!\breg|breg~1348_combout\ & (\breg|breg~1343_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1348_combout\,
	datac => \breg|breg~1343_combout\,
	datad => \breg|breg~1350_combout\,
	combout => \breg|breg~1351_combout\);

-- Location: LCCOMB_X48_Y31_N10
\MuxShamt|MuxShamtExit[21]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[21]~16_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1361_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1351_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\ & ((\breg|breg~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \breg|breg~1361_combout\,
	datad => \breg|breg~1351_combout\,
	combout => \MuxShamt|MuxShamtExit[21]~16_combout\);

-- Location: LCCOMB_X58_Y34_N18
\mux_ALUSrc|WriteR[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[18]~8_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[18]~7_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[18]~7_combout\,
	combout => \mux_ALUSrc|WriteR[18]~8_combout\);

-- Location: LCCOMB_X58_Y34_N28
\mux_ALUSrc|WriteR[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(18) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[18]~8_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(18),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[18]~8_combout\,
	combout => \mux_ALUSrc|WriteR\(18));

-- Location: LCCOMB_X50_Y30_N8
\mux_ALUSrc|WriteR[20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[20]~5_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[20]~4_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[20]~4_combout\,
	combout => \mux_ALUSrc|WriteR[20]~5_combout\);

-- Location: LCCOMB_X50_Y30_N10
\mux_ALUSrc|WriteR[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(20) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[20]~5_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(20),
	datac => \mux_ALUSrc|WriteR[20]~5_combout\,
	datad => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	combout => \mux_ALUSrc|WriteR\(20));

-- Location: LCCOMB_X42_Y32_N10
\ula|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~71_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(18))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(18),
	datad => \mux_ALUSrc|WriteR\(20),
	combout => \ula|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X42_Y32_N24
\ula|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~75_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~71_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~74_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftLeft0~71_combout\,
	combout => \ula|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X43_Y37_N16
\ula|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~76_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~63_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~63_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~75_combout\,
	combout => \ula|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X44_Y33_N10
\ula|Mux29~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~34_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (\controle|ctrula[0]~11_combout\ & (!\ula|ShiftLeft0~4_combout\ & !\ula|ShiftLeft0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|ShiftLeft0~4_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|Mux29~34_combout\);

-- Location: LCCOMB_X44_Y31_N6
\ula|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~15_combout\ = \controle|ctrula[0]~11_combout\ $ (((!\MuxShamt|MuxShamtExit[4]~1_combout\ & (!\ula|ShiftLeft0~4_combout\ & !\ula|ShiftLeft0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|ShiftLeft0~4_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|Mux13~15_combout\);

-- Location: LCCOMB_X43_Y36_N26
\mux_ALUSrc|WriteR[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[1]~26_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(1))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[1]~25_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(1),
	datab => \controle|ULAsrc\(1),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[1]~25_combout\,
	combout => \mux_ALUSrc|WriteR[1]~26_combout\);

-- Location: LCCOMB_X43_Y36_N14
\mux_ALUSrc|WriteR[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(1) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[1]~26_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(1),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[1]~26_combout\,
	combout => \mux_ALUSrc|WriteR\(1));

-- Location: LCCOMB_X43_Y36_N20
\ula|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~11_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(0)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(1),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(0),
	combout => \ula|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X50_Y38_N10
\mux_ALUSrc|WriteR[2]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[2]~28_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(2))) # (!\controle|ULAsrc\(1) & ((\breg|regB[2]~27_combout\))))) # (!\controle|comb~0_combout\ & 
-- (((\MI|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \controle|ULAsrc\(1),
	datac => \MI|altsyncram_component|auto_generated|q_a\(2),
	datad => \breg|regB[2]~27_combout\,
	combout => \mux_ALUSrc|WriteR[2]~28_combout\);

-- Location: LCCOMB_X50_Y38_N4
\mux_ALUSrc|WriteR[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(2) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[2]~28_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(2),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[2]~28_combout\,
	combout => \mux_ALUSrc|WriteR\(2));

-- Location: LCCOMB_X44_Y38_N8
\ula|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~20_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(2)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(4),
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(2),
	combout => \ula|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X44_Y34_N30
\ula|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~21_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(3))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(3),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(5),
	combout => \ula|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X44_Y38_N26
\ula|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~22_combout\ = (\ula|ShiftLeft0~20_combout\) # ((!\MuxShamt|MuxShamtExit[0]~0_combout\ & \ula|ShiftLeft0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~20_combout\,
	datad => \ula|ShiftLeft0~21_combout\,
	combout => \ula|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X44_Y38_N20
\ula|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~23_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\ula|ShiftLeft0~11_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (((\ula|ShiftLeft0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftLeft0~11_combout\,
	datad => \ula|ShiftLeft0~22_combout\,
	combout => \ula|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X44_Y33_N14
\ula|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~10_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (!\ula|ShiftLeft0~4_combout\ & (\ula|ShiftLeft0~23_combout\ & !\ula|ShiftLeft0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|ShiftLeft0~23_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|Mux10~10_combout\);

-- Location: LCCOMB_X43_Y34_N16
\ula|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~43_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(31)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (((\ula|ShiftRight1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \ula|ShiftRight1~7_combout\,
	combout => \ula|ShiftRight0~43_combout\);

-- Location: LCFF_X48_Y33_N21
\breg|breg~733\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~733_regout\);

-- Location: LCFF_X50_Y32_N25
\breg|breg~989\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~989_regout\);

-- Location: LCFF_X49_Y32_N3
\breg|breg~605\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~605_regout\);

-- Location: LCFF_X49_Y32_N9
\breg|breg~861\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~861_regout\);

-- Location: LCCOMB_X49_Y32_N8
\breg|breg~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1302_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~861_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~605_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~605_regout\,
	datac => \breg|breg~861_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1302_combout\);

-- Location: LCCOMB_X50_Y32_N24
\breg|breg~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1303_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1302_combout\ & ((\breg|breg~989_regout\))) # (!\breg|breg~1302_combout\ & (\breg|breg~733_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~733_regout\,
	datac => \breg|breg~989_regout\,
	datad => \breg|breg~1302_combout\,
	combout => \breg|breg~1303_combout\);

-- Location: LCFF_X58_Y30_N5
\breg|breg~669\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~669_regout\);

-- Location: LCFF_X59_Y30_N9
\breg|breg~925\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~925_regout\);

-- Location: LCCOMB_X59_Y30_N8
\breg|breg~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1309_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~925_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~669_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~669_regout\,
	datac => \breg|breg~925_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1309_combout\);

-- Location: LCFF_X59_Y30_N19
\breg|breg~1053\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1053_regout\);

-- Location: LCCOMB_X59_Y30_N18
\breg|breg~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1310_combout\ = (\breg|breg~1309_combout\ & (((\breg|breg~1053_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|breg~1309_combout\ & (\breg|breg~797_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~797_regout\,
	datab => \breg|breg~1309_combout\,
	datac => \breg|breg~1053_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1310_combout\);

-- Location: LCFF_X57_Y30_N19
\breg|breg~893\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~893_regout\);

-- Location: LCFF_X58_Y29_N13
\breg|breg~765\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~765_regout\);

-- Location: LCCOMB_X58_Y29_N12
\breg|breg~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1304_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~765_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~637_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~637_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~765_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1304_combout\);

-- Location: LCCOMB_X57_Y30_N18
\breg|breg~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1305_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1304_combout\ & (\breg|breg~1021_regout\)) # (!\breg|breg~1304_combout\ & ((\breg|breg~893_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1021_regout\,
	datac => \breg|breg~893_regout\,
	datad => \breg|breg~1304_combout\,
	combout => \breg|breg~1305_combout\);

-- Location: LCFF_X48_Y31_N19
\breg|breg~957\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~957_regout\);

-- Location: LCFF_X51_Y30_N27
\breg|breg~829\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~829_regout\);

-- Location: LCFF_X53_Y31_N11
\breg|breg~701\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~701_regout\);

-- Location: LCFF_X48_Y31_N9
\breg|breg~573\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~573_regout\);

-- Location: LCCOMB_X53_Y31_N10
\breg|breg~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1306_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~701_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~573_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~701_regout\,
	datad => \breg|breg~573_regout\,
	combout => \breg|breg~1306_combout\);

-- Location: LCCOMB_X51_Y30_N26
\breg|breg~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1307_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1306_combout\ & (\breg|breg~957_regout\)) # (!\breg|breg~1306_combout\ & ((\breg|breg~829_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~957_regout\,
	datac => \breg|breg~829_regout\,
	datad => \breg|breg~1306_combout\,
	combout => \breg|breg~1307_combout\);

-- Location: LCCOMB_X57_Y30_N12
\breg|breg~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1308_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~1305_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1307_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1305_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|breg~1307_combout\,
	combout => \breg|breg~1308_combout\);

-- Location: LCCOMB_X57_Y30_N6
\breg|breg~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1311_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1308_combout\ & ((\breg|breg~1310_combout\))) # (!\breg|breg~1308_combout\ & (\breg|breg~1303_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1303_combout\,
	datac => \breg|breg~1310_combout\,
	datad => \breg|breg~1308_combout\,
	combout => \breg|breg~1311_combout\);

-- Location: LCFF_X52_Y38_N25
\breg|breg~541\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~541_regout\);

-- Location: LCFF_X53_Y37_N5
\breg|breg~477\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~477_regout\);

-- Location: LCFF_X53_Y39_N3
\breg|breg~445\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~445_regout\);

-- Location: LCCOMB_X53_Y37_N4
\breg|breg~1319\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1319_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~477_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~445_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~477_regout\,
	datad => \breg|breg~445_regout\,
	combout => \breg|breg~1319_combout\);

-- Location: LCCOMB_X52_Y38_N24
\breg|breg~1320\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1320_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1319_combout\ & ((\breg|breg~541_regout\))) # (!\breg|breg~1319_combout\ & (\breg|breg~509_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~509_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~541_regout\,
	datad => \breg|breg~1319_combout\,
	combout => \breg|breg~1320_combout\);

-- Location: LCFF_X54_Y36_N21
\breg|breg~349\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~349_regout\);

-- Location: LCFF_X57_Y33_N31
\breg|breg~381\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~381_regout\);

-- Location: LCFF_X58_Y33_N25
\breg|breg~317\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~317_regout\);

-- Location: LCCOMB_X57_Y33_N30
\breg|breg~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1314_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~381_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~317_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~381_regout\,
	datad => \breg|breg~317_regout\,
	combout => \breg|breg~1314_combout\);

-- Location: LCCOMB_X54_Y36_N20
\breg|breg~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1315_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1314_combout\ & (\breg|breg~413_regout\)) # (!\breg|breg~1314_combout\ & ((\breg|breg~349_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~413_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~349_regout\,
	datad => \breg|breg~1314_combout\,
	combout => \breg|breg~1315_combout\);

-- Location: LCFF_X57_Y38_N5
\breg|breg~157\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~157_regout\);

-- Location: LCFF_X58_Y32_N5
\breg|breg~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~125_regout\);

-- Location: LCFF_X47_Y32_N19
\breg|breg~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~61_regout\);

-- Location: LCCOMB_X58_Y32_N4
\breg|breg~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1316_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~125_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~61_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~125_regout\,
	datad => \breg|breg~61_regout\,
	combout => \breg|breg~1316_combout\);

-- Location: LCCOMB_X57_Y38_N4
\breg|breg~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1317_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1316_combout\ & ((\breg|breg~157_regout\))) # (!\breg|breg~1316_combout\ & (\breg|breg~93_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~93_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~157_regout\,
	datad => \breg|breg~1316_combout\,
	combout => \breg|breg~1317_combout\);

-- Location: LCCOMB_X57_Y30_N0
\breg|breg~1318\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1318_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~1315_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1315_combout\,
	datad => \breg|breg~1317_combout\,
	combout => \breg|breg~1318_combout\);

-- Location: LCCOMB_X57_Y30_N26
\breg|breg~1321\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1321_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1318_combout\ & ((\breg|breg~1320_combout\))) # (!\breg|breg~1318_combout\ & (\breg|breg~1313_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1313_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1320_combout\,
	datad => \breg|breg~1318_combout\,
	combout => \breg|breg~1321_combout\);

-- Location: LCCOMB_X54_Y33_N0
\MuxShamt|MuxShamtExit[23]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[23]~14_combout\ = (\MuxShamt|MuxShamtExit[30]~5_combout\ & ((\breg|breg~1311_combout\) # ((\MuxShamt|MuxShamtExit[30]~6_combout\ & \breg|breg~1321_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~5_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datac => \breg|breg~1311_combout\,
	datad => \breg|breg~1321_combout\,
	combout => \MuxShamt|MuxShamtExit[23]~14_combout\);

-- Location: LCCOMB_X49_Y38_N14
\ula|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~38_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(8)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(10),
	datab => \mux_ALUSrc|WriteR\(8),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X49_Y38_N16
\ula|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~43_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~38_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~38_combout\,
	datad => \ula|ShiftLeft0~42_combout\,
	combout => \ula|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X45_Y33_N30
\ula|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~57_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~43_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~56_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~43_combout\,
	combout => \ula|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X47_Y31_N14
\ula|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~19_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(25)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(23),
	datac => \mux_ALUSrc|WriteR\(25),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight1~19_combout\);

-- Location: LCFF_X58_Y36_N3
\breg|breg~384\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~384_regout\);

-- Location: LCFF_X58_Y36_N13
\breg|breg~416\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~416_regout\);

-- Location: LCCOMB_X58_Y36_N2
\breg|breg~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1253_combout\ = (\breg|breg~1252_combout\ & (((\breg|breg~416_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|breg~1252_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~384_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1252_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~384_regout\,
	datad => \breg|breg~416_regout\,
	combout => \breg|breg~1253_combout\);

-- Location: LCFF_X57_Y35_N27
\breg|breg~544\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~544_regout\);

-- Location: LCFF_X56_Y33_N5
\breg|breg~480\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~480_regout\);

-- Location: LCFF_X57_Y38_N25
\breg|breg~512\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~512_regout\);

-- Location: LCCOMB_X57_Y38_N24
\breg|breg~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1259_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~512_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~448_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~448_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~512_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1259_combout\);

-- Location: LCCOMB_X56_Y33_N4
\breg|breg~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1260_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1259_combout\ & (\breg|breg~544_regout\)) # (!\breg|breg~1259_combout\ & ((\breg|breg~480_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~544_regout\,
	datac => \breg|breg~480_regout\,
	datad => \breg|breg~1259_combout\,
	combout => \breg|breg~1260_combout\);

-- Location: LCCOMB_X54_Y34_N18
\breg|breg~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1261_combout\ = (\breg|breg~1258_combout\ & (((\breg|breg~1260_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24)))) # (!\breg|breg~1258_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1258_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1253_combout\,
	datad => \breg|breg~1260_combout\,
	combout => \breg|breg~1261_combout\);

-- Location: LCCOMB_X54_Y34_N12
\MuxShamt|MuxShamtExit[26]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[26]~11_combout\ = (\breg|breg~1251_combout\ & ((\MuxShamt|MuxShamtExit[30]~5_combout\) # ((\breg|breg~1261_combout\ & \MuxShamt|MuxShamtExit[30]~6_combout\)))) # (!\breg|breg~1251_combout\ & (\breg|breg~1261_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1251_combout\,
	datab => \breg|breg~1261_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~5_combout\,
	combout => \MuxShamt|MuxShamtExit[26]~11_combout\);

-- Location: LCCOMB_X60_Y34_N10
\mux_ALUSrc|WriteR[26]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[26]~16_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[26]~15_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[26]~15_combout\,
	combout => \mux_ALUSrc|WriteR[26]~16_combout\);

-- Location: LCCOMB_X60_Y34_N22
\mux_ALUSrc|WriteR[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(26) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[26]~16_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(26),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[26]~16_combout\,
	combout => \mux_ALUSrc|WriteR\(26));

-- Location: LCCOMB_X41_Y37_N4
\ula|a32~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~37_combout\ = (\MuxShamt|MuxShamtExit[26]~11_combout\) # (\mux_ALUSrc|WriteR\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[26]~11_combout\,
	datad => \mux_ALUSrc|WriteR\(26),
	combout => \ula|a32~37_combout\);

-- Location: LCCOMB_X42_Y31_N22
\ula|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~5_combout\ = (\controle|ctrula[3]~6_combout\ & (!\controle|ctrula[3]~15_combout\ & ((\controle|ctrula[2]~7_combout\) # (!\controle|ctrula[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~9_combout\,
	datab => \controle|ctrula[3]~6_combout\,
	datac => \controle|ctrula[3]~15_combout\,
	datad => \controle|ctrula[2]~7_combout\,
	combout => \ula|Mux13~5_combout\);

-- Location: LCCOMB_X51_Y36_N8
\ula|Mux29~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~30_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & !\MuxShamt|MuxShamtExit[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|Mux29~30_combout\);

-- Location: LCCOMB_X41_Y36_N28
\ula|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~91_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(26))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \mux_ALUSrc|WriteR\(26),
	datad => \mux_ALUSrc|WriteR\(27),
	combout => \ula|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X41_Y36_N24
\ula|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~1_combout\ = (\ula|Mux2~0_combout\ & (((\ula|ShiftLeft0~76_combout\)) # (!\ula|Mux29~30_combout\))) # (!\ula|Mux2~0_combout\ & (\ula|Mux29~30_combout\ & ((\ula|ShiftLeft0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux2~0_combout\,
	datab => \ula|Mux29~30_combout\,
	datac => \ula|ShiftLeft0~76_combout\,
	datad => \ula|ShiftLeft0~91_combout\,
	combout => \ula|Mux2~1_combout\);

-- Location: LCCOMB_X43_Y34_N30
\ula|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~75_combout\ = (\ula|ShiftRight0~43_combout\ & \ula|ShiftRight0~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~43_combout\,
	datac => \ula|ShiftRight0~78_combout\,
	combout => \ula|ShiftRight0~75_combout\);

-- Location: LCCOMB_X43_Y32_N22
\ula|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~16_combout\ = (\controle|ctrula[1]~13_combout\ & ((\MuxShamt|MuxShamtExit[4]~1_combout\) # (!\controle|ctrula[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux3~16_combout\);

-- Location: LCCOMB_X45_Y38_N8
\ula|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~15_combout\ = ((!\controle|ctrula[0]~11_combout\ & \ula|ShiftRight0~20_combout\)) # (!\controle|ctrula[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|ShiftRight0~20_combout\,
	datad => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux3~15_combout\);

-- Location: LCCOMB_X41_Y34_N6
\ula|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~2_combout\ = (\ula|Mux3~16_combout\ & (((\ula|ShiftRight0~75_combout\ & \ula|Mux3~15_combout\)))) # (!\ula|Mux3~16_combout\ & ((\ula|a32~43_combout\) # ((!\ula|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|a32~43_combout\,
	datab => \ula|ShiftRight0~75_combout\,
	datac => \ula|Mux3~16_combout\,
	datad => \ula|Mux3~15_combout\,
	combout => \ula|Mux2~2_combout\);

-- Location: LCCOMB_X48_Y37_N16
\mux_ALUSrc|WriteR[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[9]~30_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(9))) # (!\controle|ULAsrc\(1) & ((\breg|regB[9]~29_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(9),
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[9]~29_combout\,
	combout => \mux_ALUSrc|WriteR[9]~30_combout\);

-- Location: LCCOMB_X48_Y37_N20
\mux_ALUSrc|WriteR[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(9) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[9]~30_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(9),
	datac => \mux_ALUSrc|WriteR[9]~30_combout\,
	datad => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	combout => \mux_ALUSrc|WriteR\(9));

-- Location: LCCOMB_X43_Y38_N4
\ula|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~33_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(7)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(9),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(7),
	combout => \ula|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X43_Y38_N0
\ula|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~30_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(6)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(8),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(6),
	combout => \ula|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X43_Y38_N14
\ula|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~34_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~30_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~33_combout\,
	datad => \ula|ShiftLeft0~30_combout\,
	combout => \ula|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X43_Y37_N4
\ula|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~49_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(11)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(13),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(11),
	combout => \ula|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X43_Y37_N30
\ula|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~50_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~46_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~46_combout\,
	datad => \ula|ShiftLeft0~49_combout\,
	combout => \ula|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X43_Y37_N0
\ula|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~51_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~34_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~34_combout\,
	datad => \ula|ShiftLeft0~50_combout\,
	combout => \ula|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X44_Y33_N20
\ula|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~95_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~23_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~23_combout\,
	datad => \ula|ShiftLeft0~51_combout\,
	combout => \ula|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X40_Y36_N8
\ula|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~3_combout\ = (\ula|Mux30~10_combout\ & ((\ula|Mux2~2_combout\ & (\ula|Mux2~1_combout\)) # (!\ula|Mux2~2_combout\ & ((\ula|ShiftLeft0~95_combout\))))) # (!\ula|Mux30~10_combout\ & (((\ula|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux30~10_combout\,
	datab => \ula|Mux2~1_combout\,
	datac => \ula|Mux2~2_combout\,
	datad => \ula|ShiftLeft0~95_combout\,
	combout => \ula|Mux2~3_combout\);

-- Location: LCCOMB_X56_Y34_N22
\mux_ALUSrc|WriteR[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[29]~10_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[29]~9_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[29]~9_combout\,
	combout => \mux_ALUSrc|WriteR[29]~10_combout\);

-- Location: LCCOMB_X56_Y34_N24
\mux_ALUSrc|WriteR[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(29) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[29]~10_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(29),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[29]~10_combout\,
	combout => \mux_ALUSrc|WriteR\(29));

-- Location: LCFF_X58_Y36_N27
\breg|breg~419\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~419_regout\);

-- Location: LCFF_X59_Y35_N5
\breg|breg~355\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~355_regout\);

-- Location: LCFF_X59_Y35_N7
\breg|breg~323\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~323_regout\);

-- Location: LCFF_X58_Y36_N1
\breg|breg~387\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~387_regout\);

-- Location: LCCOMB_X58_Y36_N0
\breg|breg~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1194_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~387_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~323_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~323_regout\,
	datac => \breg|breg~387_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1194_combout\);

-- Location: LCCOMB_X59_Y35_N4
\breg|breg~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1195_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1194_combout\ & (\breg|breg~419_regout\)) # (!\breg|breg~1194_combout\ & ((\breg|breg~355_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~419_regout\,
	datac => \breg|breg~355_regout\,
	datad => \breg|breg~1194_combout\,
	combout => \breg|breg~1195_combout\);

-- Location: LCCOMB_X49_Y35_N20
\breg|breg~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1198_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~1195_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1197_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1195_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1198_combout\);

-- Location: LCFF_X52_Y35_N11
\breg|breg~291\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~291_regout\);

-- Location: LCFF_X53_Y35_N7
\breg|breg~227\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~227_regout\);

-- Location: LCCOMB_X53_Y35_N6
\breg|breg~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1192_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~227_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~195_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~195_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~227_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1192_combout\);

-- Location: LCCOMB_X52_Y35_N10
\breg|breg~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1193_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1192_combout\ & ((\breg|breg~291_regout\))) # (!\breg|breg~1192_combout\ & (\breg|breg~259_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~259_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~291_regout\,
	datad => \breg|breg~1192_combout\,
	combout => \breg|breg~1193_combout\);

-- Location: LCFF_X52_Y37_N1
\breg|breg~515\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~515_regout\);

-- Location: LCFF_X53_Y37_N23
\breg|breg~451\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~451_regout\);

-- Location: LCFF_X53_Y37_N21
\breg|breg~483\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~483_regout\);

-- Location: LCCOMB_X53_Y37_N20
\breg|breg~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1199_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~483_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~451_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~451_regout\,
	datac => \breg|breg~483_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1199_combout\);

-- Location: LCCOMB_X52_Y37_N0
\breg|breg~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1200_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1199_combout\ & (\breg|breg~547_regout\)) # (!\breg|breg~1199_combout\ & ((\breg|breg~515_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~547_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~515_regout\,
	datad => \breg|breg~1199_combout\,
	combout => \breg|breg~1200_combout\);

-- Location: LCCOMB_X48_Y35_N0
\breg|breg~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1201_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1198_combout\ & ((\breg|breg~1200_combout\))) # (!\breg|breg~1198_combout\ & (\breg|breg~1193_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1198_combout\,
	datac => \breg|breg~1193_combout\,
	datad => \breg|breg~1200_combout\,
	combout => \breg|breg~1201_combout\);

-- Location: LCFF_X54_Y31_N19
\breg|breg~1059\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1059_regout\);

-- Location: LCFF_X54_Y31_N1
\breg|breg~931\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~931_regout\);

-- Location: LCFF_X58_Y30_N17
\breg|breg~675\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~675_regout\);

-- Location: LCCOMB_X54_Y31_N0
\breg|breg~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1189_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~931_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~675_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~931_regout\,
	datad => \breg|breg~675_regout\,
	combout => \breg|breg~1189_combout\);

-- Location: LCCOMB_X54_Y31_N18
\breg|breg~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1190_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1189_combout\ & ((\breg|breg~1059_regout\))) # (!\breg|breg~1189_combout\ & (\breg|breg~803_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~803_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1059_regout\,
	datad => \breg|breg~1189_combout\,
	combout => \breg|breg~1190_combout\);

-- Location: LCFF_X50_Y33_N3
\breg|breg~867\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~867_regout\);

-- Location: LCFF_X49_Y36_N27
\breg|breg~611\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~611_regout\);

-- Location: LCCOMB_X50_Y33_N2
\breg|breg~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1182_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~867_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~611_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~867_regout\,
	datad => \breg|breg~611_regout\,
	combout => \breg|breg~1182_combout\);

-- Location: LCCOMB_X48_Y33_N16
\breg|breg~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1183_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1182_combout\ & (\breg|breg~995_regout\)) # (!\breg|breg~1182_combout\ & ((\breg|breg~739_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~995_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~739_regout\,
	datad => \breg|breg~1182_combout\,
	combout => \breg|breg~1183_combout\);

-- Location: LCFF_X57_Y29_N23
\breg|breg~1027\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1027_regout\);

-- Location: LCFF_X53_Y32_N23
\breg|breg~899\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~899_regout\);

-- Location: LCFF_X58_Y29_N29
\breg|breg~771\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~771_regout\);

-- Location: LCCOMB_X58_Y29_N28
\breg|breg~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1184_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~771_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~643_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~643_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~771_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1184_combout\);

-- Location: LCCOMB_X53_Y32_N22
\breg|breg~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1185_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1184_combout\ & (\breg|breg~1027_regout\)) # (!\breg|breg~1184_combout\ & ((\breg|breg~899_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1027_regout\,
	datac => \breg|breg~899_regout\,
	datad => \breg|breg~1184_combout\,
	combout => \breg|breg~1185_combout\);

-- Location: LCFF_X48_Y30_N19
\breg|breg~963\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~963_regout\);

-- Location: LCFF_X48_Y30_N17
\breg|breg~835\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~835_regout\);

-- Location: LCFF_X56_Y34_N3
\breg|breg~579\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~579_regout\);

-- Location: LCFF_X56_Y34_N1
\breg|breg~707\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~707_regout\);

-- Location: LCCOMB_X56_Y34_N0
\breg|breg~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1186_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~707_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~579_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~579_regout\,
	datac => \breg|breg~707_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1186_combout\);

-- Location: LCCOMB_X48_Y30_N16
\breg|breg~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1187_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1186_combout\ & (\breg|breg~963_regout\)) # (!\breg|breg~1186_combout\ & ((\breg|breg~835_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~963_regout\,
	datac => \breg|breg~835_regout\,
	datad => \breg|breg~1186_combout\,
	combout => \breg|breg~1187_combout\);

-- Location: LCCOMB_X48_Y30_N28
\breg|breg~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1188_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~1185_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1185_combout\,
	datad => \breg|breg~1187_combout\,
	combout => \breg|breg~1188_combout\);

-- Location: LCCOMB_X48_Y35_N22
\breg|breg~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1191_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1188_combout\ & (\breg|breg~1190_combout\)) # (!\breg|breg~1188_combout\ & ((\breg|breg~1183_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1190_combout\,
	datac => \breg|breg~1183_combout\,
	datad => \breg|breg~1188_combout\,
	combout => \breg|breg~1191_combout\);

-- Location: LCCOMB_X48_Y35_N2
\MuxShamt|MuxShamtExit[29]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[29]~8_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1201_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1191_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \breg|breg~1201_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1191_combout\,
	combout => \MuxShamt|MuxShamtExit[29]~8_combout\);

-- Location: LCCOMB_X48_Y34_N0
\ula|a32~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~44_combout\ = (\mux_ALUSrc|WriteR\(29)) # (\MuxShamt|MuxShamtExit[29]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(29),
	datad => \MuxShamt|MuxShamtExit[29]~8_combout\,
	combout => \ula|a32~44_combout\);

-- Location: LCCOMB_X48_Y34_N4
\ula|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~4_combout\ = (\ula|Mux29~16_combout\ & ((!\ula|ShiftRight0~20_combout\))) # (!\ula|Mux29~16_combout\ & (\controle|ctrula[3]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datac => \ula|Mux29~16_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Mux13~4_combout\);

-- Location: LCFF_X58_Y36_N31
\breg|breg~418\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~418_regout\);

-- Location: LCFF_X59_Y35_N3
\breg|breg~322\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~322_regout\);

-- Location: LCFF_X59_Y35_N9
\breg|breg~354\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~354_regout\);

-- Location: LCCOMB_X59_Y35_N8
\breg|breg~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1212_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~354_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~322_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~322_regout\,
	datac => \breg|breg~354_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1212_combout\);

-- Location: LCCOMB_X58_Y36_N28
\breg|breg~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1213_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1212_combout\ & (\breg|breg~418_regout\)) # (!\breg|breg~1212_combout\ & ((\breg|breg~386_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~418_regout\,
	datac => \breg|breg~386_regout\,
	datad => \breg|breg~1212_combout\,
	combout => \breg|breg~1213_combout\);

-- Location: LCFF_X52_Y34_N23
\breg|breg~546\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~546_regout\);

-- Location: LCFF_X56_Y33_N3
\breg|breg~482\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~482_regout\);

-- Location: LCFF_X52_Y37_N11
\breg|breg~514\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~514_regout\);

-- Location: LCFF_X56_Y37_N11
\breg|breg~450\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~450_regout\);

-- Location: LCCOMB_X52_Y37_N10
\breg|breg~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1219_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~514_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~450_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~514_regout\,
	datad => \breg|breg~450_regout\,
	combout => \breg|breg~1219_combout\);

-- Location: LCCOMB_X56_Y33_N2
\breg|breg~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1220_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1219_combout\ & (\breg|breg~546_regout\)) # (!\breg|breg~1219_combout\ & ((\breg|breg~482_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~546_regout\,
	datac => \breg|breg~482_regout\,
	datad => \breg|breg~1219_combout\,
	combout => \breg|breg~1220_combout\);

-- Location: LCFF_X53_Y32_N27
\breg|breg~258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~258_regout\);

-- Location: LCFF_X56_Y32_N11
\breg|breg~194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~194_regout\);

-- Location: LCCOMB_X53_Y32_N26
\breg|breg~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1214_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~258_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~194_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~258_regout\,
	datad => \breg|breg~194_regout\,
	combout => \breg|breg~1214_combout\);

-- Location: LCFF_X52_Y34_N29
\breg|breg~226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~226_regout\);

-- Location: LCFF_X56_Y32_N21
\breg|breg~290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~290_regout\);

-- Location: LCCOMB_X52_Y34_N28
\breg|breg~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1215_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1214_combout\ & ((\breg|breg~290_regout\))) # (!\breg|breg~1214_combout\ & (\breg|breg~226_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1214_combout\,
	datac => \breg|breg~226_regout\,
	datad => \breg|breg~290_regout\,
	combout => \breg|breg~1215_combout\);

-- Location: LCCOMB_X53_Y34_N8
\breg|breg~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1218_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~1215_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1217_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1215_combout\,
	combout => \breg|breg~1218_combout\);

-- Location: LCCOMB_X48_Y35_N14
\breg|breg~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1221_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1218_combout\ & ((\breg|breg~1220_combout\))) # (!\breg|breg~1218_combout\ & (\breg|breg~1213_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1213_combout\,
	datac => \breg|breg~1220_combout\,
	datad => \breg|breg~1218_combout\,
	combout => \breg|breg~1221_combout\);

-- Location: LCFF_X54_Y31_N15
\breg|breg~1058\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1058_regout\);

-- Location: LCFF_X54_Y31_N13
\breg|breg~930\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~930_regout\);

-- Location: LCCOMB_X54_Y31_N12
\breg|breg~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1210_combout\ = (\breg|breg~1209_combout\ & ((\breg|breg~1058_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1209_combout\ & (((\breg|breg~930_regout\ & \MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1209_combout\,
	datab => \breg|breg~1058_regout\,
	datac => \breg|breg~930_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1210_combout\);

-- Location: LCFF_X50_Y36_N25
\breg|breg~866\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~866_regout\);

-- Location: LCFF_X50_Y36_N11
\breg|breg~738\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~738_regout\);

-- Location: LCCOMB_X50_Y36_N10
\breg|breg~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1204_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~738_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~610_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~610_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~738_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1204_combout\);

-- Location: LCCOMB_X50_Y36_N24
\breg|breg~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1205_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1204_combout\ & (\breg|breg~994_regout\)) # (!\breg|breg~1204_combout\ & ((\breg|breg~866_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~994_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~866_regout\,
	datad => \breg|breg~1204_combout\,
	combout => \breg|breg~1205_combout\);

-- Location: LCFF_X48_Y32_N11
\breg|breg~962\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~962_regout\);

-- Location: LCFF_X51_Y29_N11
\breg|breg~706\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~706_regout\);

-- Location: LCFF_X52_Y33_N13
\breg|breg~834\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~834_regout\);

-- Location: LCFF_X48_Y32_N1
\breg|breg~578\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~578_regout\);

-- Location: LCCOMB_X52_Y33_N12
\breg|breg~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1206_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~834_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~578_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~834_regout\,
	datad => \breg|breg~578_regout\,
	combout => \breg|breg~1206_combout\);

-- Location: LCCOMB_X51_Y29_N10
\breg|breg~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1207_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1206_combout\ & (\breg|breg~962_regout\)) # (!\breg|breg~1206_combout\ & ((\breg|breg~706_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~962_regout\,
	datac => \breg|breg~706_regout\,
	datad => \breg|breg~1206_combout\,
	combout => \breg|breg~1207_combout\);

-- Location: LCCOMB_X53_Y35_N26
\breg|breg~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1208_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~1205_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1205_combout\,
	datad => \breg|breg~1207_combout\,
	combout => \breg|breg~1208_combout\);

-- Location: LCFF_X52_Y29_N9
\breg|breg~642\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[28]~28_combout\,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~642_regout\);

-- Location: LCFF_X53_Y32_N25
\breg|breg~898\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~898_regout\);

-- Location: LCCOMB_X54_Y33_N12
\breg|breg~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1202_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~898_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~642_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~642_regout\,
	datad => \breg|breg~898_regout\,
	combout => \breg|breg~1202_combout\);

-- Location: LCFF_X58_Y29_N9
\breg|breg~770\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~770_regout\);

-- Location: LCCOMB_X58_Y29_N8
\breg|breg~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1203_combout\ = (\breg|breg~1202_combout\ & ((\breg|breg~1026_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|breg~1202_combout\ & (((\breg|breg~770_regout\ & \MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1026_regout\,
	datab => \breg|breg~1202_combout\,
	datac => \breg|breg~770_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1203_combout\);

-- Location: LCCOMB_X48_Y35_N12
\breg|breg~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1211_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1208_combout\ & (\breg|breg~1210_combout\)) # (!\breg|breg~1208_combout\ & ((\breg|breg~1203_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1210_combout\,
	datac => \breg|breg~1208_combout\,
	datad => \breg|breg~1203_combout\,
	combout => \breg|breg~1211_combout\);

-- Location: LCCOMB_X48_Y35_N16
\MuxShamt|MuxShamtExit[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[28]~9_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1221_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1211_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\ & ((\breg|breg~1211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \breg|breg~1221_combout\,
	datad => \breg|breg~1211_combout\,
	combout => \MuxShamt|MuxShamtExit[28]~9_combout\);

-- Location: LCFF_X60_Y31_N1
\breg|breg~801\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~801_regout\);

-- Location: LCFF_X57_Y31_N25
\breg|breg~1057\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1057_regout\);

-- Location: LCFF_X59_Y31_N5
\breg|breg~673\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~673_regout\);

-- Location: LCFF_X59_Y30_N1
\breg|breg~929\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~929_regout\);

-- Location: LCCOMB_X59_Y30_N0
\breg|breg~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1229_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~929_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~673_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~673_regout\,
	datac => \breg|breg~929_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1229_combout\);

-- Location: LCCOMB_X57_Y31_N24
\breg|breg~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1230_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1229_combout\ & ((\breg|breg~1057_regout\))) # (!\breg|breg~1229_combout\ & (\breg|breg~801_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~801_regout\,
	datac => \breg|breg~1057_regout\,
	datad => \breg|breg~1229_combout\,
	combout => \breg|breg~1230_combout\);

-- Location: LCFF_X57_Y29_N27
\breg|breg~1025\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1025_regout\);

-- Location: LCFF_X58_Y29_N21
\breg|breg~769\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~769_regout\);

-- Location: LCCOMB_X58_Y29_N20
\breg|breg~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1224_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~769_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~641_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~641_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~769_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1224_combout\);

-- Location: LCCOMB_X57_Y29_N26
\breg|breg~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1225_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1224_combout\ & ((\breg|breg~1025_regout\))) # (!\breg|breg~1224_combout\ & (\breg|breg~897_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~897_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1025_regout\,
	datad => \breg|breg~1224_combout\,
	combout => \breg|breg~1225_combout\);

-- Location: LCFF_X56_Y31_N29
\breg|breg~577\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~577_regout\);

-- Location: LCFF_X53_Y31_N31
\breg|breg~705\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~705_regout\);

-- Location: LCCOMB_X53_Y31_N30
\breg|breg~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1226_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~705_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~577_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~577_regout\,
	datac => \breg|breg~705_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1226_combout\);

-- Location: LCFF_X52_Y33_N23
\breg|breg~833\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~833_regout\);

-- Location: LCFF_X56_Y31_N23
\breg|breg~961\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~961_regout\);

-- Location: LCCOMB_X52_Y33_N22
\breg|breg~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1227_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1226_combout\ & ((\breg|breg~961_regout\))) # (!\breg|breg~1226_combout\ & (\breg|breg~833_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1226_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1226_combout\,
	datac => \breg|breg~833_regout\,
	datad => \breg|breg~961_regout\,
	combout => \breg|breg~1227_combout\);

-- Location: LCCOMB_X52_Y33_N24
\breg|breg~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1228_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~1225_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1225_combout\,
	datad => \breg|breg~1227_combout\,
	combout => \breg|breg~1228_combout\);

-- Location: LCFF_X50_Y33_N5
\breg|breg~865\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~865_regout\);

-- Location: LCFF_X49_Y36_N17
\breg|breg~609\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~609_regout\);

-- Location: LCCOMB_X50_Y33_N4
\breg|breg~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1222_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~865_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~609_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~865_regout\,
	datad => \breg|breg~609_regout\,
	combout => \breg|breg~1222_combout\);

-- Location: LCFF_X48_Y33_N11
\breg|breg~737\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~737_regout\);

-- Location: LCFF_X49_Y36_N3
\breg|breg~993\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~993_regout\);

-- Location: LCCOMB_X48_Y33_N10
\breg|breg~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1223_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1222_combout\ & ((\breg|breg~993_regout\))) # (!\breg|breg~1222_combout\ & (\breg|breg~737_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1222_combout\,
	datac => \breg|breg~737_regout\,
	datad => \breg|breg~993_regout\,
	combout => \breg|breg~1223_combout\);

-- Location: LCCOMB_X48_Y35_N26
\breg|breg~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1231_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1228_combout\ & (\breg|breg~1230_combout\)) # (!\breg|breg~1228_combout\ & ((\breg|breg~1223_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1230_combout\,
	datac => \breg|breg~1228_combout\,
	datad => \breg|breg~1223_combout\,
	combout => \breg|breg~1231_combout\);

-- Location: LCFF_X53_Y35_N21
\breg|breg~225\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~225_regout\);

-- Location: LCFF_X53_Y35_N31
\breg|breg~193\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~193_regout\);

-- Location: LCCOMB_X53_Y35_N20
\breg|breg~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1232_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~225_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~193_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~225_regout\,
	datad => \breg|breg~193_regout\,
	combout => \breg|breg~1232_combout\);

-- Location: LCCOMB_X53_Y39_N0
\breg|breg~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1233_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1232_combout\ & ((\breg|breg~289_regout\))) # (!\breg|breg~1232_combout\ & (\breg|breg~257_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~257_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~289_regout\,
	datad => \breg|breg~1232_combout\,
	combout => \breg|breg~1233_combout\);

-- Location: LCFF_X57_Y39_N3
\breg|breg~513\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~513_regout\);

-- Location: LCFF_X57_Y35_N1
\breg|breg~545\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~545_regout\);

-- Location: LCFF_X53_Y37_N9
\breg|breg~481\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~481_regout\);

-- Location: LCCOMB_X53_Y37_N8
\breg|breg~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1239_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~481_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~449_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~449_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~481_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1239_combout\);

-- Location: LCCOMB_X57_Y35_N0
\breg|breg~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1240_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1239_combout\ & ((\breg|breg~545_regout\))) # (!\breg|breg~1239_combout\ & (\breg|breg~513_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~513_regout\,
	datac => \breg|breg~545_regout\,
	datad => \breg|breg~1239_combout\,
	combout => \breg|breg~1240_combout\);

-- Location: LCFF_X58_Y36_N9
\breg|breg~417\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~417_regout\);

-- Location: LCFF_X59_Y35_N13
\breg|breg~321\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~321_regout\);

-- Location: LCFF_X41_Y33_N3
\breg|breg~385\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[27]~27_combout\,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~385_regout\);

-- Location: LCCOMB_X53_Y35_N0
\breg|breg~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1234_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~385_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~321_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~321_regout\,
	datad => \breg|breg~385_regout\,
	combout => \breg|breg~1234_combout\);

-- Location: LCCOMB_X58_Y36_N8
\breg|breg~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1235_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1234_combout\ & ((\breg|breg~417_regout\))) # (!\breg|breg~1234_combout\ & (\breg|breg~353_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~353_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~417_regout\,
	datad => \breg|breg~1234_combout\,
	combout => \breg|breg~1235_combout\);

-- Location: LCCOMB_X54_Y33_N6
\breg|breg~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1238_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~1235_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1237_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \MI|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|breg~1235_combout\,
	combout => \breg|breg~1238_combout\);

-- Location: LCCOMB_X48_Y35_N28
\breg|breg~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1241_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1238_combout\ & ((\breg|breg~1240_combout\))) # (!\breg|breg~1238_combout\ & (\breg|breg~1233_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1233_combout\,
	datac => \breg|breg~1240_combout\,
	datad => \breg|breg~1238_combout\,
	combout => \breg|breg~1241_combout\);

-- Location: LCCOMB_X48_Y35_N6
\MuxShamt|MuxShamtExit[27]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[27]~10_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1241_combout\) # ((\breg|breg~1231_combout\ & \MuxShamt|MuxShamtExit[30]~5_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & (\breg|breg~1231_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \breg|breg~1231_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1241_combout\,
	combout => \MuxShamt|MuxShamtExit[27]~10_combout\);

-- Location: LCFF_X58_Y32_N1
\breg|breg~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~126_regout\);

-- Location: LCFF_X58_Y32_N27
\breg|breg~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~94_regout\);

-- Location: LCCOMB_X58_Y32_N26
\breg|breg~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1296_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~94_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~62_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~62_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~94_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1296_combout\);

-- Location: LCCOMB_X58_Y32_N0
\breg|breg~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1297_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1296_combout\ & (\breg|breg~158_regout\)) # (!\breg|breg~1296_combout\ & ((\breg|breg~126_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~158_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~126_regout\,
	datad => \breg|breg~1296_combout\,
	combout => \breg|breg~1297_combout\);

-- Location: LCFF_X57_Y33_N11
\breg|breg~254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~254_regout\);

-- Location: LCFF_X56_Y32_N3
\breg|breg~190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~190_regout\);

-- Location: LCCOMB_X57_Y33_N10
\breg|breg~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1294_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~254_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~190_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~254_regout\,
	datad => \breg|breg~190_regout\,
	combout => \breg|breg~1294_combout\);

-- Location: LCFF_X59_Y33_N27
\breg|breg~222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~222_regout\);

-- Location: LCCOMB_X59_Y33_N26
\breg|breg~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1295_combout\ = (\breg|breg~1294_combout\ & ((\breg|breg~286_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|breg~1294_combout\ & (((\breg|breg~222_regout\ & \MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~286_regout\,
	datab => \breg|breg~1294_combout\,
	datac => \breg|breg~222_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1295_combout\);

-- Location: LCCOMB_X59_Y33_N28
\breg|breg~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1298_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~1295_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1297_combout\,
	datad => \breg|breg~1295_combout\,
	combout => \breg|breg~1298_combout\);

-- Location: LCFF_X57_Y36_N17
\breg|breg~350\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~350_regout\);

-- Location: LCCOMB_X57_Y36_N16
\breg|breg~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1292_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~350_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~318_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~318_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~350_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1292_combout\);

-- Location: LCCOMB_X58_Y36_N18
\breg|breg~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1293_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1292_combout\ & (\breg|breg~414_regout\)) # (!\breg|breg~1292_combout\ & ((\breg|breg~382_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~414_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~382_regout\,
	datad => \breg|breg~1292_combout\,
	combout => \breg|breg~1293_combout\);

-- Location: LCFF_X57_Y35_N15
\breg|breg~542\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[24]~24_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~542_regout\);

-- Location: LCFF_X56_Y33_N31
\breg|breg~478\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~478_regout\);

-- Location: LCFF_X56_Y38_N9
\breg|breg~446\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~446_regout\);

-- Location: LCFF_X57_Y38_N11
\breg|breg~510\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~510_regout\);

-- Location: LCCOMB_X57_Y38_N10
\breg|breg~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1299_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~510_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~446_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~446_regout\,
	datac => \breg|breg~510_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1299_combout\);

-- Location: LCCOMB_X56_Y33_N30
\breg|breg~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1300_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1299_combout\ & (\breg|breg~542_regout\)) # (!\breg|breg~1299_combout\ & ((\breg|breg~478_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~542_regout\,
	datac => \breg|breg~478_regout\,
	datad => \breg|breg~1299_combout\,
	combout => \breg|breg~1300_combout\);

-- Location: LCCOMB_X59_Y33_N22
\breg|breg~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1301_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1298_combout\ & ((\breg|breg~1300_combout\))) # (!\breg|breg~1298_combout\ & (\breg|breg~1293_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1298_combout\,
	datac => \breg|breg~1293_combout\,
	datad => \breg|breg~1300_combout\,
	combout => \breg|breg~1301_combout\);

-- Location: LCCOMB_X54_Y33_N14
\MuxShamt|MuxShamtExit[24]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[24]~13_combout\ = (\breg|breg~1291_combout\ & ((\MuxShamt|MuxShamtExit[30]~5_combout\) # ((\MuxShamt|MuxShamtExit[30]~6_combout\ & \breg|breg~1301_combout\)))) # (!\breg|breg~1291_combout\ & (\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\breg|breg~1301_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1291_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datac => \breg|breg~1301_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~5_combout\,
	combout => \MuxShamt|MuxShamtExit[24]~13_combout\);

-- Location: LCFF_X58_Y37_N19
\breg|breg~348\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~348_regout\);

-- Location: LCCOMB_X58_Y37_N18
\breg|breg~1332\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1332_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~348_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~316_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~316_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~348_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1332_combout\);

-- Location: LCFF_X58_Y33_N3
\breg|breg~412\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~412_regout\);

-- Location: LCCOMB_X58_Y33_N2
\breg|breg~1333\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1333_combout\ = (\breg|breg~1332_combout\ & (((\breg|breg~412_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1332_combout\ & (\breg|breg~380_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~380_regout\,
	datab => \breg|breg~1332_combout\,
	datac => \breg|breg~412_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1333_combout\);

-- Location: LCFF_X56_Y37_N9
\breg|breg~540\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~540_regout\);

-- Location: LCFF_X56_Y33_N11
\breg|breg~476\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~476_regout\);

-- Location: LCCOMB_X56_Y37_N8
\breg|breg~1340\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1340_combout\ = (\breg|breg~1339_combout\ & (((\breg|breg~540_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1339_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~476_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1339_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~540_regout\,
	datad => \breg|breg~476_regout\,
	combout => \breg|breg~1340_combout\);

-- Location: LCFF_X57_Y32_N3
\breg|breg~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~124_regout\);

-- Location: LCFF_X57_Y38_N17
\breg|breg~156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~156_regout\);

-- Location: LCFF_X58_Y32_N31
\breg|breg~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~92_regout\);

-- Location: LCCOMB_X58_Y32_N30
\breg|breg~1336\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1336_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~92_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~60_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~60_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~92_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1336_combout\);

-- Location: LCCOMB_X57_Y38_N16
\breg|breg~1337\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1337_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1336_combout\ & ((\breg|breg~156_regout\))) # (!\breg|breg~1336_combout\ & (\breg|breg~124_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~124_regout\,
	datac => \breg|breg~156_regout\,
	datad => \breg|breg~1336_combout\,
	combout => \breg|breg~1337_combout\);

-- Location: LCFF_X53_Y30_N27
\breg|breg~284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~284_regout\);

-- Location: LCFF_X59_Y33_N25
\breg|breg~220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~220_regout\);

-- Location: LCFF_X57_Y33_N19
\breg|breg~252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~252_regout\);

-- Location: LCFF_X53_Y30_N1
\breg|breg~188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~188_regout\);

-- Location: LCCOMB_X57_Y33_N18
\breg|breg~1334\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1334_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~252_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~188_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~252_regout\,
	datad => \breg|breg~188_regout\,
	combout => \breg|breg~1334_combout\);

-- Location: LCCOMB_X59_Y33_N24
\breg|breg~1335\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1335_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1334_combout\ & (\breg|breg~284_regout\)) # (!\breg|breg~1334_combout\ & ((\breg|breg~220_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~284_regout\,
	datac => \breg|breg~220_regout\,
	datad => \breg|breg~1334_combout\,
	combout => \breg|breg~1335_combout\);

-- Location: LCCOMB_X58_Y33_N12
\breg|breg~1338\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1338_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~1335_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1337_combout\,
	datad => \breg|breg~1335_combout\,
	combout => \breg|breg~1338_combout\);

-- Location: LCCOMB_X58_Y33_N30
\breg|breg~1341\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1341_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1338_combout\ & ((\breg|breg~1340_combout\))) # (!\breg|breg~1338_combout\ & (\breg|breg~1333_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1333_combout\,
	datac => \breg|breg~1340_combout\,
	datad => \breg|breg~1338_combout\,
	combout => \breg|breg~1341_combout\);

-- Location: LCFF_X59_Y30_N13
\breg|breg~924\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~924_regout\);

-- Location: LCFF_X59_Y30_N31
\breg|breg~1052\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1052_regout\);

-- Location: LCFF_X58_Y29_N15
\breg|breg~796\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~796_regout\);

-- Location: LCCOMB_X58_Y29_N14
\breg|breg~1329\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1329_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~796_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~668_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~668_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~796_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1329_combout\);

-- Location: LCCOMB_X59_Y30_N30
\breg|breg~1330\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1330_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1329_combout\ & ((\breg|breg~1052_regout\))) # (!\breg|breg~1329_combout\ & (\breg|breg~924_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~924_regout\,
	datac => \breg|breg~1052_regout\,
	datad => \breg|breg~1329_combout\,
	combout => \breg|breg~1330_combout\);

-- Location: LCFF_X50_Y32_N11
\breg|breg~988\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~988_regout\);

-- Location: LCFF_X49_Y32_N13
\breg|breg~860\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~860_regout\);

-- Location: LCCOMB_X50_Y32_N10
\breg|breg~1325\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1325_combout\ = (\breg|breg~1324_combout\ & (((\breg|breg~988_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24)))) # (!\breg|breg~1324_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~860_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1324_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~988_regout\,
	datad => \breg|breg~860_regout\,
	combout => \breg|breg~1325_combout\);

-- Location: LCFF_X50_Y30_N25
\breg|breg~700\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~700_regout\);

-- Location: LCFF_X51_Y35_N25
\breg|breg~956\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~956_regout\);

-- Location: LCFF_X50_Y30_N19
\breg|breg~572\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~572_regout\);

-- Location: LCFF_X51_Y30_N21
\breg|breg~828\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~828_regout\);

-- Location: LCCOMB_X51_Y30_N20
\breg|breg~1326\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1326_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~828_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~572_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~572_regout\,
	datac => \breg|breg~828_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1326_combout\);

-- Location: LCCOMB_X51_Y35_N24
\breg|breg~1327\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1327_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1326_combout\ & ((\breg|breg~956_regout\))) # (!\breg|breg~1326_combout\ & (\breg|breg~700_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~700_regout\,
	datac => \breg|breg~956_regout\,
	datad => \breg|breg~1326_combout\,
	combout => \breg|breg~1327_combout\);

-- Location: LCCOMB_X58_Y33_N20
\breg|breg~1328\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1328_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1325_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1325_combout\,
	datad => \breg|breg~1327_combout\,
	combout => \breg|breg~1328_combout\);

-- Location: LCFF_X56_Y33_N1
\breg|breg~892\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[22]~22_combout\,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~892_regout\);

-- Location: LCFF_X54_Y29_N13
\breg|breg~636\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~636_regout\);

-- Location: LCCOMB_X54_Y29_N30
\breg|breg~1322\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1322_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~892_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~636_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~892_regout\,
	datac => \breg|breg~636_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1322_combout\);

-- Location: LCCOMB_X53_Y29_N8
\breg|breg~1323\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1323_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1322_combout\ & (\breg|breg~1020_regout\)) # (!\breg|breg~1322_combout\ & ((\breg|breg~764_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1020_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~764_regout\,
	datad => \breg|breg~1322_combout\,
	combout => \breg|breg~1323_combout\);

-- Location: LCCOMB_X58_Y33_N14
\breg|breg~1331\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1331_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1328_combout\ & (\breg|breg~1330_combout\)) # (!\breg|breg~1328_combout\ & ((\breg|breg~1323_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1330_combout\,
	datac => \breg|breg~1328_combout\,
	datad => \breg|breg~1323_combout\,
	combout => \breg|breg~1331_combout\);

-- Location: LCCOMB_X48_Y31_N4
\MuxShamt|MuxShamtExit[22]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[22]~15_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1341_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1331_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\ & ((\breg|breg~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \breg|breg~1341_combout\,
	datad => \breg|breg~1331_combout\,
	combout => \MuxShamt|MuxShamtExit[22]~15_combout\);

-- Location: LCCOMB_X47_Y32_N10
\mux_ALUSrc|WriteR[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[21]~3_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[21]~2_combout\))))) # (!\controle|comb~0_combout\ & 
-- (((\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \controle|ULAsrc\(1),
	datac => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|regB[21]~2_combout\,
	combout => \mux_ALUSrc|WriteR[21]~3_combout\);

-- Location: LCCOMB_X47_Y32_N24
\mux_ALUSrc|WriteR[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(21) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[21]~3_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(21),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[21]~3_combout\,
	combout => \mux_ALUSrc|WriteR\(21));

-- Location: LCFF_X59_Y30_N17
\breg|breg~922\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~922_regout\);

-- Location: LCFF_X59_Y30_N27
\breg|breg~1050\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1050_regout\);

-- Location: LCFF_X58_Y30_N23
\breg|breg~666\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~666_regout\);

-- Location: LCFF_X58_Y30_N29
\breg|breg~794\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~794_regout\);

-- Location: LCCOMB_X58_Y30_N28
\breg|breg~1369\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1369_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~794_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~666_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~666_regout\,
	datac => \breg|breg~794_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1369_combout\);

-- Location: LCCOMB_X59_Y30_N26
\breg|breg~1370\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1370_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1369_combout\ & ((\breg|breg~1050_regout\))) # (!\breg|breg~1369_combout\ & (\breg|breg~922_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~922_regout\,
	datac => \breg|breg~1050_regout\,
	datad => \breg|breg~1369_combout\,
	combout => \breg|breg~1370_combout\);

-- Location: LCFF_X50_Y30_N13
\breg|breg~698\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~698_regout\);

-- Location: LCFF_X51_Y29_N25
\breg|breg~954\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~954_regout\);

-- Location: LCFF_X51_Y30_N23
\breg|breg~826\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~826_regout\);

-- Location: LCCOMB_X51_Y30_N22
\breg|breg~1366\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1366_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~826_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~570_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~570_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~826_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1366_combout\);

-- Location: LCCOMB_X51_Y29_N24
\breg|breg~1367\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1367_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1366_combout\ & ((\breg|breg~954_regout\))) # (!\breg|breg~1366_combout\ & (\breg|breg~698_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~698_regout\,
	datac => \breg|breg~954_regout\,
	datad => \breg|breg~1366_combout\,
	combout => \breg|breg~1367_combout\);

-- Location: LCFF_X50_Y32_N15
\breg|breg~986\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~986_regout\);

-- Location: LCFF_X50_Y36_N19
\breg|breg~730\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~730_regout\);

-- Location: LCCOMB_X50_Y36_N18
\breg|breg~1364\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1364_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~730_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~602_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~602_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~730_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1364_combout\);

-- Location: LCCOMB_X50_Y32_N14
\breg|breg~1365\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1365_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1364_combout\ & ((\breg|breg~986_regout\))) # (!\breg|breg~1364_combout\ & (\breg|breg~858_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~858_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~986_regout\,
	datad => \breg|breg~1364_combout\,
	combout => \breg|breg~1365_combout\);

-- Location: LCCOMB_X53_Y30_N24
\breg|breg~1368\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1368_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~1365_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1367_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1367_combout\,
	datad => \breg|breg~1365_combout\,
	combout => \breg|breg~1368_combout\);

-- Location: LCFF_X54_Y29_N9
\breg|breg~1018\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1018_regout\);

-- Location: LCFF_X53_Y29_N23
\breg|breg~890\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~890_regout\);

-- Location: LCFF_X54_Y29_N7
\breg|breg~634\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~634_regout\);

-- Location: LCCOMB_X53_Y29_N22
\breg|breg~1362\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1362_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~890_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~634_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~890_regout\,
	datad => \breg|breg~634_regout\,
	combout => \breg|breg~1362_combout\);

-- Location: LCCOMB_X53_Y29_N28
\breg|breg~1363\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1363_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1362_combout\ & (\breg|breg~1018_regout\)) # (!\breg|breg~1362_combout\ & ((\breg|breg~762_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1018_regout\,
	datac => \breg|breg~762_regout\,
	datad => \breg|breg~1362_combout\,
	combout => \breg|breg~1363_combout\);

-- Location: LCCOMB_X53_Y30_N10
\breg|breg~1371\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1371_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1368_combout\ & (\breg|breg~1370_combout\)) # (!\breg|breg~1368_combout\ & ((\breg|breg~1363_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1370_combout\,
	datac => \breg|breg~1368_combout\,
	datad => \breg|breg~1363_combout\,
	combout => \breg|breg~1371_combout\);

-- Location: LCFF_X57_Y32_N23
\breg|breg~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~122_regout\);

-- Location: LCFF_X57_Y38_N13
\breg|breg~154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~154_regout\);

-- Location: LCFF_X57_Y32_N17
\breg|breg~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~58_regout\);

-- Location: LCFF_X58_Y32_N19
\breg|breg~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~90_regout\);

-- Location: LCCOMB_X58_Y32_N18
\breg|breg~1376\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1376_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~90_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~58_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~58_regout\,
	datac => \breg|breg~90_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1376_combout\);

-- Location: LCCOMB_X57_Y38_N12
\breg|breg~1377\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1377_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1376_combout\ & ((\breg|breg~154_regout\))) # (!\breg|breg~1376_combout\ & (\breg|breg~122_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~122_regout\,
	datac => \breg|breg~154_regout\,
	datad => \breg|breg~1376_combout\,
	combout => \breg|breg~1377_combout\);

-- Location: LCCOMB_X53_Y30_N8
\breg|breg~1378\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1378_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1375_combout\) # ((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\MI|altsyncram_component|auto_generated|q_a\(24) & \breg|breg~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1375_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \MI|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|breg~1377_combout\,
	combout => \breg|breg~1378_combout\);

-- Location: LCFF_X56_Y33_N13
\breg|breg~474\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~474_regout\);

-- Location: LCFF_X57_Y38_N23
\breg|breg~506\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~506_regout\);

-- Location: LCCOMB_X57_Y38_N22
\breg|breg~1379\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1379_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~506_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~442_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~442_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~506_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1379_combout\);

-- Location: LCCOMB_X56_Y33_N12
\breg|breg~1380\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1380_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1379_combout\ & (\breg|breg~538_regout\)) # (!\breg|breg~1379_combout\ & ((\breg|breg~474_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~538_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~474_regout\,
	datad => \breg|breg~1379_combout\,
	combout => \breg|breg~1380_combout\);

-- Location: LCCOMB_X53_Y30_N18
\breg|breg~1381\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1381_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1378_combout\ & ((\breg|breg~1380_combout\))) # (!\breg|breg~1378_combout\ & (\breg|breg~1373_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1373_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1378_combout\,
	datad => \breg|breg~1380_combout\,
	combout => \breg|breg~1381_combout\);

-- Location: LCCOMB_X48_Y31_N28
\MuxShamt|MuxShamtExit[20]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[20]~17_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1381_combout\) # ((\breg|breg~1371_combout\ & \MuxShamt|MuxShamtExit[30]~5_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & (\breg|breg~1371_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \breg|breg~1371_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1381_combout\,
	combout => \MuxShamt|MuxShamtExit[20]~17_combout\);

-- Location: LCCOMB_X57_Y32_N0
\mux_ALUSrc|WriteR[19]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[19]~6_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[19]~5_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[19]~5_combout\,
	combout => \mux_ALUSrc|WriteR[19]~6_combout\);

-- Location: LCCOMB_X57_Y32_N4
\mux_ALUSrc|WriteR[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(19) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[19]~6_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(19),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[19]~6_combout\,
	combout => \mux_ALUSrc|WriteR\(19));

-- Location: LCFF_X57_Y37_N27
\breg|breg~408\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~408_regout\);

-- Location: LCCOMB_X57_Y37_N26
\breg|breg~1413\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1413_combout\ = (\breg|breg~1412_combout\ & (((\breg|breg~408_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|breg~1412_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~376_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1412_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~408_regout\,
	datad => \breg|breg~376_regout\,
	combout => \breg|breg~1413_combout\);

-- Location: LCFF_X56_Y33_N23
\breg|breg~472\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~472_regout\);

-- Location: LCFF_X47_Y35_N27
\breg|breg~536\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[18]~18_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~536_regout\);

-- Location: LCCOMB_X56_Y33_N22
\breg|breg~1420\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1420_combout\ = (\breg|breg~1419_combout\ & (((\breg|breg~536_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1419_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~472_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1419_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~472_regout\,
	datad => \breg|breg~536_regout\,
	combout => \breg|breg~1420_combout\);

-- Location: LCFF_X54_Y39_N25
\breg|breg~280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~280_regout\);

-- Location: LCFF_X57_Y33_N27
\breg|breg~248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~248_regout\);

-- Location: LCFF_X54_Y32_N1
\breg|breg~184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~184_regout\);

-- Location: LCCOMB_X57_Y33_N26
\breg|breg~1414\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1414_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~248_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~184_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~248_regout\,
	datad => \breg|breg~184_regout\,
	combout => \breg|breg~1414_combout\);

-- Location: LCCOMB_X54_Y39_N24
\breg|breg~1415\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1415_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1414_combout\ & ((\breg|breg~280_regout\))) # (!\breg|breg~1414_combout\ & (\breg|breg~216_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~216_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~280_regout\,
	datad => \breg|breg~1414_combout\,
	combout => \breg|breg~1415_combout\);

-- Location: LCCOMB_X59_Y36_N12
\breg|breg~1418\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1418_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24)) # (\breg|breg~1415_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1417_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1417_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \MI|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|breg~1415_combout\,
	combout => \breg|breg~1418_combout\);

-- Location: LCCOMB_X58_Y35_N0
\breg|breg~1421\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1421_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1418_combout\ & ((\breg|breg~1420_combout\))) # (!\breg|breg~1418_combout\ & (\breg|breg~1413_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1413_combout\,
	datac => \breg|breg~1420_combout\,
	datad => \breg|breg~1418_combout\,
	combout => \breg|breg~1421_combout\);

-- Location: LCCOMB_X58_Y35_N26
\MuxShamt|MuxShamtExit[18]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[18]~19_combout\ = (\breg|breg~1411_combout\ & ((\MuxShamt|MuxShamtExit[30]~5_combout\) # ((\MuxShamt|MuxShamtExit[30]~6_combout\ & \breg|breg~1421_combout\)))) # (!\breg|breg~1411_combout\ & (\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- ((\breg|breg~1421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1411_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1421_combout\,
	combout => \MuxShamt|MuxShamtExit[18]~19_combout\);

-- Location: LCCOMB_X45_Y34_N2
\ula|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~34_combout\ = (\mux_ALUSrc|WriteR\(17) & ((\MuxShamt|MuxShamtExit[17]~20_combout\ & (!\ula|Add0~33\)) # (!\MuxShamt|MuxShamtExit[17]~20_combout\ & ((\ula|Add0~33\) # (GND))))) # (!\mux_ALUSrc|WriteR\(17) & 
-- ((\MuxShamt|MuxShamtExit[17]~20_combout\ & (\ula|Add0~33\ & VCC)) # (!\MuxShamt|MuxShamtExit[17]~20_combout\ & (!\ula|Add0~33\))))
-- \ula|Add0~35\ = CARRY((\mux_ALUSrc|WriteR\(17) & ((!\ula|Add0~33\) # (!\MuxShamt|MuxShamtExit[17]~20_combout\))) # (!\mux_ALUSrc|WriteR\(17) & (!\MuxShamt|MuxShamtExit[17]~20_combout\ & !\ula|Add0~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(17),
	datab => \MuxShamt|MuxShamtExit[17]~20_combout\,
	datad => VCC,
	cin => \ula|Add0~33\,
	combout => \ula|Add0~34_combout\,
	cout => \ula|Add0~35\);

-- Location: LCCOMB_X45_Y34_N4
\ula|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~36_combout\ = ((\mux_ALUSrc|WriteR\(18) $ (\MuxShamt|MuxShamtExit[18]~19_combout\ $ (\ula|Add0~35\)))) # (GND)
-- \ula|Add0~37\ = CARRY((\mux_ALUSrc|WriteR\(18) & (\MuxShamt|MuxShamtExit[18]~19_combout\ & !\ula|Add0~35\)) # (!\mux_ALUSrc|WriteR\(18) & ((\MuxShamt|MuxShamtExit[18]~19_combout\) # (!\ula|Add0~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(18),
	datab => \MuxShamt|MuxShamtExit[18]~19_combout\,
	datad => VCC,
	cin => \ula|Add0~35\,
	combout => \ula|Add0~36_combout\,
	cout => \ula|Add0~37\);

-- Location: LCCOMB_X45_Y34_N6
\ula|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~38_combout\ = (\MuxShamt|MuxShamtExit[19]~18_combout\ & ((\mux_ALUSrc|WriteR\(19) & (!\ula|Add0~37\)) # (!\mux_ALUSrc|WriteR\(19) & (\ula|Add0~37\ & VCC)))) # (!\MuxShamt|MuxShamtExit[19]~18_combout\ & ((\mux_ALUSrc|WriteR\(19) & 
-- ((\ula|Add0~37\) # (GND))) # (!\mux_ALUSrc|WriteR\(19) & (!\ula|Add0~37\))))
-- \ula|Add0~39\ = CARRY((\MuxShamt|MuxShamtExit[19]~18_combout\ & (\mux_ALUSrc|WriteR\(19) & !\ula|Add0~37\)) # (!\MuxShamt|MuxShamtExit[19]~18_combout\ & ((\mux_ALUSrc|WriteR\(19)) # (!\ula|Add0~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[19]~18_combout\,
	datab => \mux_ALUSrc|WriteR\(19),
	datad => VCC,
	cin => \ula|Add0~37\,
	combout => \ula|Add0~38_combout\,
	cout => \ula|Add0~39\);

-- Location: LCCOMB_X45_Y34_N8
\ula|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~40_combout\ = ((\mux_ALUSrc|WriteR\(20) $ (\MuxShamt|MuxShamtExit[20]~17_combout\ $ (\ula|Add0~39\)))) # (GND)
-- \ula|Add0~41\ = CARRY((\mux_ALUSrc|WriteR\(20) & (\MuxShamt|MuxShamtExit[20]~17_combout\ & !\ula|Add0~39\)) # (!\mux_ALUSrc|WriteR\(20) & ((\MuxShamt|MuxShamtExit[20]~17_combout\) # (!\ula|Add0~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(20),
	datab => \MuxShamt|MuxShamtExit[20]~17_combout\,
	datad => VCC,
	cin => \ula|Add0~39\,
	combout => \ula|Add0~40_combout\,
	cout => \ula|Add0~41\);

-- Location: LCCOMB_X45_Y34_N10
\ula|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~42_combout\ = (\MuxShamt|MuxShamtExit[21]~16_combout\ & ((\mux_ALUSrc|WriteR\(21) & (!\ula|Add0~41\)) # (!\mux_ALUSrc|WriteR\(21) & (\ula|Add0~41\ & VCC)))) # (!\MuxShamt|MuxShamtExit[21]~16_combout\ & ((\mux_ALUSrc|WriteR\(21) & 
-- ((\ula|Add0~41\) # (GND))) # (!\mux_ALUSrc|WriteR\(21) & (!\ula|Add0~41\))))
-- \ula|Add0~43\ = CARRY((\MuxShamt|MuxShamtExit[21]~16_combout\ & (\mux_ALUSrc|WriteR\(21) & !\ula|Add0~41\)) # (!\MuxShamt|MuxShamtExit[21]~16_combout\ & ((\mux_ALUSrc|WriteR\(21)) # (!\ula|Add0~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[21]~16_combout\,
	datab => \mux_ALUSrc|WriteR\(21),
	datad => VCC,
	cin => \ula|Add0~41\,
	combout => \ula|Add0~42_combout\,
	cout => \ula|Add0~43\);

-- Location: LCCOMB_X45_Y34_N12
\ula|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~44_combout\ = ((\mux_ALUSrc|WriteR\(22) $ (\MuxShamt|MuxShamtExit[22]~15_combout\ $ (\ula|Add0~43\)))) # (GND)
-- \ula|Add0~45\ = CARRY((\mux_ALUSrc|WriteR\(22) & (\MuxShamt|MuxShamtExit[22]~15_combout\ & !\ula|Add0~43\)) # (!\mux_ALUSrc|WriteR\(22) & ((\MuxShamt|MuxShamtExit[22]~15_combout\) # (!\ula|Add0~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(22),
	datab => \MuxShamt|MuxShamtExit[22]~15_combout\,
	datad => VCC,
	cin => \ula|Add0~43\,
	combout => \ula|Add0~44_combout\,
	cout => \ula|Add0~45\);

-- Location: LCCOMB_X45_Y34_N14
\ula|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~46_combout\ = (\mux_ALUSrc|WriteR\(23) & ((\MuxShamt|MuxShamtExit[23]~14_combout\ & (!\ula|Add0~45\)) # (!\MuxShamt|MuxShamtExit[23]~14_combout\ & ((\ula|Add0~45\) # (GND))))) # (!\mux_ALUSrc|WriteR\(23) & 
-- ((\MuxShamt|MuxShamtExit[23]~14_combout\ & (\ula|Add0~45\ & VCC)) # (!\MuxShamt|MuxShamtExit[23]~14_combout\ & (!\ula|Add0~45\))))
-- \ula|Add0~47\ = CARRY((\mux_ALUSrc|WriteR\(23) & ((!\ula|Add0~45\) # (!\MuxShamt|MuxShamtExit[23]~14_combout\))) # (!\mux_ALUSrc|WriteR\(23) & (!\MuxShamt|MuxShamtExit[23]~14_combout\ & !\ula|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(23),
	datab => \MuxShamt|MuxShamtExit[23]~14_combout\,
	datad => VCC,
	cin => \ula|Add0~45\,
	combout => \ula|Add0~46_combout\,
	cout => \ula|Add0~47\);

-- Location: LCCOMB_X45_Y34_N16
\ula|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~48_combout\ = ((\mux_ALUSrc|WriteR\(24) $ (\MuxShamt|MuxShamtExit[24]~13_combout\ $ (\ula|Add0~47\)))) # (GND)
-- \ula|Add0~49\ = CARRY((\mux_ALUSrc|WriteR\(24) & (\MuxShamt|MuxShamtExit[24]~13_combout\ & !\ula|Add0~47\)) # (!\mux_ALUSrc|WriteR\(24) & ((\MuxShamt|MuxShamtExit[24]~13_combout\) # (!\ula|Add0~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(24),
	datab => \MuxShamt|MuxShamtExit[24]~13_combout\,
	datad => VCC,
	cin => \ula|Add0~47\,
	combout => \ula|Add0~48_combout\,
	cout => \ula|Add0~49\);

-- Location: LCCOMB_X45_Y34_N18
\ula|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~50_combout\ = (\MuxShamt|MuxShamtExit[25]~12_combout\ & ((\mux_ALUSrc|WriteR\(25) & (!\ula|Add0~49\)) # (!\mux_ALUSrc|WriteR\(25) & (\ula|Add0~49\ & VCC)))) # (!\MuxShamt|MuxShamtExit[25]~12_combout\ & ((\mux_ALUSrc|WriteR\(25) & 
-- ((\ula|Add0~49\) # (GND))) # (!\mux_ALUSrc|WriteR\(25) & (!\ula|Add0~49\))))
-- \ula|Add0~51\ = CARRY((\MuxShamt|MuxShamtExit[25]~12_combout\ & (\mux_ALUSrc|WriteR\(25) & !\ula|Add0~49\)) # (!\MuxShamt|MuxShamtExit[25]~12_combout\ & ((\mux_ALUSrc|WriteR\(25)) # (!\ula|Add0~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[25]~12_combout\,
	datab => \mux_ALUSrc|WriteR\(25),
	datad => VCC,
	cin => \ula|Add0~49\,
	combout => \ula|Add0~50_combout\,
	cout => \ula|Add0~51\);

-- Location: LCCOMB_X45_Y34_N20
\ula|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~52_combout\ = ((\MuxShamt|MuxShamtExit[26]~11_combout\ $ (\mux_ALUSrc|WriteR\(26) $ (\ula|Add0~51\)))) # (GND)
-- \ula|Add0~53\ = CARRY((\MuxShamt|MuxShamtExit[26]~11_combout\ & ((!\ula|Add0~51\) # (!\mux_ALUSrc|WriteR\(26)))) # (!\MuxShamt|MuxShamtExit[26]~11_combout\ & (!\mux_ALUSrc|WriteR\(26) & !\ula|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[26]~11_combout\,
	datab => \mux_ALUSrc|WriteR\(26),
	datad => VCC,
	cin => \ula|Add0~51\,
	combout => \ula|Add0~52_combout\,
	cout => \ula|Add0~53\);

-- Location: LCCOMB_X45_Y34_N22
\ula|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~54_combout\ = (\mux_ALUSrc|WriteR\(27) & ((\MuxShamt|MuxShamtExit[27]~10_combout\ & (!\ula|Add0~53\)) # (!\MuxShamt|MuxShamtExit[27]~10_combout\ & ((\ula|Add0~53\) # (GND))))) # (!\mux_ALUSrc|WriteR\(27) & 
-- ((\MuxShamt|MuxShamtExit[27]~10_combout\ & (\ula|Add0~53\ & VCC)) # (!\MuxShamt|MuxShamtExit[27]~10_combout\ & (!\ula|Add0~53\))))
-- \ula|Add0~55\ = CARRY((\mux_ALUSrc|WriteR\(27) & ((!\ula|Add0~53\) # (!\MuxShamt|MuxShamtExit[27]~10_combout\))) # (!\mux_ALUSrc|WriteR\(27) & (!\MuxShamt|MuxShamtExit[27]~10_combout\ & !\ula|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(27),
	datab => \MuxShamt|MuxShamtExit[27]~10_combout\,
	datad => VCC,
	cin => \ula|Add0~53\,
	combout => \ula|Add0~54_combout\,
	cout => \ula|Add0~55\);

-- Location: LCCOMB_X45_Y34_N24
\ula|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~56_combout\ = ((\mux_ALUSrc|WriteR\(28) $ (\MuxShamt|MuxShamtExit[28]~9_combout\ $ (\ula|Add0~55\)))) # (GND)
-- \ula|Add0~57\ = CARRY((\mux_ALUSrc|WriteR\(28) & (\MuxShamt|MuxShamtExit[28]~9_combout\ & !\ula|Add0~55\)) # (!\mux_ALUSrc|WriteR\(28) & ((\MuxShamt|MuxShamtExit[28]~9_combout\) # (!\ula|Add0~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(28),
	datab => \MuxShamt|MuxShamtExit[28]~9_combout\,
	datad => VCC,
	cin => \ula|Add0~55\,
	combout => \ula|Add0~56_combout\,
	cout => \ula|Add0~57\);

-- Location: LCCOMB_X45_Y34_N26
\ula|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~58_combout\ = (\mux_ALUSrc|WriteR\(29) & ((\MuxShamt|MuxShamtExit[29]~8_combout\ & (!\ula|Add0~57\)) # (!\MuxShamt|MuxShamtExit[29]~8_combout\ & ((\ula|Add0~57\) # (GND))))) # (!\mux_ALUSrc|WriteR\(29) & ((\MuxShamt|MuxShamtExit[29]~8_combout\ & 
-- (\ula|Add0~57\ & VCC)) # (!\MuxShamt|MuxShamtExit[29]~8_combout\ & (!\ula|Add0~57\))))
-- \ula|Add0~59\ = CARRY((\mux_ALUSrc|WriteR\(29) & ((!\ula|Add0~57\) # (!\MuxShamt|MuxShamtExit[29]~8_combout\))) # (!\mux_ALUSrc|WriteR\(29) & (!\MuxShamt|MuxShamtExit[29]~8_combout\ & !\ula|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(29),
	datab => \MuxShamt|MuxShamtExit[29]~8_combout\,
	datad => VCC,
	cin => \ula|Add0~57\,
	combout => \ula|Add0~58_combout\,
	cout => \ula|Add0~59\);

-- Location: LCCOMB_X57_Y32_N10
\mux_ALUSrc|WriteR[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[17]~7_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[17]~6_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|comb~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[17]~6_combout\,
	combout => \mux_ALUSrc|WriteR[17]~7_combout\);

-- Location: LCCOMB_X57_Y32_N14
\mux_ALUSrc|WriteR[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(17) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[17]~7_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(17),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[17]~7_combout\,
	combout => \mux_ALUSrc|WriteR\(17));

-- Location: LCFF_X51_Y32_N23
\breg|breg~267\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~267_regout\);

-- Location: LCFF_X52_Y39_N5
\breg|breg~203\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~203_regout\);

-- Location: LCFF_X52_Y39_N31
\breg|breg~171\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~171_regout\);

-- Location: LCCOMB_X52_Y39_N30
\breg|breg~1672\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1672_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~203_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~171_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~203_regout\,
	datac => \breg|breg~171_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1672_combout\);

-- Location: LCCOMB_X51_Y32_N22
\breg|breg~1673\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1673_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1672_combout\ & ((\breg|breg~267_regout\))) # (!\breg|breg~1672_combout\ & (\breg|breg~235_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~235_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~267_regout\,
	datad => \breg|breg~1672_combout\,
	combout => \breg|breg~1673_combout\);

-- Location: LCFF_X54_Y36_N19
\breg|breg~331\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~331_regout\);

-- Location: LCFF_X50_Y39_N27
\breg|breg~395\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~395_regout\);

-- Location: LCFF_X57_Y33_N15
\breg|breg~363\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~363_regout\);

-- Location: LCFF_X54_Y36_N13
\breg|breg~299\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~299_regout\);

-- Location: LCCOMB_X57_Y33_N14
\breg|breg~1674\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1674_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~363_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~299_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~363_regout\,
	datad => \breg|breg~299_regout\,
	combout => \breg|breg~1674_combout\);

-- Location: LCCOMB_X50_Y39_N26
\breg|breg~1675\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1675_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1674_combout\ & ((\breg|breg~395_regout\))) # (!\breg|breg~1674_combout\ & (\breg|breg~331_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~331_regout\,
	datac => \breg|breg~395_regout\,
	datad => \breg|breg~1674_combout\,
	combout => \breg|breg~1675_combout\);

-- Location: LCFF_X51_Y39_N31
\breg|breg~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~139_regout\);

-- Location: LCFF_X50_Y39_N29
\breg|breg~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~75_regout\);

-- Location: LCFF_X58_Y32_N11
\breg|breg~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~107_regout\);

-- Location: LCFF_X51_Y39_N29
\breg|breg~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~43_regout\);

-- Location: LCCOMB_X58_Y32_N10
\breg|breg~1676\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1676_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~107_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~43_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~107_regout\,
	datad => \breg|breg~43_regout\,
	combout => \breg|breg~1676_combout\);

-- Location: LCCOMB_X50_Y39_N28
\breg|breg~1677\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1677_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1676_combout\ & (\breg|breg~139_regout\)) # (!\breg|breg~1676_combout\ & ((\breg|breg~75_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~139_regout\,
	datac => \breg|breg~75_regout\,
	datad => \breg|breg~1676_combout\,
	combout => \breg|breg~1677_combout\);

-- Location: LCCOMB_X50_Y39_N6
\breg|breg~1678\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1678_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1675_combout\) # ((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\MI|altsyncram_component|auto_generated|q_a\(23) & \breg|breg~1677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1675_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1677_combout\,
	combout => \breg|breg~1678_combout\);

-- Location: LCCOMB_X50_Y39_N0
\breg|breg~1681\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1681_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1678_combout\ & (\breg|breg~1680_combout\)) # (!\breg|breg~1678_combout\ & ((\breg|breg~1673_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1680_combout\,
	datab => \breg|breg~1673_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1678_combout\,
	combout => \breg|breg~1681_combout\);

-- Location: LCCOMB_X50_Y39_N10
\MuxShamt|MuxShamtExit[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[5]~32_combout\ = (\breg|breg~1671_combout\ & ((\MuxShamt|MuxShamtExit[30]~5_combout\) # ((\MuxShamt|MuxShamtExit[30]~6_combout\ & \breg|breg~1681_combout\)))) # (!\breg|breg~1671_combout\ & (\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- ((\breg|breg~1681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1671_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datad => \breg|breg~1681_combout\,
	combout => \MuxShamt|MuxShamtExit[5]~32_combout\);

-- Location: LCCOMB_X47_Y37_N0
\ula|A_B_sum[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[0]~0_combout\ = (\mux_ALUSrc|WriteR\(0) & (\MuxShamt|MuxShamtExit[0]~0_combout\ $ (VCC))) # (!\mux_ALUSrc|WriteR\(0) & (\MuxShamt|MuxShamtExit[0]~0_combout\ & VCC))
-- \ula|A_B_sum[0]~1\ = CARRY((\mux_ALUSrc|WriteR\(0) & \MuxShamt|MuxShamtExit[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(0),
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => VCC,
	combout => \ula|A_B_sum[0]~0_combout\,
	cout => \ula|A_B_sum[0]~1\);

-- Location: LCCOMB_X47_Y37_N2
\ula|A_B_sum[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[1]~2_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(1) & (\ula|A_B_sum[0]~1\ & VCC)) # (!\mux_ALUSrc|WriteR\(1) & (!\ula|A_B_sum[0]~1\)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(1) & 
-- (!\ula|A_B_sum[0]~1\)) # (!\mux_ALUSrc|WriteR\(1) & ((\ula|A_B_sum[0]~1\) # (GND)))))
-- \ula|A_B_sum[1]~3\ = CARRY((\MuxShamt|MuxShamtExit[1]~2_combout\ & (!\mux_ALUSrc|WriteR\(1) & !\ula|A_B_sum[0]~1\)) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((!\ula|A_B_sum[0]~1\) # (!\mux_ALUSrc|WriteR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(1),
	datad => VCC,
	cin => \ula|A_B_sum[0]~1\,
	combout => \ula|A_B_sum[1]~2_combout\,
	cout => \ula|A_B_sum[1]~3\);

-- Location: LCCOMB_X47_Y37_N6
\ula|A_B_sum[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[3]~6_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\mux_ALUSrc|WriteR\(3) & (\ula|A_B_sum[2]~5\ & VCC)) # (!\mux_ALUSrc|WriteR\(3) & (!\ula|A_B_sum[2]~5\)))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\mux_ALUSrc|WriteR\(3) & 
-- (!\ula|A_B_sum[2]~5\)) # (!\mux_ALUSrc|WriteR\(3) & ((\ula|A_B_sum[2]~5\) # (GND)))))
-- \ula|A_B_sum[3]~7\ = CARRY((\MuxShamt|MuxShamtExit[3]~4_combout\ & (!\mux_ALUSrc|WriteR\(3) & !\ula|A_B_sum[2]~5\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((!\ula|A_B_sum[2]~5\) # (!\mux_ALUSrc|WriteR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \mux_ALUSrc|WriteR\(3),
	datad => VCC,
	cin => \ula|A_B_sum[2]~5\,
	combout => \ula|A_B_sum[3]~6_combout\,
	cout => \ula|A_B_sum[3]~7\);

-- Location: LCCOMB_X47_Y37_N8
\ula|A_B_sum[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[4]~8_combout\ = ((\MuxShamt|MuxShamtExit[4]~1_combout\ $ (\mux_ALUSrc|WriteR\(4) $ (!\ula|A_B_sum[3]~7\)))) # (GND)
-- \ula|A_B_sum[4]~9\ = CARRY((\MuxShamt|MuxShamtExit[4]~1_combout\ & ((\mux_ALUSrc|WriteR\(4)) # (!\ula|A_B_sum[3]~7\))) # (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (\mux_ALUSrc|WriteR\(4) & !\ula|A_B_sum[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \mux_ALUSrc|WriteR\(4),
	datad => VCC,
	cin => \ula|A_B_sum[3]~7\,
	combout => \ula|A_B_sum[4]~8_combout\,
	cout => \ula|A_B_sum[4]~9\);

-- Location: LCCOMB_X47_Y37_N10
\ula|A_B_sum[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[5]~10_combout\ = (\mux_ALUSrc|WriteR\(5) & ((\MuxShamt|MuxShamtExit[5]~32_combout\ & (\ula|A_B_sum[4]~9\ & VCC)) # (!\MuxShamt|MuxShamtExit[5]~32_combout\ & (!\ula|A_B_sum[4]~9\)))) # (!\mux_ALUSrc|WriteR\(5) & 
-- ((\MuxShamt|MuxShamtExit[5]~32_combout\ & (!\ula|A_B_sum[4]~9\)) # (!\MuxShamt|MuxShamtExit[5]~32_combout\ & ((\ula|A_B_sum[4]~9\) # (GND)))))
-- \ula|A_B_sum[5]~11\ = CARRY((\mux_ALUSrc|WriteR\(5) & (!\MuxShamt|MuxShamtExit[5]~32_combout\ & !\ula|A_B_sum[4]~9\)) # (!\mux_ALUSrc|WriteR\(5) & ((!\ula|A_B_sum[4]~9\) # (!\MuxShamt|MuxShamtExit[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(5),
	datab => \MuxShamt|MuxShamtExit[5]~32_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[4]~9\,
	combout => \ula|A_B_sum[5]~10_combout\,
	cout => \ula|A_B_sum[5]~11\);

-- Location: LCCOMB_X47_Y37_N12
\ula|A_B_sum[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[6]~12_combout\ = ((\MuxShamt|MuxShamtExit[6]~31_combout\ $ (\mux_ALUSrc|WriteR\(6) $ (!\ula|A_B_sum[5]~11\)))) # (GND)
-- \ula|A_B_sum[6]~13\ = CARRY((\MuxShamt|MuxShamtExit[6]~31_combout\ & ((\mux_ALUSrc|WriteR\(6)) # (!\ula|A_B_sum[5]~11\))) # (!\MuxShamt|MuxShamtExit[6]~31_combout\ & (\mux_ALUSrc|WriteR\(6) & !\ula|A_B_sum[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[6]~31_combout\,
	datab => \mux_ALUSrc|WriteR\(6),
	datad => VCC,
	cin => \ula|A_B_sum[5]~11\,
	combout => \ula|A_B_sum[6]~12_combout\,
	cout => \ula|A_B_sum[6]~13\);

-- Location: LCCOMB_X47_Y37_N14
\ula|A_B_sum[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[7]~14_combout\ = (\MuxShamt|MuxShamtExit[7]~30_combout\ & ((\mux_ALUSrc|WriteR\(7) & (\ula|A_B_sum[6]~13\ & VCC)) # (!\mux_ALUSrc|WriteR\(7) & (!\ula|A_B_sum[6]~13\)))) # (!\MuxShamt|MuxShamtExit[7]~30_combout\ & ((\mux_ALUSrc|WriteR\(7) & 
-- (!\ula|A_B_sum[6]~13\)) # (!\mux_ALUSrc|WriteR\(7) & ((\ula|A_B_sum[6]~13\) # (GND)))))
-- \ula|A_B_sum[7]~15\ = CARRY((\MuxShamt|MuxShamtExit[7]~30_combout\ & (!\mux_ALUSrc|WriteR\(7) & !\ula|A_B_sum[6]~13\)) # (!\MuxShamt|MuxShamtExit[7]~30_combout\ & ((!\ula|A_B_sum[6]~13\) # (!\mux_ALUSrc|WriteR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[7]~30_combout\,
	datab => \mux_ALUSrc|WriteR\(7),
	datad => VCC,
	cin => \ula|A_B_sum[6]~13\,
	combout => \ula|A_B_sum[7]~14_combout\,
	cout => \ula|A_B_sum[7]~15\);

-- Location: LCCOMB_X47_Y37_N16
\ula|A_B_sum[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[8]~16_combout\ = ((\mux_ALUSrc|WriteR\(8) $ (\MuxShamt|MuxShamtExit[8]~29_combout\ $ (!\ula|A_B_sum[7]~15\)))) # (GND)
-- \ula|A_B_sum[8]~17\ = CARRY((\mux_ALUSrc|WriteR\(8) & ((\MuxShamt|MuxShamtExit[8]~29_combout\) # (!\ula|A_B_sum[7]~15\))) # (!\mux_ALUSrc|WriteR\(8) & (\MuxShamt|MuxShamtExit[8]~29_combout\ & !\ula|A_B_sum[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(8),
	datab => \MuxShamt|MuxShamtExit[8]~29_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[7]~15\,
	combout => \ula|A_B_sum[8]~16_combout\,
	cout => \ula|A_B_sum[8]~17\);

-- Location: LCCOMB_X47_Y37_N18
\ula|A_B_sum[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[9]~18_combout\ = (\MuxShamt|MuxShamtExit[9]~28_combout\ & ((\mux_ALUSrc|WriteR\(9) & (\ula|A_B_sum[8]~17\ & VCC)) # (!\mux_ALUSrc|WriteR\(9) & (!\ula|A_B_sum[8]~17\)))) # (!\MuxShamt|MuxShamtExit[9]~28_combout\ & ((\mux_ALUSrc|WriteR\(9) & 
-- (!\ula|A_B_sum[8]~17\)) # (!\mux_ALUSrc|WriteR\(9) & ((\ula|A_B_sum[8]~17\) # (GND)))))
-- \ula|A_B_sum[9]~19\ = CARRY((\MuxShamt|MuxShamtExit[9]~28_combout\ & (!\mux_ALUSrc|WriteR\(9) & !\ula|A_B_sum[8]~17\)) # (!\MuxShamt|MuxShamtExit[9]~28_combout\ & ((!\ula|A_B_sum[8]~17\) # (!\mux_ALUSrc|WriteR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[9]~28_combout\,
	datab => \mux_ALUSrc|WriteR\(9),
	datad => VCC,
	cin => \ula|A_B_sum[8]~17\,
	combout => \ula|A_B_sum[9]~18_combout\,
	cout => \ula|A_B_sum[9]~19\);

-- Location: LCCOMB_X47_Y37_N20
\ula|A_B_sum[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[10]~20_combout\ = ((\mux_ALUSrc|WriteR\(10) $ (\MuxShamt|MuxShamtExit[10]~27_combout\ $ (!\ula|A_B_sum[9]~19\)))) # (GND)
-- \ula|A_B_sum[10]~21\ = CARRY((\mux_ALUSrc|WriteR\(10) & ((\MuxShamt|MuxShamtExit[10]~27_combout\) # (!\ula|A_B_sum[9]~19\))) # (!\mux_ALUSrc|WriteR\(10) & (\MuxShamt|MuxShamtExit[10]~27_combout\ & !\ula|A_B_sum[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(10),
	datab => \MuxShamt|MuxShamtExit[10]~27_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[9]~19\,
	combout => \ula|A_B_sum[10]~20_combout\,
	cout => \ula|A_B_sum[10]~21\);

-- Location: LCCOMB_X47_Y37_N22
\ula|A_B_sum[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[11]~22_combout\ = (\MuxShamt|MuxShamtExit[11]~26_combout\ & ((\mux_ALUSrc|WriteR\(11) & (\ula|A_B_sum[10]~21\ & VCC)) # (!\mux_ALUSrc|WriteR\(11) & (!\ula|A_B_sum[10]~21\)))) # (!\MuxShamt|MuxShamtExit[11]~26_combout\ & 
-- ((\mux_ALUSrc|WriteR\(11) & (!\ula|A_B_sum[10]~21\)) # (!\mux_ALUSrc|WriteR\(11) & ((\ula|A_B_sum[10]~21\) # (GND)))))
-- \ula|A_B_sum[11]~23\ = CARRY((\MuxShamt|MuxShamtExit[11]~26_combout\ & (!\mux_ALUSrc|WriteR\(11) & !\ula|A_B_sum[10]~21\)) # (!\MuxShamt|MuxShamtExit[11]~26_combout\ & ((!\ula|A_B_sum[10]~21\) # (!\mux_ALUSrc|WriteR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[11]~26_combout\,
	datab => \mux_ALUSrc|WriteR\(11),
	datad => VCC,
	cin => \ula|A_B_sum[10]~21\,
	combout => \ula|A_B_sum[11]~22_combout\,
	cout => \ula|A_B_sum[11]~23\);

-- Location: LCCOMB_X47_Y37_N24
\ula|A_B_sum[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[12]~24_combout\ = ((\MuxShamt|MuxShamtExit[12]~25_combout\ $ (\mux_ALUSrc|WriteR\(12) $ (!\ula|A_B_sum[11]~23\)))) # (GND)
-- \ula|A_B_sum[12]~25\ = CARRY((\MuxShamt|MuxShamtExit[12]~25_combout\ & ((\mux_ALUSrc|WriteR\(12)) # (!\ula|A_B_sum[11]~23\))) # (!\MuxShamt|MuxShamtExit[12]~25_combout\ & (\mux_ALUSrc|WriteR\(12) & !\ula|A_B_sum[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[12]~25_combout\,
	datab => \mux_ALUSrc|WriteR\(12),
	datad => VCC,
	cin => \ula|A_B_sum[11]~23\,
	combout => \ula|A_B_sum[12]~24_combout\,
	cout => \ula|A_B_sum[12]~25\);

-- Location: LCCOMB_X47_Y37_N26
\ula|A_B_sum[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[13]~26_combout\ = (\mux_ALUSrc|WriteR\(13) & ((\MuxShamt|MuxShamtExit[13]~24_combout\ & (\ula|A_B_sum[12]~25\ & VCC)) # (!\MuxShamt|MuxShamtExit[13]~24_combout\ & (!\ula|A_B_sum[12]~25\)))) # (!\mux_ALUSrc|WriteR\(13) & 
-- ((\MuxShamt|MuxShamtExit[13]~24_combout\ & (!\ula|A_B_sum[12]~25\)) # (!\MuxShamt|MuxShamtExit[13]~24_combout\ & ((\ula|A_B_sum[12]~25\) # (GND)))))
-- \ula|A_B_sum[13]~27\ = CARRY((\mux_ALUSrc|WriteR\(13) & (!\MuxShamt|MuxShamtExit[13]~24_combout\ & !\ula|A_B_sum[12]~25\)) # (!\mux_ALUSrc|WriteR\(13) & ((!\ula|A_B_sum[12]~25\) # (!\MuxShamt|MuxShamtExit[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(13),
	datab => \MuxShamt|MuxShamtExit[13]~24_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[12]~25\,
	combout => \ula|A_B_sum[13]~26_combout\,
	cout => \ula|A_B_sum[13]~27\);

-- Location: LCCOMB_X47_Y37_N28
\ula|A_B_sum[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[14]~28_combout\ = ((\mux_ALUSrc|WriteR\(14) $ (\MuxShamt|MuxShamtExit[14]~23_combout\ $ (!\ula|A_B_sum[13]~27\)))) # (GND)
-- \ula|A_B_sum[14]~29\ = CARRY((\mux_ALUSrc|WriteR\(14) & ((\MuxShamt|MuxShamtExit[14]~23_combout\) # (!\ula|A_B_sum[13]~27\))) # (!\mux_ALUSrc|WriteR\(14) & (\MuxShamt|MuxShamtExit[14]~23_combout\ & !\ula|A_B_sum[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(14),
	datab => \MuxShamt|MuxShamtExit[14]~23_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[13]~27\,
	combout => \ula|A_B_sum[14]~28_combout\,
	cout => \ula|A_B_sum[14]~29\);

-- Location: LCCOMB_X47_Y36_N2
\ula|A_B_sum[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[17]~34_combout\ = (\MuxShamt|MuxShamtExit[17]~20_combout\ & ((\mux_ALUSrc|WriteR\(17) & (\ula|A_B_sum[16]~33\ & VCC)) # (!\mux_ALUSrc|WriteR\(17) & (!\ula|A_B_sum[16]~33\)))) # (!\MuxShamt|MuxShamtExit[17]~20_combout\ & 
-- ((\mux_ALUSrc|WriteR\(17) & (!\ula|A_B_sum[16]~33\)) # (!\mux_ALUSrc|WriteR\(17) & ((\ula|A_B_sum[16]~33\) # (GND)))))
-- \ula|A_B_sum[17]~35\ = CARRY((\MuxShamt|MuxShamtExit[17]~20_combout\ & (!\mux_ALUSrc|WriteR\(17) & !\ula|A_B_sum[16]~33\)) # (!\MuxShamt|MuxShamtExit[17]~20_combout\ & ((!\ula|A_B_sum[16]~33\) # (!\mux_ALUSrc|WriteR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[17]~20_combout\,
	datab => \mux_ALUSrc|WriteR\(17),
	datad => VCC,
	cin => \ula|A_B_sum[16]~33\,
	combout => \ula|A_B_sum[17]~34_combout\,
	cout => \ula|A_B_sum[17]~35\);

-- Location: LCCOMB_X47_Y36_N4
\ula|A_B_sum[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[18]~36_combout\ = ((\MuxShamt|MuxShamtExit[18]~19_combout\ $ (\mux_ALUSrc|WriteR\(18) $ (!\ula|A_B_sum[17]~35\)))) # (GND)
-- \ula|A_B_sum[18]~37\ = CARRY((\MuxShamt|MuxShamtExit[18]~19_combout\ & ((\mux_ALUSrc|WriteR\(18)) # (!\ula|A_B_sum[17]~35\))) # (!\MuxShamt|MuxShamtExit[18]~19_combout\ & (\mux_ALUSrc|WriteR\(18) & !\ula|A_B_sum[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[18]~19_combout\,
	datab => \mux_ALUSrc|WriteR\(18),
	datad => VCC,
	cin => \ula|A_B_sum[17]~35\,
	combout => \ula|A_B_sum[18]~36_combout\,
	cout => \ula|A_B_sum[18]~37\);

-- Location: LCCOMB_X47_Y36_N6
\ula|A_B_sum[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[19]~38_combout\ = (\MuxShamt|MuxShamtExit[19]~18_combout\ & ((\mux_ALUSrc|WriteR\(19) & (\ula|A_B_sum[18]~37\ & VCC)) # (!\mux_ALUSrc|WriteR\(19) & (!\ula|A_B_sum[18]~37\)))) # (!\MuxShamt|MuxShamtExit[19]~18_combout\ & 
-- ((\mux_ALUSrc|WriteR\(19) & (!\ula|A_B_sum[18]~37\)) # (!\mux_ALUSrc|WriteR\(19) & ((\ula|A_B_sum[18]~37\) # (GND)))))
-- \ula|A_B_sum[19]~39\ = CARRY((\MuxShamt|MuxShamtExit[19]~18_combout\ & (!\mux_ALUSrc|WriteR\(19) & !\ula|A_B_sum[18]~37\)) # (!\MuxShamt|MuxShamtExit[19]~18_combout\ & ((!\ula|A_B_sum[18]~37\) # (!\mux_ALUSrc|WriteR\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[19]~18_combout\,
	datab => \mux_ALUSrc|WriteR\(19),
	datad => VCC,
	cin => \ula|A_B_sum[18]~37\,
	combout => \ula|A_B_sum[19]~38_combout\,
	cout => \ula|A_B_sum[19]~39\);

-- Location: LCCOMB_X47_Y36_N8
\ula|A_B_sum[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[20]~40_combout\ = ((\MuxShamt|MuxShamtExit[20]~17_combout\ $ (\mux_ALUSrc|WriteR\(20) $ (!\ula|A_B_sum[19]~39\)))) # (GND)
-- \ula|A_B_sum[20]~41\ = CARRY((\MuxShamt|MuxShamtExit[20]~17_combout\ & ((\mux_ALUSrc|WriteR\(20)) # (!\ula|A_B_sum[19]~39\))) # (!\MuxShamt|MuxShamtExit[20]~17_combout\ & (\mux_ALUSrc|WriteR\(20) & !\ula|A_B_sum[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[20]~17_combout\,
	datab => \mux_ALUSrc|WriteR\(20),
	datad => VCC,
	cin => \ula|A_B_sum[19]~39\,
	combout => \ula|A_B_sum[20]~40_combout\,
	cout => \ula|A_B_sum[20]~41\);

-- Location: LCCOMB_X47_Y36_N10
\ula|A_B_sum[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[21]~42_combout\ = (\mux_ALUSrc|WriteR\(21) & ((\MuxShamt|MuxShamtExit[21]~16_combout\ & (\ula|A_B_sum[20]~41\ & VCC)) # (!\MuxShamt|MuxShamtExit[21]~16_combout\ & (!\ula|A_B_sum[20]~41\)))) # (!\mux_ALUSrc|WriteR\(21) & 
-- ((\MuxShamt|MuxShamtExit[21]~16_combout\ & (!\ula|A_B_sum[20]~41\)) # (!\MuxShamt|MuxShamtExit[21]~16_combout\ & ((\ula|A_B_sum[20]~41\) # (GND)))))
-- \ula|A_B_sum[21]~43\ = CARRY((\mux_ALUSrc|WriteR\(21) & (!\MuxShamt|MuxShamtExit[21]~16_combout\ & !\ula|A_B_sum[20]~41\)) # (!\mux_ALUSrc|WriteR\(21) & ((!\ula|A_B_sum[20]~41\) # (!\MuxShamt|MuxShamtExit[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(21),
	datab => \MuxShamt|MuxShamtExit[21]~16_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[20]~41\,
	combout => \ula|A_B_sum[21]~42_combout\,
	cout => \ula|A_B_sum[21]~43\);

-- Location: LCCOMB_X47_Y36_N12
\ula|A_B_sum[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[22]~44_combout\ = ((\mux_ALUSrc|WriteR\(22) $ (\MuxShamt|MuxShamtExit[22]~15_combout\ $ (!\ula|A_B_sum[21]~43\)))) # (GND)
-- \ula|A_B_sum[22]~45\ = CARRY((\mux_ALUSrc|WriteR\(22) & ((\MuxShamt|MuxShamtExit[22]~15_combout\) # (!\ula|A_B_sum[21]~43\))) # (!\mux_ALUSrc|WriteR\(22) & (\MuxShamt|MuxShamtExit[22]~15_combout\ & !\ula|A_B_sum[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(22),
	datab => \MuxShamt|MuxShamtExit[22]~15_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[21]~43\,
	combout => \ula|A_B_sum[22]~44_combout\,
	cout => \ula|A_B_sum[22]~45\);

-- Location: LCCOMB_X47_Y36_N14
\ula|A_B_sum[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[23]~46_combout\ = (\MuxShamt|MuxShamtExit[23]~14_combout\ & ((\mux_ALUSrc|WriteR\(23) & (\ula|A_B_sum[22]~45\ & VCC)) # (!\mux_ALUSrc|WriteR\(23) & (!\ula|A_B_sum[22]~45\)))) # (!\MuxShamt|MuxShamtExit[23]~14_combout\ & 
-- ((\mux_ALUSrc|WriteR\(23) & (!\ula|A_B_sum[22]~45\)) # (!\mux_ALUSrc|WriteR\(23) & ((\ula|A_B_sum[22]~45\) # (GND)))))
-- \ula|A_B_sum[23]~47\ = CARRY((\MuxShamt|MuxShamtExit[23]~14_combout\ & (!\mux_ALUSrc|WriteR\(23) & !\ula|A_B_sum[22]~45\)) # (!\MuxShamt|MuxShamtExit[23]~14_combout\ & ((!\ula|A_B_sum[22]~45\) # (!\mux_ALUSrc|WriteR\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[23]~14_combout\,
	datab => \mux_ALUSrc|WriteR\(23),
	datad => VCC,
	cin => \ula|A_B_sum[22]~45\,
	combout => \ula|A_B_sum[23]~46_combout\,
	cout => \ula|A_B_sum[23]~47\);

-- Location: LCCOMB_X47_Y36_N16
\ula|A_B_sum[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[24]~48_combout\ = ((\mux_ALUSrc|WriteR\(24) $ (\MuxShamt|MuxShamtExit[24]~13_combout\ $ (!\ula|A_B_sum[23]~47\)))) # (GND)
-- \ula|A_B_sum[24]~49\ = CARRY((\mux_ALUSrc|WriteR\(24) & ((\MuxShamt|MuxShamtExit[24]~13_combout\) # (!\ula|A_B_sum[23]~47\))) # (!\mux_ALUSrc|WriteR\(24) & (\MuxShamt|MuxShamtExit[24]~13_combout\ & !\ula|A_B_sum[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(24),
	datab => \MuxShamt|MuxShamtExit[24]~13_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[23]~47\,
	combout => \ula|A_B_sum[24]~48_combout\,
	cout => \ula|A_B_sum[24]~49\);

-- Location: LCCOMB_X47_Y36_N18
\ula|A_B_sum[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[25]~50_combout\ = (\MuxShamt|MuxShamtExit[25]~12_combout\ & ((\mux_ALUSrc|WriteR\(25) & (\ula|A_B_sum[24]~49\ & VCC)) # (!\mux_ALUSrc|WriteR\(25) & (!\ula|A_B_sum[24]~49\)))) # (!\MuxShamt|MuxShamtExit[25]~12_combout\ & 
-- ((\mux_ALUSrc|WriteR\(25) & (!\ula|A_B_sum[24]~49\)) # (!\mux_ALUSrc|WriteR\(25) & ((\ula|A_B_sum[24]~49\) # (GND)))))
-- \ula|A_B_sum[25]~51\ = CARRY((\MuxShamt|MuxShamtExit[25]~12_combout\ & (!\mux_ALUSrc|WriteR\(25) & !\ula|A_B_sum[24]~49\)) # (!\MuxShamt|MuxShamtExit[25]~12_combout\ & ((!\ula|A_B_sum[24]~49\) # (!\mux_ALUSrc|WriteR\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[25]~12_combout\,
	datab => \mux_ALUSrc|WriteR\(25),
	datad => VCC,
	cin => \ula|A_B_sum[24]~49\,
	combout => \ula|A_B_sum[25]~50_combout\,
	cout => \ula|A_B_sum[25]~51\);

-- Location: LCCOMB_X47_Y36_N20
\ula|A_B_sum[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[26]~52_combout\ = ((\mux_ALUSrc|WriteR\(26) $ (\MuxShamt|MuxShamtExit[26]~11_combout\ $ (!\ula|A_B_sum[25]~51\)))) # (GND)
-- \ula|A_B_sum[26]~53\ = CARRY((\mux_ALUSrc|WriteR\(26) & ((\MuxShamt|MuxShamtExit[26]~11_combout\) # (!\ula|A_B_sum[25]~51\))) # (!\mux_ALUSrc|WriteR\(26) & (\MuxShamt|MuxShamtExit[26]~11_combout\ & !\ula|A_B_sum[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(26),
	datab => \MuxShamt|MuxShamtExit[26]~11_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[25]~51\,
	combout => \ula|A_B_sum[26]~52_combout\,
	cout => \ula|A_B_sum[26]~53\);

-- Location: LCCOMB_X47_Y36_N22
\ula|A_B_sum[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[27]~54_combout\ = (\MuxShamt|MuxShamtExit[27]~10_combout\ & ((\mux_ALUSrc|WriteR\(27) & (\ula|A_B_sum[26]~53\ & VCC)) # (!\mux_ALUSrc|WriteR\(27) & (!\ula|A_B_sum[26]~53\)))) # (!\MuxShamt|MuxShamtExit[27]~10_combout\ & 
-- ((\mux_ALUSrc|WriteR\(27) & (!\ula|A_B_sum[26]~53\)) # (!\mux_ALUSrc|WriteR\(27) & ((\ula|A_B_sum[26]~53\) # (GND)))))
-- \ula|A_B_sum[27]~55\ = CARRY((\MuxShamt|MuxShamtExit[27]~10_combout\ & (!\mux_ALUSrc|WriteR\(27) & !\ula|A_B_sum[26]~53\)) # (!\MuxShamt|MuxShamtExit[27]~10_combout\ & ((!\ula|A_B_sum[26]~53\) # (!\mux_ALUSrc|WriteR\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[27]~10_combout\,
	datab => \mux_ALUSrc|WriteR\(27),
	datad => VCC,
	cin => \ula|A_B_sum[26]~53\,
	combout => \ula|A_B_sum[27]~54_combout\,
	cout => \ula|A_B_sum[27]~55\);

-- Location: LCCOMB_X47_Y36_N24
\ula|A_B_sum[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[28]~56_combout\ = ((\mux_ALUSrc|WriteR\(28) $ (\MuxShamt|MuxShamtExit[28]~9_combout\ $ (!\ula|A_B_sum[27]~55\)))) # (GND)
-- \ula|A_B_sum[28]~57\ = CARRY((\mux_ALUSrc|WriteR\(28) & ((\MuxShamt|MuxShamtExit[28]~9_combout\) # (!\ula|A_B_sum[27]~55\))) # (!\mux_ALUSrc|WriteR\(28) & (\MuxShamt|MuxShamtExit[28]~9_combout\ & !\ula|A_B_sum[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(28),
	datab => \MuxShamt|MuxShamtExit[28]~9_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[27]~55\,
	combout => \ula|A_B_sum[28]~56_combout\,
	cout => \ula|A_B_sum[28]~57\);

-- Location: LCCOMB_X47_Y36_N26
\ula|A_B_sum[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[29]~58_combout\ = (\mux_ALUSrc|WriteR\(29) & ((\MuxShamt|MuxShamtExit[29]~8_combout\ & (\ula|A_B_sum[28]~57\ & VCC)) # (!\MuxShamt|MuxShamtExit[29]~8_combout\ & (!\ula|A_B_sum[28]~57\)))) # (!\mux_ALUSrc|WriteR\(29) & 
-- ((\MuxShamt|MuxShamtExit[29]~8_combout\ & (!\ula|A_B_sum[28]~57\)) # (!\MuxShamt|MuxShamtExit[29]~8_combout\ & ((\ula|A_B_sum[28]~57\) # (GND)))))
-- \ula|A_B_sum[29]~59\ = CARRY((\mux_ALUSrc|WriteR\(29) & (!\MuxShamt|MuxShamtExit[29]~8_combout\ & !\ula|A_B_sum[28]~57\)) # (!\mux_ALUSrc|WriteR\(29) & ((!\ula|A_B_sum[28]~57\) # (!\MuxShamt|MuxShamtExit[29]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(29),
	datab => \MuxShamt|MuxShamtExit[29]~8_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[28]~57\,
	combout => \ula|A_B_sum[29]~58_combout\,
	cout => \ula|A_B_sum[29]~59\);

-- Location: LCCOMB_X44_Y31_N4
\ula|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~4_combout\ = (\controle|ctrula[0]~11_combout\ & (((\controle|ctrula[1]~13_combout\) # (\ula|A_B_sum[29]~58_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (\ula|Add0~58_combout\ & (!\controle|ctrula[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \ula|Add0~58_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|A_B_sum[29]~58_combout\,
	combout => \ula|Mux2~4_combout\);

-- Location: LCCOMB_X48_Y34_N2
\ula|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~5_combout\ = (\controle|ctrula[1]~13_combout\ & ((\MuxShamt|MuxShamtExit[29]~8_combout\ & ((\mux_ALUSrc|WriteR\(29)) # (!\ula|Mux2~4_combout\))) # (!\MuxShamt|MuxShamtExit[29]~8_combout\ & (\mux_ALUSrc|WriteR\(29) & !\ula|Mux2~4_combout\)))) # 
-- (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[29]~8_combout\,
	datab => \mux_ALUSrc|WriteR\(29),
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux2~4_combout\,
	combout => \ula|Mux2~5_combout\);

-- Location: LCCOMB_X48_Y34_N28
\ula|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~6_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~52_combout\) # ((\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (((!\ula|Mux13~4_combout\ & \ula|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~52_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|Mux13~4_combout\,
	datad => \ula|Mux2~5_combout\,
	combout => \ula|Mux2~6_combout\);

-- Location: LCCOMB_X48_Y34_N30
\ula|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~7_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux2~6_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux2~6_combout\ & ((!\ula|a32~44_combout\))))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~44_combout\,
	datac => \ula|Mux13~4_combout\,
	datad => \ula|Mux2~6_combout\,
	combout => \ula|Mux2~7_combout\);

-- Location: LCCOMB_X48_Y34_N24
\ula|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux2~8_combout\ = (\ula|Mux3~5_combout\ & ((\ula|Mux13~5_combout\ & (\ula|Mux2~3_combout\)) # (!\ula|Mux13~5_combout\ & ((\ula|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux3~5_combout\,
	datab => \ula|Mux13~5_combout\,
	datac => \ula|Mux2~3_combout\,
	datad => \ula|Mux2~7_combout\,
	combout => \ula|Mux2~8_combout\);

-- Location: LCCOMB_X48_Y34_N6
\mux_MemReg|d_in_mux[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[29]~29_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(29))) # (!\controle|controles\(7) & ((\ula|Mux2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(29),
	datac => \ula|Mux2~8_combout\,
	datad => \controle|controles\(7),
	combout => \mux_MemReg|d_in_mux[29]~29_combout\);

-- Location: LCFF_X48_Y33_N17
\breg|breg~739\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~739_regout\);

-- Location: LCFF_X48_Y34_N13
\breg|breg~995\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[29]~29_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~995_regout\);

-- Location: LCCOMB_X49_Y36_N26
\breg|breg~1930\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1930_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~867_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~611_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~611_regout\,
	datad => \breg|breg~867_regout\,
	combout => \breg|breg~1930_combout\);

-- Location: LCCOMB_X48_Y34_N12
\breg|breg~1931\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1931_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1930_combout\ & ((\breg|breg~995_regout\))) # (!\breg|breg~1930_combout\ & (\breg|breg~739_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~739_regout\,
	datac => \breg|breg~995_regout\,
	datad => \breg|breg~1930_combout\,
	combout => \breg|breg~1931_combout\);

-- Location: LCCOMB_X56_Y34_N2
\breg|breg~1934\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1934_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~707_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~579_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~579_regout\,
	datad => \breg|breg~707_regout\,
	combout => \breg|breg~1934_combout\);

-- Location: LCCOMB_X48_Y30_N18
\breg|breg~1935\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1935_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1934_combout\ & ((\breg|breg~963_regout\))) # (!\breg|breg~1934_combout\ & (\breg|breg~835_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~835_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~963_regout\,
	datad => \breg|breg~1934_combout\,
	combout => \breg|breg~1935_combout\);

-- Location: LCCOMB_X57_Y34_N18
\breg|breg~1936\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1936_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1933_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1935_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1933_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|breg~1935_combout\,
	combout => \breg|breg~1936_combout\);

-- Location: LCCOMB_X56_Y34_N30
\breg|breg~1939\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1939_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1936_combout\ & (\breg|breg~1938_combout\)) # (!\breg|breg~1936_combout\ & ((\breg|breg~1931_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1938_combout\,
	datab => \breg|breg~1931_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~1936_combout\,
	combout => \breg|breg~1939_combout\);

-- Location: LCCOMB_X56_Y34_N28
\breg|regB[29]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[29]~9_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1939_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~1949_combout\ & (!\breg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1949_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~1939_combout\,
	combout => \breg|regB[29]~9_combout\);

-- Location: LCCOMB_X47_Y34_N18
\ula|ShiftRight1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~0_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(30),
	combout => \ula|ShiftRight1~0_combout\);

-- Location: LCCOMB_X45_Y32_N14
\ula|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~74_combout\ = (\ula|ShiftRight0~78_combout\ & ((\ula|ShiftRight0~13_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftRight1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~13_combout\,
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftRight1~0_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|ShiftRight0~74_combout\);

-- Location: LCCOMB_X41_Y34_N14
\ula|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~8_combout\ = (\ula|Mux3~16_combout\ & (((\ula|ShiftRight0~74_combout\ & \ula|Mux3~15_combout\)))) # (!\ula|Mux3~16_combout\ & ((\ula|a32~41_combout\) # ((!\ula|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|a32~41_combout\,
	datab => \ula|Mux3~16_combout\,
	datac => \ula|ShiftRight0~74_combout\,
	datad => \ula|Mux3~15_combout\,
	combout => \ula|Mux3~8_combout\);

-- Location: LCCOMB_X41_Y36_N8
\ula|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~94_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(27)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \mux_ALUSrc|WriteR\(28),
	datad => \mux_ALUSrc|WriteR\(27),
	combout => \ula|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X41_Y36_N18
\ula|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~6_combout\ = (\ula|Mux29~30_combout\ & (((!\ula|ShiftRight0~78_combout\)))) # (!\ula|Mux29~30_combout\ & ((\ula|ShiftRight0~78_combout\ & ((\ula|ShiftLeft0~94_combout\))) # (!\ula|ShiftRight0~78_combout\ & (\ula|ShiftLeft0~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~84_combout\,
	datab => \ula|Mux29~30_combout\,
	datac => \ula|ShiftLeft0~94_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|Mux3~6_combout\);

-- Location: LCCOMB_X57_Y32_N18
\ula|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~68_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(17))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(17),
	datac => \mux_ALUSrc|WriteR\(19),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X42_Y32_N4
\ula|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~72_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~68_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~68_combout\,
	datad => \ula|ShiftLeft0~71_combout\,
	combout => \ula|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X42_Y34_N28
\ula|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~73_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~60_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~72_combout\,
	datad => \ula|ShiftLeft0~60_combout\,
	combout => \ula|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X41_Y36_N12
\ula|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~7_combout\ = (\ula|Mux3~6_combout\ & (((\ula|ShiftLeft0~73_combout\) # (!\ula|Mux29~30_combout\)))) # (!\ula|Mux3~6_combout\ & (\ula|ShiftLeft0~88_combout\ & (\ula|Mux29~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~88_combout\,
	datab => \ula|Mux3~6_combout\,
	datac => \ula|Mux29~30_combout\,
	datad => \ula|ShiftLeft0~73_combout\,
	combout => \ula|Mux3~7_combout\);

-- Location: LCCOMB_X41_Y34_N16
\ula|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~9_combout\ = (\ula|Mux30~10_combout\ & ((\ula|Mux3~8_combout\ & ((\ula|Mux3~7_combout\))) # (!\ula|Mux3~8_combout\ & (\ula|ShiftLeft0~93_combout\)))) # (!\ula|Mux30~10_combout\ & (((\ula|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~93_combout\,
	datab => \ula|Mux30~10_combout\,
	datac => \ula|Mux3~8_combout\,
	datad => \ula|Mux3~7_combout\,
	combout => \ula|Mux3~9_combout\);

-- Location: LCCOMB_X41_Y34_N0
\ula|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~51_combout\ = (\ula|ShiftRight0~74_combout\) # ((\mux_ALUSrc|WriteR\(31) & !\ula|ShiftRight0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datac => \ula|ShiftRight0~74_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|ShiftRight1~51_combout\);

-- Location: LCCOMB_X41_Y34_N4
\ula|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~10_combout\ = (\controle|ctrula[0]~11_combout\ & (((\MuxShamt|MuxShamtExit[28]~9_combout\ & \mux_ALUSrc|WriteR\(28))) # (!\controle|ctrula[1]~13_combout\))) # (!\controle|ctrula[0]~11_combout\ & (\controle|ctrula[1]~13_combout\ & 
-- ((\MuxShamt|MuxShamtExit[28]~9_combout\) # (\mux_ALUSrc|WriteR\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \MuxShamt|MuxShamtExit[28]~9_combout\,
	datac => \mux_ALUSrc|WriteR\(28),
	datad => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux3~10_combout\);

-- Location: LCCOMB_X41_Y34_N22
\ula|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~11_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux3~10_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux3~10_combout\ & ((\ula|A_B_sum[28]~56_combout\))) # (!\ula|Mux3~10_combout\ & (\ula|Add0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux3~10_combout\,
	datac => \ula|Add0~56_combout\,
	datad => \ula|A_B_sum[28]~56_combout\,
	combout => \ula|Mux3~11_combout\);

-- Location: LCCOMB_X41_Y34_N8
\ula|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~12_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~51_combout\) # ((\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (((!\ula|Mux13~4_combout\ & \ula|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|ShiftRight1~51_combout\,
	datac => \ula|Mux13~4_combout\,
	datad => \ula|Mux3~11_combout\,
	combout => \ula|Mux3~12_combout\);

-- Location: LCCOMB_X41_Y34_N2
\ula|a32~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~42_combout\ = (\mux_ALUSrc|WriteR\(28)) # (\MuxShamt|MuxShamtExit[28]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(28),
	datad => \MuxShamt|MuxShamtExit[28]~9_combout\,
	combout => \ula|a32~42_combout\);

-- Location: LCCOMB_X41_Y34_N26
\ula|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~13_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux3~12_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux3~12_combout\ & ((!\ula|a32~42_combout\))))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|Mux13~4_combout\,
	datac => \ula|Mux3~12_combout\,
	datad => \ula|a32~42_combout\,
	combout => \ula|Mux3~13_combout\);

-- Location: LCCOMB_X41_Y34_N28
\ula|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux3~14_combout\ = (\ula|Mux3~5_combout\ & ((\ula|Mux13~5_combout\ & (\ula|Mux3~9_combout\)) # (!\ula|Mux13~5_combout\ & ((\ula|Mux3~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux3~5_combout\,
	datab => \ula|Mux13~5_combout\,
	datac => \ula|Mux3~9_combout\,
	datad => \ula|Mux3~13_combout\,
	combout => \ula|Mux3~14_combout\);

-- Location: LCCOMB_X52_Y29_N8
\mux_MemReg|d_in_mux[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[28]~28_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(28))) # (!\controle|controles\(7) & ((\ula|Mux3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(7),
	datac => \MD|altsyncram_component|auto_generated|q_a\(28),
	datad => \ula|Mux3~14_combout\,
	combout => \mux_MemReg|d_in_mux[28]~28_combout\);

-- Location: LCFF_X58_Y36_N29
\breg|breg~386\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~386_regout\);

-- Location: LCCOMB_X59_Y35_N2
\breg|breg~1960\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1960_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~354_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~322_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~354_regout\,
	datac => \breg|breg~322_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1960_combout\);

-- Location: LCCOMB_X58_Y36_N30
\breg|breg~1961\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1961_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1960_combout\ & ((\breg|breg~418_regout\))) # (!\breg|breg~1960_combout\ & (\breg|breg~386_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~386_regout\,
	datac => \breg|breg~418_regout\,
	datad => \breg|breg~1960_combout\,
	combout => \breg|breg~1961_combout\);

-- Location: LCCOMB_X56_Y32_N10
\breg|breg~1962\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1962_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~258_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~194_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~194_regout\,
	datad => \breg|breg~258_regout\,
	combout => \breg|breg~1962_combout\);

-- Location: LCCOMB_X56_Y32_N20
\breg|breg~1963\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1963_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1962_combout\ & ((\breg|breg~290_regout\))) # (!\breg|breg~1962_combout\ & (\breg|breg~226_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~226_regout\,
	datac => \breg|breg~290_regout\,
	datad => \breg|breg~1962_combout\,
	combout => \breg|breg~1963_combout\);

-- Location: LCFF_X53_Y34_N13
\breg|breg~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~130_regout\);

-- Location: LCFF_X53_Y34_N7
\breg|breg~162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~162_regout\);

-- Location: LCFF_X57_Y34_N21
\breg|breg~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~66_regout\);

-- Location: LCFF_X58_Y32_N9
\breg|breg~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~98_regout\);

-- Location: LCCOMB_X57_Y34_N20
\breg|breg~1964\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1964_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~98_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~66_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~66_regout\,
	datad => \breg|breg~98_regout\,
	combout => \breg|breg~1964_combout\);

-- Location: LCCOMB_X53_Y34_N6
\breg|breg~1965\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1965_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1964_combout\ & ((\breg|breg~162_regout\))) # (!\breg|breg~1964_combout\ & (\breg|breg~130_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~130_regout\,
	datac => \breg|breg~162_regout\,
	datad => \breg|breg~1964_combout\,
	combout => \breg|breg~1965_combout\);

-- Location: LCCOMB_X57_Y34_N24
\breg|breg~1966\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1966_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~1963_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1963_combout\,
	datad => \breg|breg~1965_combout\,
	combout => \breg|breg~1966_combout\);

-- Location: LCCOMB_X56_Y37_N10
\breg|breg~1967\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1967_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~514_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~450_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~450_regout\,
	datad => \breg|breg~514_regout\,
	combout => \breg|breg~1967_combout\);

-- Location: LCCOMB_X52_Y34_N22
\breg|breg~1968\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1968_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1967_combout\ & ((\breg|breg~546_regout\))) # (!\breg|breg~1967_combout\ & (\breg|breg~482_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~482_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~546_regout\,
	datad => \breg|breg~1967_combout\,
	combout => \breg|breg~1968_combout\);

-- Location: LCCOMB_X57_Y34_N2
\breg|breg~1969\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1969_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1966_combout\ & ((\breg|breg~1968_combout\))) # (!\breg|breg~1966_combout\ & (\breg|breg~1961_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1961_combout\,
	datac => \breg|breg~1966_combout\,
	datad => \breg|breg~1968_combout\,
	combout => \breg|breg~1969_combout\);

-- Location: LCFF_X59_Y31_N27
\breg|breg~674\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~674_regout\);

-- Location: LCFF_X58_Y29_N11
\breg|breg~802\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~802_regout\);

-- Location: LCCOMB_X59_Y31_N26
\breg|breg~1957\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1957_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~802_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~674_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~674_regout\,
	datad => \breg|breg~802_regout\,
	combout => \breg|breg~1957_combout\);

-- Location: LCCOMB_X54_Y31_N14
\breg|breg~1958\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1958_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1957_combout\ & ((\breg|breg~1058_regout\))) # (!\breg|breg~1957_combout\ & (\breg|breg~930_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~930_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1058_regout\,
	datad => \breg|breg~1957_combout\,
	combout => \breg|breg~1958_combout\);

-- Location: LCFF_X54_Y30_N27
\breg|breg~1026\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1026_regout\);

-- Location: LCCOMB_X53_Y32_N24
\breg|breg~1950\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1950_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~898_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~642_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~898_regout\,
	datad => \breg|breg~642_regout\,
	combout => \breg|breg~1950_combout\);

-- Location: LCCOMB_X54_Y30_N26
\breg|breg~1951\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1951_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1950_combout\ & ((\breg|breg~1026_regout\))) # (!\breg|breg~1950_combout\ & (\breg|breg~770_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~770_regout\,
	datac => \breg|breg~1026_regout\,
	datad => \breg|breg~1950_combout\,
	combout => \breg|breg~1951_combout\);

-- Location: LCFF_X49_Y36_N5
\breg|breg~610\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~610_regout\);

-- Location: LCCOMB_X49_Y36_N4
\breg|breg~1952\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1952_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~738_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~610_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~610_regout\,
	datad => \breg|breg~738_regout\,
	combout => \breg|breg~1952_combout\);

-- Location: LCFF_X49_Y36_N15
\breg|breg~994\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[28]~28_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~994_regout\);

-- Location: LCCOMB_X49_Y36_N14
\breg|breg~1953\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1953_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1952_combout\ & (\breg|breg~994_regout\)) # (!\breg|breg~1952_combout\ & ((\breg|breg~866_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~1952_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1952_combout\,
	datac => \breg|breg~994_regout\,
	datad => \breg|breg~866_regout\,
	combout => \breg|breg~1953_combout\);

-- Location: LCCOMB_X48_Y32_N0
\breg|breg~1954\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1954_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~834_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~578_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~578_regout\,
	datad => \breg|breg~834_regout\,
	combout => \breg|breg~1954_combout\);

-- Location: LCCOMB_X48_Y32_N10
\breg|breg~1955\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1955_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1954_combout\ & ((\breg|breg~962_regout\))) # (!\breg|breg~1954_combout\ & (\breg|breg~706_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~706_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~962_regout\,
	datad => \breg|breg~1954_combout\,
	combout => \breg|breg~1955_combout\);

-- Location: LCCOMB_X57_Y34_N12
\breg|breg~1956\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1956_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~1953_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1955_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1953_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~1955_combout\,
	combout => \breg|breg~1956_combout\);

-- Location: LCCOMB_X57_Y34_N30
\breg|breg~1959\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1959_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1956_combout\ & (\breg|breg~1958_combout\)) # (!\breg|breg~1956_combout\ & ((\breg|breg~1951_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1958_combout\,
	datac => \breg|breg~1951_combout\,
	datad => \breg|breg~1956_combout\,
	combout => \breg|breg~1959_combout\);

-- Location: LCCOMB_X57_Y34_N28
\breg|regB[28]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[28]~10_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1959_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~1969_combout\ & (!\breg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|breg~1969_combout\,
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~1959_combout\,
	combout => \breg|regB[28]~10_combout\);

-- Location: LCCOMB_X57_Y34_N22
\mux_ALUSrc|WriteR[28]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[28]~11_combout\ = (\controle|ULAsrc\(1) & (((\MI|altsyncram_component|auto_generated|q_a\(15))))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[28]~10_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ULAsrc\(1),
	datab => \controle|comb~0_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => \breg|regB[28]~10_combout\,
	combout => \mux_ALUSrc|WriteR[28]~11_combout\);

-- Location: LCCOMB_X57_Y34_N16
\mux_ALUSrc|WriteR[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(28) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[28]~11_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(28),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[28]~11_combout\,
	combout => \mux_ALUSrc|WriteR\(28));

-- Location: LCCOMB_X47_Y31_N10
\ula|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~8_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(28))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(28),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(26),
	combout => \ula|ShiftRight1~8_combout\);

-- Location: LCCOMB_X42_Y36_N26
\ula|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~16_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(29))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \mux_ALUSrc|WriteR\(29),
	datad => \mux_ALUSrc|WriteR\(27),
	combout => \ula|ShiftRight1~16_combout\);

-- Location: LCCOMB_X42_Y35_N24
\ula|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~17_combout\ = (\ula|ShiftRight1~16_combout\) # ((!\MuxShamt|MuxShamtExit[0]~0_combout\ & \ula|ShiftRight1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~8_combout\,
	datad => \ula|ShiftRight1~16_combout\,
	combout => \ula|ShiftRight1~17_combout\);

-- Location: LCCOMB_X42_Y36_N0
\ula|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~15_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & 
-- ((\mux_ALUSrc|WriteR\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \mux_ALUSrc|WriteR\(30),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight1~15_combout\);

-- Location: LCCOMB_X42_Y35_N10
\ula|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~18_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~15_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight1~17_combout\,
	datad => \ula|ShiftRight1~15_combout\,
	combout => \ula|ShiftRight1~18_combout\);

-- Location: LCCOMB_X42_Y35_N22
\ula|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~49_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|ShiftRight1~18_combout\,
	combout => \ula|ShiftRight1~49_combout\);

-- Location: LCCOMB_X40_Y34_N24
\ula|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~18_combout\ = (\controle|ctrula[2]~14_combout\ & ((!\controle|ctrula[1]~13_combout\) # (!\controle|ctrula[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|ctrula[2]~14_combout\,
	datac => \controle|ctrula[0]~11_combout\,
	datad => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux29~18_combout\);

-- Location: LCCOMB_X41_Y35_N14
\ula|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~8_combout\ = (\ula|Mux29~35_combout\ & ((\ula|ShiftRight0~20_combout\) # (!\ula|Mux29~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datac => \ula|ShiftRight0~20_combout\,
	datad => \ula|Mux29~18_combout\,
	combout => \ula|Mux7~8_combout\);

-- Location: LCCOMB_X41_Y37_N30
\ula|a32~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~38_combout\ = \mux_ALUSrc|WriteR\(26) $ (\MuxShamt|MuxShamtExit[26]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(26),
	datad => \MuxShamt|MuxShamtExit[26]~11_combout\,
	combout => \ula|a32~38_combout\);

-- Location: LCCOMB_X42_Y31_N18
\ula|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~3_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(4)) # ((\MI|altsyncram_component|auto_generated|q_a\(3)) # ((!\MI|altsyncram_component|auto_generated|q_a\(2) & \MI|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(4),
	datab => \MI|altsyncram_component|auto_generated|q_a\(2),
	datac => \MI|altsyncram_component|auto_generated|q_a\(3),
	datad => \MI|altsyncram_component|auto_generated|q_a\(0),
	combout => \ula|Mux29~3_combout\);

-- Location: LCCOMB_X42_Y31_N16
\ula|Mux29~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~35_combout\ = (\controle|controles\(2) & (!\controle|controles\(1) & ((\ula|Mux29~3_combout\) # (!\MI|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(2),
	datab => \MI|altsyncram_component|auto_generated|q_a\(5),
	datac => \controle|controles\(1),
	datad => \ula|Mux29~3_combout\,
	combout => \ula|Mux29~35_combout\);

-- Location: LCCOMB_X41_Y37_N14
\ula|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~13_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(26) & ((\MuxShamt|MuxShamtExit[26]~11_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(26) & (!\controle|ctrula[0]~11_combout\ & 
-- \MuxShamt|MuxShamtExit[26]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(26),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \controle|ctrula[0]~11_combout\,
	datad => \MuxShamt|MuxShamtExit[26]~11_combout\,
	combout => \ula|Mux5~13_combout\);

-- Location: LCCOMB_X41_Y37_N0
\ula|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~6_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux5~13_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux5~13_combout\ & (\ula|A_B_sum[26]~52_combout\)) # (!\ula|Mux5~13_combout\ & ((\ula|Add0~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux5~13_combout\,
	datac => \ula|A_B_sum[26]~52_combout\,
	datad => \ula|Add0~52_combout\,
	combout => \ula|Mux5~6_combout\);

-- Location: LCCOMB_X41_Y37_N26
\ula|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~7_combout\ = (\ula|Mux29~18_combout\ & (\ula|a32~38_combout\ & (!\ula|Mux29~35_combout\))) # (!\ula|Mux29~18_combout\ & (((\ula|Mux29~35_combout\) # (\ula|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~18_combout\,
	datab => \ula|a32~38_combout\,
	datac => \ula|Mux29~35_combout\,
	datad => \ula|Mux5~6_combout\,
	combout => \ula|Mux5~7_combout\);

-- Location: LCCOMB_X43_Y37_N28
\ula|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~62_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(15))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(15),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(17),
	combout => \ula|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X43_Y37_N10
\ula|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~65_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(16))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(16),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(18),
	combout => \ula|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X43_Y37_N20
\ula|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~66_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~62_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~62_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftLeft0~65_combout\,
	combout => \ula|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X44_Y36_N8
\ula|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~52_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(12)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(14),
	datab => \mux_ALUSrc|WriteR\(12),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X43_Y37_N2
\ula|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~53_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~49_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~49_combout\,
	datac => \ula|ShiftLeft0~52_combout\,
	datad => \MuxShamt|MuxShamtExit[0]~0_combout\,
	combout => \ula|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X43_Y37_N22
\ula|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~67_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~53_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~66_combout\,
	datad => \ula|ShiftLeft0~53_combout\,
	combout => \ula|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X43_Y36_N30
\ula|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~12_combout\ = (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(0)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(2),
	datab => \mux_ALUSrc|WriteR\(0),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X43_Y36_N16
\ula|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~13_combout\ = (\ula|ShiftLeft0~12_combout\) # ((!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(1) & \MuxShamt|MuxShamtExit[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(1),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftLeft0~12_combout\,
	combout => \ula|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X43_Y38_N8
\ula|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~39_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~33_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~33_combout\,
	datad => \ula|ShiftLeft0~38_combout\,
	combout => \ula|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X44_Y34_N24
\ula|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~25_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~21_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~21_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftLeft0~24_combout\,
	combout => \ula|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X43_Y38_N10
\ula|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~40_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~25_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~39_combout\,
	datad => \ula|ShiftLeft0~25_combout\,
	combout => \ula|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X43_Y38_N20
\ula|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~41_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~13_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (((\ula|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~13_combout\,
	datad => \ula|ShiftLeft0~40_combout\,
	combout => \ula|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X41_Y36_N20
\ula|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~88_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(25)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \mux_ALUSrc|WriteR\(26),
	datad => \mux_ALUSrc|WriteR\(25),
	combout => \ula|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X41_Y36_N10
\ula|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~87_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(23)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(24),
	datab => \mux_ALUSrc|WriteR\(23),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X41_Y36_N30
\ula|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~89_combout\ = (\ula|ShiftLeft0~87_combout\) # ((!\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftLeft0~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftLeft0~88_combout\,
	datad => \ula|ShiftLeft0~87_combout\,
	combout => \ula|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X43_Y33_N22
\ula|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~19_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\) # ((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|controles\(11) & ((\breg|regA[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(10),
	datab => \breg|regA[4]~1_combout\,
	datac => \controle|controles\(11),
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|Mux7~19_combout\);

-- Location: LCCOMB_X51_Y33_N18
\mux_ALUSrc|WriteR[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[22]~4_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[22]~3_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \breg|regB[22]~3_combout\,
	datad => \controle|ULAsrc\(1),
	combout => \mux_ALUSrc|WriteR[22]~4_combout\);

-- Location: LCCOMB_X51_Y33_N22
\mux_ALUSrc|WriteR[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(22) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[22]~4_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(22),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[22]~4_combout\,
	combout => \mux_ALUSrc|WriteR\(22));

-- Location: LCCOMB_X42_Y32_N2
\ula|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~77_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(20)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(22),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(20),
	combout => \ula|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X42_Y32_N6
\ula|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~74_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(19))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(19),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(21),
	combout => \ula|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X42_Y32_N20
\ula|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~78_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~74_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~77_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftLeft0~74_combout\,
	combout => \ula|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X41_Y36_N0
\ula|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~4_combout\ = (\ula|Mux7~12_combout\ & (((\ula|Mux7~19_combout\) # (\ula|ShiftLeft0~78_combout\)))) # (!\ula|Mux7~12_combout\ & (\ula|ShiftLeft0~89_combout\ & (!\ula|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~12_combout\,
	datab => \ula|ShiftLeft0~89_combout\,
	datac => \ula|Mux7~19_combout\,
	datad => \ula|ShiftLeft0~78_combout\,
	combout => \ula|Mux5~4_combout\);

-- Location: LCCOMB_X43_Y37_N12
\ula|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~5_combout\ = (\ula|Mux7~19_combout\ & ((\ula|Mux5~4_combout\ & ((\ula|ShiftLeft0~41_combout\))) # (!\ula|Mux5~4_combout\ & (\ula|ShiftLeft0~67_combout\)))) # (!\ula|Mux7~19_combout\ & (((\ula|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~19_combout\,
	datab => \ula|ShiftLeft0~67_combout\,
	datac => \ula|ShiftLeft0~41_combout\,
	datad => \ula|Mux5~4_combout\,
	combout => \ula|Mux5~5_combout\);

-- Location: LCCOMB_X43_Y37_N14
\ula|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~12_combout\ = (!\ula|ShiftLeft0~7_combout\ & (!\ula|ShiftLeft0~4_combout\ & \ula|Mux5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~7_combout\,
	datab => \ula|ShiftLeft0~4_combout\,
	datad => \ula|Mux5~5_combout\,
	combout => \ula|Mux5~12_combout\);

-- Location: LCCOMB_X41_Y33_N6
\ula|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~8_combout\ = (\ula|Mux7~8_combout\ & ((\ula|Mux5~7_combout\ & ((\ula|Mux5~12_combout\))) # (!\ula|Mux5~7_combout\ & (\ula|ShiftRight0~79_combout\)))) # (!\ula|Mux7~8_combout\ & (((\ula|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~79_combout\,
	datab => \ula|Mux7~8_combout\,
	datac => \ula|Mux5~7_combout\,
	datad => \ula|Mux5~12_combout\,
	combout => \ula|Mux5~8_combout\);

-- Location: LCCOMB_X41_Y33_N24
\ula|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~9_combout\ = (\ula|Mux13~4_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux13~4_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~49_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~4_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|ShiftRight1~49_combout\,
	datad => \ula|Mux5~8_combout\,
	combout => \ula|Mux5~9_combout\);

-- Location: LCCOMB_X41_Y33_N18
\ula|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~10_combout\ = (\ula|Mux5~9_combout\ & ((\mux_ALUSrc|WriteR\(31)) # ((!\ula|Mux13~4_combout\)))) # (!\ula|Mux5~9_combout\ & (((!\ula|a32~37_combout\ & \ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~37_combout\,
	datac => \ula|Mux5~9_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux5~10_combout\);

-- Location: LCCOMB_X41_Y33_N12
\ula|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux5~11_combout\ = (\ula|Mux5~10_combout\ & ((\controle|ctrula[0]~11_combout\) # (!\ula|Mux29~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datac => \controle|ctrula[0]~11_combout\,
	datad => \ula|Mux5~10_combout\,
	combout => \ula|Mux5~11_combout\);

-- Location: LCCOMB_X59_Y33_N0
\mux_MemReg|d_in_mux[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[26]~26_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(26))) # (!\controle|controles\(7) & ((\ula|Mux5~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(26),
	datac => \controle|controles\(7),
	datad => \ula|Mux5~11_combout\,
	combout => \mux_MemReg|d_in_mux[26]~26_combout\);

-- Location: LCFF_X50_Y36_N21
\breg|breg~864\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~864_regout\);

-- Location: LCFF_X49_Y36_N7
\breg|breg~992\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~992_regout\);

-- Location: LCFF_X50_Y36_N15
\breg|breg~736\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~736_regout\);

-- Location: LCFF_X49_Y36_N13
\breg|breg~608\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~608_regout\);

-- Location: LCCOMB_X49_Y36_N12
\breg|breg~2052\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2052_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~736_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~608_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~736_regout\,
	datac => \breg|breg~608_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2052_combout\);

-- Location: LCCOMB_X49_Y36_N6
\breg|breg~2053\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2053_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2052_combout\ & ((\breg|breg~992_regout\))) # (!\breg|breg~2052_combout\ & (\breg|breg~864_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~864_regout\,
	datac => \breg|breg~992_regout\,
	datad => \breg|breg~2052_combout\,
	combout => \breg|breg~2053_combout\);

-- Location: LCFF_X52_Y30_N9
\breg|breg~576\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~576_regout\);

-- Location: LCFF_X52_Y33_N19
\breg|breg~832\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~832_regout\);

-- Location: LCCOMB_X52_Y30_N8
\breg|breg~2054\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2054_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~832_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~576_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~576_regout\,
	datad => \breg|breg~832_regout\,
	combout => \breg|breg~2054_combout\);

-- Location: LCFF_X52_Y30_N11
\breg|breg~960\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~960_regout\);

-- Location: LCFF_X51_Y29_N21
\breg|breg~704\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~704_regout\);

-- Location: LCCOMB_X52_Y30_N10
\breg|breg~2055\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2055_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2054_combout\ & (\breg|breg~960_regout\)) # (!\breg|breg~2054_combout\ & ((\breg|breg~704_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~2054_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2054_combout\,
	datac => \breg|breg~960_regout\,
	datad => \breg|breg~704_regout\,
	combout => \breg|breg~2055_combout\);

-- Location: LCCOMB_X60_Y34_N16
\breg|breg~2056\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2056_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~2053_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2053_combout\,
	datad => \breg|breg~2055_combout\,
	combout => \breg|breg~2056_combout\);

-- Location: LCFF_X57_Y30_N11
\breg|breg~1024\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1024_regout\);

-- Location: LCFF_X59_Y33_N1
\breg|breg~768\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[26]~26_combout\,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~768_regout\);

-- Location: LCFF_X56_Y30_N13
\breg|breg~640\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~640_regout\);

-- Location: LCFF_X57_Y30_N25
\breg|breg~896\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~896_regout\);

-- Location: LCCOMB_X56_Y30_N12
\breg|breg~2050\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2050_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~896_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~640_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~640_regout\,
	datad => \breg|breg~896_regout\,
	combout => \breg|breg~2050_combout\);

-- Location: LCCOMB_X60_Y34_N14
\breg|breg~2051\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2051_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2050_combout\ & (\breg|breg~1024_regout\)) # (!\breg|breg~2050_combout\ & ((\breg|breg~768_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2050_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1024_regout\,
	datac => \breg|breg~768_regout\,
	datad => \breg|breg~2050_combout\,
	combout => \breg|breg~2051_combout\);

-- Location: LCCOMB_X60_Y34_N2
\breg|breg~2059\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2059_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2056_combout\ & (\breg|breg~2058_combout\)) # (!\breg|breg~2056_combout\ & ((\breg|breg~2051_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2058_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2056_combout\,
	datad => \breg|breg~2051_combout\,
	combout => \breg|breg~2059_combout\);

-- Location: LCFF_X57_Y36_N1
\breg|breg~352\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~352_regout\);

-- Location: LCFF_X57_Y36_N27
\breg|breg~320\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~320_regout\);

-- Location: LCCOMB_X57_Y36_N26
\breg|breg~2060\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2060_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~352_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~320_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~352_regout\,
	datac => \breg|breg~320_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2060_combout\);

-- Location: LCCOMB_X58_Y36_N12
\breg|breg~2061\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2061_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2060_combout\ & ((\breg|breg~416_regout\))) # (!\breg|breg~2060_combout\ & (\breg|breg~384_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~384_regout\,
	datac => \breg|breg~416_regout\,
	datad => \breg|breg~2060_combout\,
	combout => \breg|breg~2061_combout\);

-- Location: LCFF_X56_Y37_N13
\breg|breg~448\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~448_regout\);

-- Location: LCCOMB_X56_Y37_N12
\breg|breg~2067\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2067_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~512_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~448_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~448_regout\,
	datad => \breg|breg~512_regout\,
	combout => \breg|breg~2067_combout\);

-- Location: LCCOMB_X57_Y35_N26
\breg|breg~2068\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2068_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2067_combout\ & ((\breg|breg~544_regout\))) # (!\breg|breg~2067_combout\ & (\breg|breg~480_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~480_regout\,
	datac => \breg|breg~544_regout\,
	datad => \breg|breg~2067_combout\,
	combout => \breg|breg~2068_combout\);

-- Location: LCFF_X60_Y34_N5
\breg|breg~160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~160_regout\);

-- Location: LCFF_X59_Y32_N9
\breg|breg~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~64_regout\);

-- Location: LCCOMB_X59_Y32_N8
\breg|breg~2064\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2064_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~96_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~64_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~96_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~64_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2064_combout\);

-- Location: LCCOMB_X60_Y34_N4
\breg|breg~2065\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2065_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2064_combout\ & ((\breg|breg~160_regout\))) # (!\breg|breg~2064_combout\ & (\breg|breg~128_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~128_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~160_regout\,
	datad => \breg|breg~2064_combout\,
	combout => \breg|breg~2065_combout\);

-- Location: LCFF_X59_Y33_N3
\breg|breg~224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~224_regout\);

-- Location: LCFF_X56_Y32_N23
\breg|breg~192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~192_regout\);

-- Location: LCFF_X57_Y33_N17
\breg|breg~256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~256_regout\);

-- Location: LCCOMB_X56_Y32_N22
\breg|breg~2062\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2062_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~256_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~192_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~192_regout\,
	datad => \breg|breg~256_regout\,
	combout => \breg|breg~2062_combout\);

-- Location: LCCOMB_X59_Y33_N2
\breg|breg~2063\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2063_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2062_combout\ & (\breg|breg~288_regout\)) # (!\breg|breg~2062_combout\ & ((\breg|breg~224_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~288_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~224_regout\,
	datad => \breg|breg~2062_combout\,
	combout => \breg|breg~2063_combout\);

-- Location: LCCOMB_X60_Y34_N28
\breg|breg~2066\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2066_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~2063_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2065_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2065_combout\,
	datad => \breg|breg~2063_combout\,
	combout => \breg|breg~2066_combout\);

-- Location: LCCOMB_X60_Y34_N6
\breg|breg~2069\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2069_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2066_combout\ & ((\breg|breg~2068_combout\))) # (!\breg|breg~2066_combout\ & (\breg|breg~2061_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2061_combout\,
	datac => \breg|breg~2068_combout\,
	datad => \breg|breg~2066_combout\,
	combout => \breg|breg~2069_combout\);

-- Location: LCCOMB_X60_Y34_N0
\breg|regB[26]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[26]~15_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~2059_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (((!\breg|Equal1~0_combout\ & \breg|breg~2069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|breg~2059_combout\,
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~2069_combout\,
	combout => \breg|regB[26]~15_combout\);

-- Location: LCCOMB_X45_Y31_N14
\ula|a32~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~32_combout\ = (\mux_ALUSrc|WriteR\(22)) # (\MuxShamt|MuxShamtExit[22]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(22),
	datad => \MuxShamt|MuxShamtExit[22]~15_combout\,
	combout => \ula|a32~32_combout\);

-- Location: LCCOMB_X41_Y35_N24
\ula|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~20_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~19_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~9_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftRight1~19_combout\,
	combout => \ula|ShiftRight1~20_combout\);

-- Location: LCCOMB_X41_Y35_N12
\ula|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~0_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~17_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight1~20_combout\,
	datad => \ula|ShiftRight1~17_combout\,
	combout => \ula|Mux17~0_combout\);

-- Location: LCCOMB_X41_Y35_N6
\ula|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~45_combout\ = (\ula|ShiftRight1~44_combout\) # ((!\MuxShamt|MuxShamtExit[3]~4_combout\ & \ula|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~44_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|Mux17~0_combout\,
	combout => \ula|ShiftRight1~45_combout\);

-- Location: LCCOMB_X43_Y35_N8
\ula|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~0_combout\ = (\controle|ctrula[1]~13_combout\ & ((\controle|ctrula[0]~11_combout\ & (\MuxShamt|MuxShamtExit[22]~15_combout\ & \mux_ALUSrc|WriteR\(22))) # (!\controle|ctrula[0]~11_combout\ & ((\MuxShamt|MuxShamtExit[22]~15_combout\) # 
-- (\mux_ALUSrc|WriteR\(22)))))) # (!\controle|ctrula[1]~13_combout\ & (\controle|ctrula[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \MuxShamt|MuxShamtExit[22]~15_combout\,
	datad => \mux_ALUSrc|WriteR\(22),
	combout => \ula|Mux9~0_combout\);

-- Location: LCCOMB_X45_Y31_N16
\ula|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~1_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux9~0_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux9~0_combout\ & ((\ula|A_B_sum[22]~44_combout\))) # (!\ula|Mux9~0_combout\ & (\ula|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux9~0_combout\,
	datac => \ula|Add0~44_combout\,
	datad => \ula|A_B_sum[22]~44_combout\,
	combout => \ula|Mux9~1_combout\);

-- Location: LCCOMB_X45_Y31_N26
\ula|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~2_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~45_combout\) # ((\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (((\ula|Mux9~1_combout\ & !\ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|ShiftRight1~45_combout\,
	datac => \ula|Mux9~1_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux9~2_combout\);

-- Location: LCCOMB_X45_Y31_N28
\ula|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~3_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux9~2_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\ula|Mux9~2_combout\ & (!\ula|a32~32_combout\)))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~4_combout\,
	datab => \ula|a32~32_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|Mux9~2_combout\,
	combout => \ula|Mux9~3_combout\);

-- Location: LCCOMB_X43_Y38_N22
\ula|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~54_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~39_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~39_combout\,
	datad => \ula|ShiftLeft0~53_combout\,
	combout => \ula|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X44_Y35_N30
\ula|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~6_combout\ = ((\MuxShamt|MuxShamtExit[3]~4_combout\ & \ula|ShiftRight0~20_combout\)) # (!\controle|ctrula[0]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Mux13~6_combout\);

-- Location: LCCOMB_X43_Y35_N28
\ula|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~2_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (!\ula|ShiftLeft0~7_combout\ & !\ula|ShiftLeft0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Mux11~2_combout\);

-- Location: LCCOMB_X43_Y35_N2
\ula|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~4_combout\ = (\ula|Mux11~2_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~13_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~13_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~25_combout\,
	datad => \ula|Mux11~2_combout\,
	combout => \ula|Mux9~4_combout\);

-- Location: LCCOMB_X43_Y35_N4
\ula|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~5_combout\ = (\ula|Mux13~6_combout\ & (\ula|ShiftRight0~64_combout\ & (\ula|Mux13~15_combout\))) # (!\ula|Mux13~6_combout\ & (((\ula|Mux9~4_combout\) # (!\ula|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~64_combout\,
	datab => \ula|Mux13~6_combout\,
	datac => \ula|Mux13~15_combout\,
	datad => \ula|Mux9~4_combout\,
	combout => \ula|Mux9~5_combout\);

-- Location: LCCOMB_X43_Y35_N14
\ula|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~6_combout\ = (\ula|Mux9~5_combout\ & ((\ula|ShiftLeft0~79_combout\) # ((!\ula|Mux29~34_combout\)))) # (!\ula|Mux9~5_combout\ & (((\ula|ShiftLeft0~54_combout\ & \ula|Mux29~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~79_combout\,
	datab => \ula|ShiftLeft0~54_combout\,
	datac => \ula|Mux9~5_combout\,
	datad => \ula|Mux29~34_combout\,
	combout => \ula|Mux9~6_combout\);

-- Location: LCCOMB_X43_Y35_N0
\ula|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~7_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux9~6_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(22) $ ((\MuxShamt|MuxShamtExit[22]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(22),
	datab => \MuxShamt|MuxShamtExit[22]~15_combout\,
	datac => \ula|Mux9~6_combout\,
	datad => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux9~7_combout\);

-- Location: LCCOMB_X47_Y33_N14
\ula|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux9~8_combout\ = (\ula|Mux13~5_combout\ & ((\ula|Mux9~7_combout\) # ((\ula|Mux8~0_combout\ & \ula|Mux9~3_combout\)))) # (!\ula|Mux13~5_combout\ & (\ula|Mux8~0_combout\ & (\ula|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~5_combout\,
	datab => \ula|Mux8~0_combout\,
	datac => \ula|Mux9~3_combout\,
	datad => \ula|Mux9~7_combout\,
	combout => \ula|Mux9~8_combout\);

-- Location: LCCOMB_X56_Y33_N0
\mux_MemReg|d_in_mux[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[22]~22_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(22))) # (!\controle|controles\(7) & ((\ula|Mux9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datab => \MD|altsyncram_component|auto_generated|q_a\(22),
	datad => \ula|Mux9~8_combout\,
	combout => \mux_MemReg|d_in_mux[22]~22_combout\);

-- Location: LCFF_X53_Y29_N9
\breg|breg~764\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~764_regout\);

-- Location: LCFF_X54_Y29_N25
\breg|breg~1020\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1020_regout\);

-- Location: LCCOMB_X54_Y29_N12
\breg|breg~1810\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1810_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~892_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~636_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~892_regout\,
	datac => \breg|breg~636_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1810_combout\);

-- Location: LCCOMB_X54_Y29_N24
\breg|breg~1811\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1811_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1810_combout\ & ((\breg|breg~1020_regout\))) # (!\breg|breg~1810_combout\ & (\breg|breg~764_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1810_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~764_regout\,
	datac => \breg|breg~1020_regout\,
	datad => \breg|breg~1810_combout\,
	combout => \breg|breg~1811_combout\);

-- Location: LCCOMB_X50_Y30_N18
\breg|breg~1814\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1814_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~828_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~572_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~572_regout\,
	datad => \breg|breg~828_regout\,
	combout => \breg|breg~1814_combout\);

-- Location: LCCOMB_X50_Y30_N24
\breg|breg~1815\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1815_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1814_combout\ & (\breg|breg~956_regout\)) # (!\breg|breg~1814_combout\ & ((\breg|breg~700_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~956_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~700_regout\,
	datad => \breg|breg~1814_combout\,
	combout => \breg|breg~1815_combout\);

-- Location: LCFF_X49_Y32_N31
\breg|breg~604\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~604_regout\);

-- Location: LCFF_X50_Y36_N17
\breg|breg~732\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~732_regout\);

-- Location: LCCOMB_X49_Y32_N30
\breg|breg~1812\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1812_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~732_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~604_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~604_regout\,
	datad => \breg|breg~732_regout\,
	combout => \breg|breg~1812_combout\);

-- Location: LCCOMB_X49_Y32_N12
\breg|breg~1813\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1813_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1812_combout\ & (\breg|breg~988_regout\)) # (!\breg|breg~1812_combout\ & ((\breg|breg~860_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~988_regout\,
	datac => \breg|breg~860_regout\,
	datad => \breg|breg~1812_combout\,
	combout => \breg|breg~1813_combout\);

-- Location: LCCOMB_X50_Y30_N16
\breg|breg~1816\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1816_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~1813_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~1815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~1815_combout\,
	datad => \breg|breg~1813_combout\,
	combout => \breg|breg~1816_combout\);

-- Location: LCFF_X58_Y30_N15
\breg|breg~668\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~668_regout\);

-- Location: LCCOMB_X58_Y30_N14
\breg|breg~1817\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1817_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~796_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~668_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~668_regout\,
	datad => \breg|breg~796_regout\,
	combout => \breg|breg~1817_combout\);

-- Location: LCCOMB_X59_Y30_N12
\breg|breg~1818\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1818_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1817_combout\ & (\breg|breg~1052_regout\)) # (!\breg|breg~1817_combout\ & ((\breg|breg~924_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1052_regout\,
	datac => \breg|breg~924_regout\,
	datad => \breg|breg~1817_combout\,
	combout => \breg|breg~1818_combout\);

-- Location: LCCOMB_X51_Y33_N20
\breg|breg~1819\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1819_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1816_combout\ & ((\breg|breg~1818_combout\))) # (!\breg|breg~1816_combout\ & (\breg|breg~1811_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1811_combout\,
	datac => \breg|breg~1816_combout\,
	datad => \breg|breg~1818_combout\,
	combout => \breg|breg~1819_combout\);

-- Location: LCFF_X58_Y33_N1
\breg|breg~316\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~316_regout\);

-- Location: LCCOMB_X58_Y33_N0
\breg|breg~1820\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1820_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~348_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~316_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~348_regout\,
	datac => \breg|breg~316_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1820_combout\);

-- Location: LCFF_X57_Y33_N9
\breg|breg~380\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~380_regout\);

-- Location: LCCOMB_X57_Y33_N8
\breg|breg~1821\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1821_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1820_combout\ & ((\breg|breg~412_regout\))) # (!\breg|breg~1820_combout\ & (\breg|breg~380_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1820_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1820_combout\,
	datac => \breg|breg~380_regout\,
	datad => \breg|breg~412_regout\,
	combout => \breg|breg~1821_combout\);

-- Location: LCFF_X56_Y37_N23
\breg|breg~444\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~444_regout\);

-- Location: LCFF_X57_Y38_N27
\breg|breg~508\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[22]~22_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~508_regout\);

-- Location: LCCOMB_X56_Y37_N22
\breg|breg~1827\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1827_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~508_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~444_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~444_regout\,
	datad => \breg|breg~508_regout\,
	combout => \breg|breg~1827_combout\);

-- Location: LCCOMB_X56_Y33_N10
\breg|breg~1828\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1828_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1827_combout\ & (\breg|breg~540_regout\)) # (!\breg|breg~1827_combout\ & ((\breg|breg~476_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~540_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~476_regout\,
	datad => \breg|breg~1827_combout\,
	combout => \breg|breg~1828_combout\);

-- Location: LCCOMB_X53_Y30_N0
\breg|breg~1822\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1822_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~252_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~188_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~188_regout\,
	datad => \breg|breg~252_regout\,
	combout => \breg|breg~1822_combout\);

-- Location: LCCOMB_X53_Y30_N26
\breg|breg~1823\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1823_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1822_combout\ & ((\breg|breg~284_regout\))) # (!\breg|breg~1822_combout\ & (\breg|breg~220_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~220_regout\,
	datac => \breg|breg~284_regout\,
	datad => \breg|breg~1822_combout\,
	combout => \breg|breg~1823_combout\);

-- Location: LCCOMB_X57_Y32_N2
\breg|breg~1825\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1825_combout\ = (\breg|breg~1824_combout\ & (((\breg|breg~156_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|breg~1824_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~124_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1824_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~124_regout\,
	datad => \breg|breg~156_regout\,
	combout => \breg|breg~1825_combout\);

-- Location: LCCOMB_X50_Y30_N2
\breg|breg~1826\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1826_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~1823_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1823_combout\,
	datad => \breg|breg~1825_combout\,
	combout => \breg|breg~1826_combout\);

-- Location: LCCOMB_X51_Y33_N6
\breg|breg~1829\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1829_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1826_combout\ & ((\breg|breg~1828_combout\))) # (!\breg|breg~1826_combout\ & (\breg|breg~1821_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1821_combout\,
	datac => \breg|breg~1828_combout\,
	datad => \breg|breg~1826_combout\,
	combout => \breg|breg~1829_combout\);

-- Location: LCCOMB_X51_Y33_N8
\breg|regB[22]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[22]~3_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1819_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~1829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~1819_combout\,
	datad => \breg|breg~1829_combout\,
	combout => \breg|regB[22]~3_combout\);

-- Location: LCCOMB_X42_Y34_N14
\ula|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~6_combout\ = (\ula|Mux29~16_combout\ & (((\controle|ctrula[0]~11_combout\)))) # (!\ula|Mux29~16_combout\ & (!\MuxShamt|MuxShamtExit[24]~13_combout\ & ((!\mux_ALUSrc|WriteR\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[24]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \mux_ALUSrc|WriteR\(24),
	datad => \ula|Mux29~16_combout\,
	combout => \ula|Mux7~6_combout\);

-- Location: LCCOMB_X47_Y34_N24
\ula|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~13_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(29))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(29),
	datab => \mux_ALUSrc|WriteR\(28),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight0~13_combout\);

-- Location: LCCOMB_X45_Y32_N12
\ula|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~14_combout\ = (\ula|ShiftRight0~13_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftRight1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftRight1~0_combout\,
	datad => \ula|ShiftRight0~13_combout\,
	combout => \ula|ShiftRight0~14_combout\);

-- Location: LCCOMB_X45_Y32_N18
\ula|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~69_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~14_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ula|ShiftRight0~14_combout\,
	combout => \ula|ShiftRight0~69_combout\);

-- Location: LCCOMB_X45_Y32_N28
\ula|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~47_combout\ = (\ula|ShiftRight0~69_combout\) # ((\MuxShamt|MuxShamtExit[3]~4_combout\ & \mux_ALUSrc|WriteR\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|ShiftRight0~69_combout\,
	combout => \ula|ShiftRight1~47_combout\);

-- Location: LCCOMB_X42_Y34_N16
\ula|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~7_combout\ = (\ula|Mux7~6_combout\ & ((\ula|Mux13~4_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux13~4_combout\ & ((\ula|ShiftRight1~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|Mux7~6_combout\,
	datac => \ula|Mux13~4_combout\,
	datad => \ula|ShiftRight1~47_combout\,
	combout => \ula|Mux7~7_combout\);

-- Location: LCCOMB_X42_Y34_N26
\ula|a32~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~34_combout\ = \mux_ALUSrc|WriteR\(24) $ (\MuxShamt|MuxShamtExit[24]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(24),
	datad => \MuxShamt|MuxShamtExit[24]~13_combout\,
	combout => \ula|a32~34_combout\);

-- Location: LCCOMB_X42_Y34_N30
\ula|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~18_combout\ = (\controle|ctrula[0]~11_combout\ & (((\MuxShamt|MuxShamtExit[24]~13_combout\ & \mux_ALUSrc|WriteR\(24))) # (!\controle|ctrula[1]~13_combout\))) # (!\controle|ctrula[0]~11_combout\ & (\controle|ctrula[1]~13_combout\ & 
-- ((\MuxShamt|MuxShamtExit[24]~13_combout\) # (\mux_ALUSrc|WriteR\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[24]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \mux_ALUSrc|WriteR\(24),
	combout => \ula|Mux7~18_combout\);

-- Location: LCCOMB_X42_Y34_N12
\ula|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~9_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux7~18_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux7~18_combout\ & ((\ula|A_B_sum[24]~48_combout\))) # (!\ula|Mux7~18_combout\ & (\ula|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux7~18_combout\,
	datac => \ula|Add0~48_combout\,
	datad => \ula|A_B_sum[24]~48_combout\,
	combout => \ula|Mux7~9_combout\);

-- Location: LCCOMB_X42_Y34_N22
\ula|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~10_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~34_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux7~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~34_combout\,
	datac => \ula|Mux29~18_combout\,
	datad => \ula|Mux7~9_combout\,
	combout => \ula|Mux7~10_combout\);

-- Location: LCCOMB_X42_Y34_N4
\ula|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~15_combout\ = (\ula|Mux7~14_combout\) # ((!\ula|Mux7~10_combout\) # (!\ula|Mux7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~14_combout\,
	datac => \ula|Mux7~8_combout\,
	datad => \ula|Mux7~10_combout\,
	combout => \ula|Mux7~15_combout\);

-- Location: LCCOMB_X44_Y32_N16
\ula|ShiftLeft0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~8_combout\ = (\ula|ShiftLeft0~7_combout\) # (\ula|ShiftLeft0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~7_combout\,
	datac => \ula|ShiftLeft0~4_combout\,
	combout => \ula|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X42_Y34_N0
\ula|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~11_combout\ = (\ula|Mux7~8_combout\ & ((\ula|Mux7~10_combout\ & ((!\ula|ShiftLeft0~8_combout\))) # (!\ula|Mux7~10_combout\ & (\ula|ShiftRight0~69_combout\)))) # (!\ula|Mux7~8_combout\ & (((\ula|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~69_combout\,
	datab => \ula|ShiftLeft0~8_combout\,
	datac => \ula|Mux7~8_combout\,
	datad => \ula|Mux7~10_combout\,
	combout => \ula|Mux7~11_combout\);

-- Location: LCCOMB_X42_Y34_N6
\ula|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~16_combout\ = (\ula|Mux13~4_combout\ & (\ula|Mux7~6_combout\)) # (!\ula|Mux13~4_combout\ & (((\ula|Mux7~15_combout\ & \ula|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~6_combout\,
	datab => \ula|Mux13~4_combout\,
	datac => \ula|Mux7~15_combout\,
	datad => \ula|Mux7~11_combout\,
	combout => \ula|Mux7~16_combout\);

-- Location: LCCOMB_X41_Y33_N20
\ula|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~17_combout\ = (\ula|Mux29~16_combout\ & (\ula|Mux7~7_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux7~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|Mux7~7_combout\,
	datad => \ula|Mux7~16_combout\,
	combout => \ula|Mux7~17_combout\);

-- Location: LCCOMB_X57_Y35_N14
\mux_MemReg|d_in_mux[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[24]~24_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(24))) # (!\controle|controles\(7) & ((\ula|Mux7~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datac => \MD|altsyncram_component|auto_generated|q_a\(24),
	datad => \ula|Mux7~17_combout\,
	combout => \mux_MemReg|d_in_mux[24]~24_combout\);

-- Location: LCFF_X58_Y36_N19
\breg|breg~382\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~382_regout\);

-- Location: LCFF_X58_Y36_N21
\breg|breg~414\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~414_regout\);

-- Location: LCFF_X57_Y36_N11
\breg|breg~318\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~318_regout\);

-- Location: LCCOMB_X57_Y36_N10
\breg|breg~2080\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2080_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~350_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~318_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~350_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~318_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2080_combout\);

-- Location: LCCOMB_X58_Y36_N20
\breg|breg~2081\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2081_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2080_combout\ & ((\breg|breg~414_regout\))) # (!\breg|breg~2080_combout\ & (\breg|breg~382_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~382_regout\,
	datac => \breg|breg~414_regout\,
	datad => \breg|breg~2080_combout\,
	combout => \breg|breg~2081_combout\);

-- Location: LCCOMB_X56_Y38_N8
\breg|breg~2087\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2087_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~510_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (((\breg|breg~446_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~510_regout\,
	datac => \breg|breg~446_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2087_combout\);

-- Location: LCCOMB_X59_Y32_N16
\breg|breg~2088\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2088_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2087_combout\ & ((\breg|breg~542_regout\))) # (!\breg|breg~2087_combout\ & (\breg|breg~478_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~478_regout\,
	datac => \breg|breg~2087_combout\,
	datad => \breg|breg~542_regout\,
	combout => \breg|breg~2088_combout\);

-- Location: LCFF_X59_Y32_N25
\breg|breg~158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~158_regout\);

-- Location: LCFF_X59_Y32_N7
\breg|breg~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~62_regout\);

-- Location: LCCOMB_X59_Y32_N6
\breg|breg~2084\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2084_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~94_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~62_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~94_regout\,
	datac => \breg|breg~62_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2084_combout\);

-- Location: LCCOMB_X59_Y32_N24
\breg|breg~2085\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2085_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2084_combout\ & ((\breg|breg~158_regout\))) # (!\breg|breg~2084_combout\ & (\breg|breg~126_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~126_regout\,
	datac => \breg|breg~158_regout\,
	datad => \breg|breg~2084_combout\,
	combout => \breg|breg~2085_combout\);

-- Location: LCFF_X56_Y32_N13
\breg|breg~286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~286_regout\);

-- Location: LCCOMB_X56_Y32_N2
\breg|breg~2082\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2082_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~254_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~190_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~190_regout\,
	datad => \breg|breg~254_regout\,
	combout => \breg|breg~2082_combout\);

-- Location: LCCOMB_X56_Y32_N12
\breg|breg~2083\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2083_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2082_combout\ & ((\breg|breg~286_regout\))) # (!\breg|breg~2082_combout\ & (\breg|breg~222_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~222_regout\,
	datac => \breg|breg~286_regout\,
	datad => \breg|breg~2082_combout\,
	combout => \breg|breg~2083_combout\);

-- Location: LCCOMB_X59_Y32_N30
\breg|breg~2086\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2086_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~2083_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~2085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2085_combout\,
	datad => \breg|breg~2083_combout\,
	combout => \breg|breg~2086_combout\);

-- Location: LCCOMB_X59_Y32_N2
\breg|breg~2089\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2089_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2086_combout\ & ((\breg|breg~2088_combout\))) # (!\breg|breg~2086_combout\ & (\breg|breg~2081_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2081_combout\,
	datac => \breg|breg~2088_combout\,
	datad => \breg|breg~2086_combout\,
	combout => \breg|breg~2089_combout\);

-- Location: LCFF_X59_Y31_N7
\breg|breg~1054\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1054_regout\);

-- Location: LCFF_X59_Y30_N23
\breg|breg~926\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~926_regout\);

-- Location: LCCOMB_X59_Y31_N6
\breg|breg~2078\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2078_combout\ = (\breg|breg~2077_combout\ & (((\breg|breg~1054_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19)))) # (!\breg|breg~2077_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~926_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2077_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1054_regout\,
	datad => \breg|breg~926_regout\,
	combout => \breg|breg~2078_combout\);

-- Location: LCFF_X51_Y29_N15
\breg|breg~702\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~702_regout\);

-- Location: LCFF_X52_Y30_N15
\breg|breg~958\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~958_regout\);

-- Location: LCFF_X52_Y30_N29
\breg|breg~574\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~574_regout\);

-- Location: LCFF_X51_Y30_N25
\breg|breg~830\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~830_regout\);

-- Location: LCCOMB_X52_Y30_N28
\breg|breg~2074\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2074_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~830_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~574_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~574_regout\,
	datad => \breg|breg~830_regout\,
	combout => \breg|breg~2074_combout\);

-- Location: LCCOMB_X52_Y30_N14
\breg|breg~2075\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2075_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2074_combout\ & ((\breg|breg~958_regout\))) # (!\breg|breg~2074_combout\ & (\breg|breg~702_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~702_regout\,
	datac => \breg|breg~958_regout\,
	datad => \breg|breg~2074_combout\,
	combout => \breg|breg~2075_combout\);

-- Location: LCFF_X50_Y36_N29
\breg|breg~862\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~862_regout\);

-- Location: LCFF_X49_Y36_N23
\breg|breg~990\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~990_regout\);

-- Location: LCFF_X49_Y36_N29
\breg|breg~606\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~606_regout\);

-- Location: LCFF_X50_Y36_N31
\breg|breg~734\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~734_regout\);

-- Location: LCCOMB_X49_Y36_N28
\breg|breg~2072\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2072_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~734_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~606_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~606_regout\,
	datad => \breg|breg~734_regout\,
	combout => \breg|breg~2072_combout\);

-- Location: LCCOMB_X49_Y36_N22
\breg|breg~2073\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2073_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2072_combout\ & ((\breg|breg~990_regout\))) # (!\breg|breg~2072_combout\ & (\breg|breg~862_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~862_regout\,
	datac => \breg|breg~990_regout\,
	datad => \breg|breg~2072_combout\,
	combout => \breg|breg~2073_combout\);

-- Location: LCCOMB_X59_Y32_N26
\breg|breg~2076\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2076_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~2073_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2075_combout\,
	datad => \breg|breg~2073_combout\,
	combout => \breg|breg~2076_combout\);

-- Location: LCCOMB_X59_Y32_N28
\breg|breg~2079\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2079_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2076_combout\ & ((\breg|breg~2078_combout\))) # (!\breg|breg~2076_combout\ & (\breg|breg~2071_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2071_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2078_combout\,
	datad => \breg|breg~2076_combout\,
	combout => \breg|breg~2079_combout\);

-- Location: LCCOMB_X59_Y32_N12
\breg|regB[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[24]~16_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2079_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~2089_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \breg|breg~2089_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|breg~2079_combout\,
	combout => \breg|regB[24]~16_combout\);

-- Location: LCCOMB_X60_Y34_N12
\mux_ALUSrc|WriteR[24]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[24]~17_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[24]~16_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[24]~16_combout\,
	combout => \mux_ALUSrc|WriteR[24]~17_combout\);

-- Location: LCCOMB_X60_Y34_N8
\mux_ALUSrc|WriteR[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(24) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[24]~17_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(24),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[24]~17_combout\,
	combout => \mux_ALUSrc|WriteR\(24));

-- Location: LCCOMB_X47_Y31_N6
\ula|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~16_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(26)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(24),
	datad => \mux_ALUSrc|WriteR\(26),
	combout => \ula|ShiftRight0~16_combout\);

-- Location: LCCOMB_X47_Y31_N16
\ula|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~31_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~16_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~19_combout\,
	datad => \ula|ShiftRight0~16_combout\,
	combout => \ula|ShiftRight1~31_combout\);

-- Location: LCCOMB_X47_Y34_N10
\ula|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~66_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~34_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~34_combout\,
	datac => \ula|ShiftRight1~31_combout\,
	datad => \MuxShamt|MuxShamtExit[2]~3_combout\,
	combout => \ula|ShiftRight0~66_combout\);

-- Location: LCCOMB_X47_Y34_N6
\ula|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~67_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\mux_ALUSrc|WriteR\(31) & (!\ula|ShiftLeft0~9_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (((\ula|ShiftRight0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|ShiftLeft0~9_combout\,
	datad => \ula|ShiftRight0~66_combout\,
	combout => \ula|ShiftRight0~67_combout\);

-- Location: LCCOMB_X44_Y34_N20
\ula|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~15_combout\ = (\ula|ShiftLeft0~14_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftLeft0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~14_combout\,
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \ula|ShiftLeft0~11_combout\,
	combout => \ula|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X43_Y35_N18
\ula|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~5_combout\ = (\ula|Mux11~2_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~15_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftLeft0~15_combout\,
	datac => \ula|ShiftLeft0~28_combout\,
	datad => \ula|Mux11~2_combout\,
	combout => \ula|Mux8~5_combout\);

-- Location: LCCOMB_X45_Y33_N8
\ula|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~6_combout\ = (\ula|Mux13~15_combout\ & ((\ula|Mux13~6_combout\ & (\ula|ShiftRight0~67_combout\)) # (!\ula|Mux13~6_combout\ & ((\ula|Mux8~5_combout\))))) # (!\ula|Mux13~15_combout\ & (((!\ula|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~15_combout\,
	datab => \ula|ShiftRight0~67_combout\,
	datac => \ula|Mux13~6_combout\,
	datad => \ula|Mux8~5_combout\,
	combout => \ula|Mux8~6_combout\);

-- Location: LCCOMB_X45_Y33_N10
\ula|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~7_combout\ = (\ula|Mux8~6_combout\ & ((\ula|ShiftLeft0~82_combout\) # ((!\ula|Mux29~34_combout\)))) # (!\ula|Mux8~6_combout\ & (((\ula|ShiftLeft0~57_combout\ & \ula|Mux29~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~82_combout\,
	datab => \ula|ShiftLeft0~57_combout\,
	datac => \ula|Mux8~6_combout\,
	datad => \ula|Mux29~34_combout\,
	combout => \ula|Mux8~7_combout\);

-- Location: LCCOMB_X45_Y33_N4
\ula|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~8_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux8~7_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(23) $ ((\MuxShamt|MuxShamtExit[23]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(23),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[23]~14_combout\,
	datad => \ula|Mux8~7_combout\,
	combout => \ula|Mux8~8_combout\);

-- Location: LCCOMB_X45_Y36_N20
\ula|a32~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~33_combout\ = (\mux_ALUSrc|WriteR\(23)) # (\MuxShamt|MuxShamtExit[23]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(23),
	datad => \MuxShamt|MuxShamtExit[23]~14_combout\,
	combout => \ula|a32~33_combout\);

-- Location: LCCOMB_X47_Y34_N28
\ula|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~46_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|ShiftRight0~66_combout\,
	combout => \ula|ShiftRight1~46_combout\);

-- Location: LCCOMB_X45_Y36_N6
\ula|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~1_combout\ = (\controle|ctrula[0]~11_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[23]~46_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & (\ula|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Add0~46_combout\,
	datad => \ula|A_B_sum[23]~46_combout\,
	combout => \ula|Mux8~1_combout\);

-- Location: LCCOMB_X45_Y36_N8
\ula|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~2_combout\ = (\controle|ctrula[1]~13_combout\ & ((\MuxShamt|MuxShamtExit[23]~14_combout\ & ((\mux_ALUSrc|WriteR\(23)) # (!\ula|Mux8~1_combout\))) # (!\MuxShamt|MuxShamtExit[23]~14_combout\ & (\mux_ALUSrc|WriteR\(23) & !\ula|Mux8~1_combout\)))) # 
-- (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[23]~14_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \mux_ALUSrc|WriteR\(23),
	datad => \ula|Mux8~1_combout\,
	combout => \ula|Mux8~2_combout\);

-- Location: LCCOMB_X45_Y36_N10
\ula|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~3_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~46_combout\) # ((\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (((\ula|Mux8~2_combout\ & !\ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|ShiftRight1~46_combout\,
	datac => \ula|Mux8~2_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux8~3_combout\);

-- Location: LCCOMB_X45_Y36_N28
\ula|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~4_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux8~3_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux8~3_combout\ & ((!\ula|a32~33_combout\))))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|Mux13~4_combout\,
	datac => \ula|a32~33_combout\,
	datad => \ula|Mux8~3_combout\,
	combout => \ula|Mux8~4_combout\);

-- Location: LCCOMB_X47_Y33_N16
\ula|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux8~9_combout\ = (\ula|Mux13~5_combout\ & ((\ula|Mux8~8_combout\) # ((\ula|Mux8~0_combout\ & \ula|Mux8~4_combout\)))) # (!\ula|Mux13~5_combout\ & (\ula|Mux8~0_combout\ & ((\ula|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~5_combout\,
	datab => \ula|Mux8~0_combout\,
	datac => \ula|Mux8~8_combout\,
	datad => \ula|Mux8~4_combout\,
	combout => \ula|Mux8~9_combout\);

-- Location: LCCOMB_X54_Y32_N18
\mux_MemReg|d_in_mux[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[23]~23_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(23))) # (!\controle|controles\(7) & ((\ula|Mux8~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(23),
	datac => \controle|controles\(7),
	datad => \ula|Mux8~9_combout\,
	combout => \mux_MemReg|d_in_mux[23]~23_combout\);

-- Location: LCFF_X54_Y29_N27
\breg|breg~1021\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1021_regout\);

-- Location: LCFF_X54_Y29_N1
\breg|breg~637\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~637_regout\);

-- Location: LCCOMB_X54_Y29_N0
\breg|breg~1772\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1772_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~765_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~637_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~637_regout\,
	datad => \breg|breg~765_regout\,
	combout => \breg|breg~1772_combout\);

-- Location: LCCOMB_X54_Y29_N26
\breg|breg~1773\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1773_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1772_combout\ & ((\breg|breg~1021_regout\))) # (!\breg|breg~1772_combout\ & (\breg|breg~893_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~893_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1021_regout\,
	datad => \breg|breg~1772_combout\,
	combout => \breg|breg~1773_combout\);

-- Location: LCCOMB_X48_Y31_N8
\breg|breg~1774\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1774_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~701_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~573_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~701_regout\,
	datac => \breg|breg~573_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1774_combout\);

-- Location: LCCOMB_X48_Y31_N18
\breg|breg~1775\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1775_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1774_combout\ & (\breg|breg~957_regout\)) # (!\breg|breg~1774_combout\ & ((\breg|breg~829_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~1774_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1774_combout\,
	datac => \breg|breg~957_regout\,
	datad => \breg|breg~829_regout\,
	combout => \breg|breg~1775_combout\);

-- Location: LCCOMB_X47_Y31_N18
\breg|breg~1776\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1776_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1773_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1775_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~1773_combout\,
	datad => \breg|breg~1775_combout\,
	combout => \breg|breg~1776_combout\);

-- Location: LCCOMB_X58_Y30_N4
\breg|breg~1777\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1777_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~925_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~669_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~669_regout\,
	datad => \breg|breg~925_regout\,
	combout => \breg|breg~1777_combout\);

-- Location: LCFF_X58_Y30_N19
\breg|breg~797\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~797_regout\);

-- Location: LCCOMB_X58_Y30_N18
\breg|breg~1778\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1778_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1777_combout\ & ((\breg|breg~1053_regout\))) # (!\breg|breg~1777_combout\ & (\breg|breg~797_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~1777_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1777_combout\,
	datac => \breg|breg~797_regout\,
	datad => \breg|breg~1053_regout\,
	combout => \breg|breg~1778_combout\);

-- Location: LCCOMB_X49_Y32_N2
\breg|breg~1770\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1770_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~861_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~605_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~861_regout\,
	datac => \breg|breg~605_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1770_combout\);

-- Location: LCCOMB_X48_Y33_N20
\breg|breg~1771\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1771_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1770_combout\ & (\breg|breg~989_regout\)) # (!\breg|breg~1770_combout\ & ((\breg|breg~733_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~989_regout\,
	datac => \breg|breg~733_regout\,
	datad => \breg|breg~1770_combout\,
	combout => \breg|breg~1771_combout\);

-- Location: LCCOMB_X47_Y31_N4
\breg|breg~1779\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1779_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1776_combout\ & (\breg|breg~1778_combout\)) # (!\breg|breg~1776_combout\ & ((\breg|breg~1771_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~1776_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~1776_combout\,
	datac => \breg|breg~1778_combout\,
	datad => \breg|breg~1771_combout\,
	combout => \breg|breg~1779_combout\);

-- Location: LCFF_X47_Y32_N17
\breg|breg~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~93_regout\);

-- Location: LCCOMB_X47_Y32_N18
\breg|breg~1784\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1784_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~125_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~61_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~61_regout\,
	datad => \breg|breg~125_regout\,
	combout => \breg|breg~1784_combout\);

-- Location: LCCOMB_X47_Y32_N16
\breg|breg~1785\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1785_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1784_combout\ & (\breg|breg~157_regout\)) # (!\breg|breg~1784_combout\ & ((\breg|breg~93_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~157_regout\,
	datac => \breg|breg~93_regout\,
	datad => \breg|breg~1784_combout\,
	combout => \breg|breg~1785_combout\);

-- Location: LCFF_X58_Y33_N27
\breg|breg~413\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~413_regout\);

-- Location: LCCOMB_X58_Y33_N26
\breg|breg~1783\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1783_combout\ = (\breg|breg~1782_combout\ & (((\breg|breg~413_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|breg~1782_combout\ & (\breg|breg~349_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1782_combout\,
	datab => \breg|breg~349_regout\,
	datac => \breg|breg~413_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1783_combout\);

-- Location: LCCOMB_X47_Y31_N30
\breg|breg~1786\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1786_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~1783_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~1785_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1785_combout\,
	datad => \breg|breg~1783_combout\,
	combout => \breg|breg~1786_combout\);

-- Location: LCFF_X57_Y33_N29
\breg|breg~253\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~253_regout\);

-- Location: LCFF_X53_Y39_N25
\breg|breg~285\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~285_regout\);

-- Location: LCFF_X54_Y32_N25
\breg|breg~221\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~221_regout\);

-- Location: LCFF_X54_Y32_N19
\breg|breg~189\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[23]~23_combout\,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~189_regout\);

-- Location: LCCOMB_X54_Y32_N24
\breg|breg~1780\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1780_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~221_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~189_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~221_regout\,
	datad => \breg|breg~189_regout\,
	combout => \breg|breg~1780_combout\);

-- Location: LCCOMB_X53_Y39_N24
\breg|breg~1781\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1781_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1780_combout\ & ((\breg|breg~285_regout\))) # (!\breg|breg~1780_combout\ & (\breg|breg~253_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~253_regout\,
	datac => \breg|breg~285_regout\,
	datad => \breg|breg~1780_combout\,
	combout => \breg|breg~1781_combout\);

-- Location: LCFF_X57_Y38_N7
\breg|breg~509\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[23]~23_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~509_regout\);

-- Location: LCCOMB_X53_Y39_N2
\breg|breg~1787\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1787_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~477_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~445_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~445_regout\,
	datad => \breg|breg~477_regout\,
	combout => \breg|breg~1787_combout\);

-- Location: LCCOMB_X57_Y38_N6
\breg|breg~1788\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1788_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1787_combout\ & (\breg|breg~541_regout\)) # (!\breg|breg~1787_combout\ & ((\breg|breg~509_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~541_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~509_regout\,
	datad => \breg|breg~1787_combout\,
	combout => \breg|breg~1788_combout\);

-- Location: LCCOMB_X47_Y31_N0
\breg|breg~1789\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1789_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1786_combout\ & ((\breg|breg~1788_combout\))) # (!\breg|breg~1786_combout\ & (\breg|breg~1781_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~1786_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1786_combout\,
	datac => \breg|breg~1781_combout\,
	datad => \breg|breg~1788_combout\,
	combout => \breg|breg~1789_combout\);

-- Location: LCCOMB_X47_Y31_N26
\breg|regB[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[23]~1_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1779_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~1789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~1779_combout\,
	datad => \breg|breg~1789_combout\,
	combout => \breg|regB[23]~1_combout\);

-- Location: LCCOMB_X47_Y31_N12
\mux_ALUSrc|WriteR[23]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[23]~2_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[23]~1_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[23]~1_combout\,
	combout => \mux_ALUSrc|WriteR[23]~2_combout\);

-- Location: LCCOMB_X47_Y31_N22
\mux_ALUSrc|WriteR[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(23) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[23]~2_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(23),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[23]~2_combout\,
	combout => \mux_ALUSrc|WriteR\(23));

-- Location: LCCOMB_X47_Y32_N8
\ula|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~6_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(23)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(21),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(23),
	combout => \ula|ShiftRight0~6_combout\);

-- Location: LCCOMB_X41_Y36_N16
\ula|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~9_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(24)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(22),
	datad => \mux_ALUSrc|WriteR\(24),
	combout => \ula|ShiftRight1~9_combout\);

-- Location: LCCOMB_X47_Y32_N20
\ula|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~45_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~9_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~6_combout\,
	datad => \ula|ShiftRight1~9_combout\,
	combout => \ula|ShiftRight0~45_combout\);

-- Location: LCCOMB_X40_Y35_N12
\ula|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~61_combout\ = (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~43_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight0~43_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight0~45_combout\,
	combout => \ula|ShiftRight0~61_combout\);

-- Location: LCCOMB_X40_Y35_N30
\ula|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~62_combout\ = (\ula|ShiftRight0~61_combout\) # ((\ula|ShiftRight0~44_combout\ & (!\MuxShamt|MuxShamtExit[3]~4_combout\ & \MuxShamt|MuxShamtExit[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~44_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight0~61_combout\,
	combout => \ula|ShiftRight0~62_combout\);

-- Location: LCCOMB_X44_Y33_N30
\ula|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~6_combout\ = (\ula|Mux13~6_combout\ & (\ula|Mux13~15_combout\ & ((\ula|ShiftRight0~62_combout\)))) # (!\ula|Mux13~6_combout\ & (((\ula|Mux10~10_combout\)) # (!\ula|Mux13~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~6_combout\,
	datab => \ula|Mux13~15_combout\,
	datac => \ula|Mux10~10_combout\,
	datad => \ula|ShiftRight0~62_combout\,
	combout => \ula|Mux10~6_combout\);

-- Location: LCCOMB_X44_Y33_N0
\ula|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~7_combout\ = (\ula|Mux29~34_combout\ & ((\ula|Mux10~6_combout\ & ((\ula|ShiftLeft0~76_combout\))) # (!\ula|Mux10~6_combout\ & (\ula|ShiftLeft0~51_combout\)))) # (!\ula|Mux29~34_combout\ & (((\ula|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~51_combout\,
	datab => \ula|ShiftLeft0~76_combout\,
	datac => \ula|Mux29~34_combout\,
	datad => \ula|Mux10~6_combout\,
	combout => \ula|Mux10~7_combout\);

-- Location: LCCOMB_X44_Y33_N18
\ula|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~8_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux10~7_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(21) $ ((\MuxShamt|MuxShamtExit[21]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(21),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[21]~16_combout\,
	datad => \ula|Mux10~7_combout\,
	combout => \ula|Mux10~8_combout\);

-- Location: LCCOMB_X44_Y33_N22
\ula|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~2_combout\ = (\controle|ctrula[1]~13_combout\ & (\controle|ctrula[0]~11_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\controle|ctrula[0]~11_combout\ & (\ula|A_B_sum[21]~42_combout\)) # (!\controle|ctrula[0]~11_combout\ & 
-- ((\ula|Add0~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|A_B_sum[21]~42_combout\,
	datad => \ula|Add0~42_combout\,
	combout => \ula|Mux10~2_combout\);

-- Location: LCCOMB_X44_Y33_N8
\ula|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(21) & ((\MuxShamt|MuxShamtExit[21]~16_combout\) # (!\ula|Mux10~2_combout\))) # (!\mux_ALUSrc|WriteR\(21) & (\MuxShamt|MuxShamtExit[21]~16_combout\ & 
-- !\ula|Mux10~2_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(21),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[21]~16_combout\,
	datad => \ula|Mux10~2_combout\,
	combout => \ula|Mux10~3_combout\);

-- Location: LCCOMB_X47_Y31_N28
\ula|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~44_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~8_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~15_combout\,
	datad => \ula|ShiftRight1~8_combout\,
	combout => \ula|ShiftRight0~44_combout\);

-- Location: LCCOMB_X40_Y35_N8
\ula|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~0_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~44_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight0~44_combout\,
	datad => \ula|ShiftRight0~45_combout\,
	combout => \ula|Mux18~0_combout\);

-- Location: LCCOMB_X43_Y34_N22
\ula|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~42_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & 
-- ((\ula|ShiftRight1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight1~7_combout\,
	combout => \ula|ShiftRight1~42_combout\);

-- Location: LCCOMB_X40_Y35_N18
\ula|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~43_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight1~42_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|Mux18~0_combout\,
	datad => \ula|ShiftRight1~42_combout\,
	combout => \ula|ShiftRight1~43_combout\);

-- Location: LCCOMB_X44_Y33_N2
\ula|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~4_combout\ = (\ula|Mux29~16_combout\ & (((\ula|ShiftRight1~43_combout\) # (\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (\ula|Mux10~3_combout\ & ((!\ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|Mux10~3_combout\,
	datac => \ula|ShiftRight1~43_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux10~4_combout\);

-- Location: LCCOMB_X44_Y33_N28
\ula|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~5_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux10~4_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\ula|Mux10~4_combout\ & (!\ula|a32~31_combout\)))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|a32~31_combout\,
	datab => \ula|Mux13~4_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|Mux10~4_combout\,
	combout => \ula|Mux10~5_combout\);

-- Location: LCCOMB_X47_Y33_N12
\ula|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux10~9_combout\ = (\ula|Mux13~5_combout\ & ((\ula|Mux10~8_combout\) # ((\ula|Mux8~0_combout\ & \ula|Mux10~5_combout\)))) # (!\ula|Mux13~5_combout\ & (\ula|Mux8~0_combout\ & ((\ula|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~5_combout\,
	datab => \ula|Mux8~0_combout\,
	datac => \ula|Mux10~8_combout\,
	datad => \ula|Mux10~5_combout\,
	combout => \ula|Mux10~9_combout\);

-- Location: LCCOMB_X47_Y33_N24
\mux_MemReg|d_in_mux[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[21]~21_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(21))) # (!\controle|controles\(7) & ((\ula|Mux10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(21),
	datab => \controle|controles\(7),
	datad => \ula|Mux10~9_combout\,
	combout => \mux_MemReg|d_in_mux[21]~21_combout\);

-- Location: LCFF_X47_Y32_N3
\breg|breg~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~91_regout\);

-- Location: LCCOMB_X47_Y32_N2
\breg|breg~1805\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1805_combout\ = (\breg|breg~1804_combout\ & (((\breg|breg~155_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16)))) # (!\breg|breg~1804_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~91_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1804_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~91_regout\,
	datad => \breg|breg~155_regout\,
	combout => \breg|breg~1805_combout\);

-- Location: LCFF_X57_Y33_N13
\breg|breg~379\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~379_regout\);

-- Location: LCFF_X58_Y33_N9
\breg|breg~315\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~315_regout\);

-- Location: LCCOMB_X58_Y33_N8
\breg|breg~1802\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1802_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~379_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (((\breg|breg~315_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~379_regout\,
	datac => \breg|breg~315_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1802_combout\);

-- Location: LCCOMB_X47_Y33_N28
\breg|breg~1803\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1803_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1802_combout\ & (\breg|breg~411_regout\)) # (!\breg|breg~1802_combout\ & ((\breg|breg~347_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~411_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~347_regout\,
	datad => \breg|breg~1802_combout\,
	combout => \breg|breg~1803_combout\);

-- Location: LCCOMB_X47_Y32_N30
\breg|breg~1806\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1806_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~1803_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~1805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1805_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(19),
	datad => \breg|breg~1803_combout\,
	combout => \breg|breg~1806_combout\);

-- Location: LCFF_X53_Y30_N13
\breg|breg~187\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~187_regout\);

-- Location: LCFF_X52_Y32_N11
\breg|breg~219\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~219_regout\);

-- Location: LCCOMB_X53_Y30_N12
\breg|breg~1800\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1800_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~219_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~187_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~187_regout\,
	datad => \breg|breg~219_regout\,
	combout => \breg|breg~1800_combout\);

-- Location: LCCOMB_X52_Y32_N8
\breg|breg~1801\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1801_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1800_combout\ & (\breg|breg~283_regout\)) # (!\breg|breg~1800_combout\ & ((\breg|breg~251_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~283_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~251_regout\,
	datad => \breg|breg~1800_combout\,
	combout => \breg|breg~1801_combout\);

-- Location: LCFF_X56_Y37_N19
\breg|breg~443\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~443_regout\);

-- Location: LCFF_X53_Y37_N7
\breg|breg~475\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~475_regout\);

-- Location: LCCOMB_X56_Y37_N18
\breg|breg~1807\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1807_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~475_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~443_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~443_regout\,
	datad => \breg|breg~475_regout\,
	combout => \breg|breg~1807_combout\);

-- Location: LCFF_X56_Y37_N5
\breg|breg~539\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~539_regout\);

-- Location: LCFF_X48_Y39_N17
\breg|breg~507\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~507_regout\);

-- Location: LCCOMB_X56_Y37_N4
\breg|breg~1808\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1808_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1807_combout\ & (\breg|breg~539_regout\)) # (!\breg|breg~1807_combout\ & ((\breg|breg~507_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1807_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1807_combout\,
	datac => \breg|breg~539_regout\,
	datad => \breg|breg~507_regout\,
	combout => \breg|breg~1808_combout\);

-- Location: LCCOMB_X47_Y32_N4
\breg|breg~1809\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1809_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1806_combout\ & ((\breg|breg~1808_combout\))) # (!\breg|breg~1806_combout\ & (\breg|breg~1801_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~1806_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1806_combout\,
	datac => \breg|breg~1801_combout\,
	datad => \breg|breg~1808_combout\,
	combout => \breg|breg~1809_combout\);

-- Location: LCFF_X47_Y29_N25
\breg|breg~891\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~891_regout\);

-- Location: LCCOMB_X54_Y29_N18
\breg|breg~1792\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1792_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~763_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~635_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~763_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~635_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1792_combout\);

-- Location: LCCOMB_X47_Y29_N24
\breg|breg~1793\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1793_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1792_combout\ & (\breg|breg~1019_regout\)) # (!\breg|breg~1792_combout\ & ((\breg|breg~891_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1019_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~891_regout\,
	datad => \breg|breg~1792_combout\,
	combout => \breg|breg~1793_combout\);

-- Location: LCFF_X48_Y31_N15
\breg|breg~571\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~571_regout\);

-- Location: LCCOMB_X48_Y31_N14
\breg|breg~1794\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1794_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~699_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~571_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~699_regout\,
	datac => \breg|breg~571_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1794_combout\);

-- Location: LCCOMB_X47_Y29_N26
\breg|breg~1795\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1795_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1794_combout\ & (\breg|breg~955_regout\)) # (!\breg|breg~1794_combout\ & ((\breg|breg~827_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~955_regout\,
	datac => \breg|breg~827_regout\,
	datad => \breg|breg~1794_combout\,
	combout => \breg|breg~1795_combout\);

-- Location: LCCOMB_X47_Y32_N14
\breg|breg~1796\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1796_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1793_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1795_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~1793_combout\,
	datad => \breg|breg~1795_combout\,
	combout => \breg|breg~1796_combout\);

-- Location: LCFF_X49_Y32_N1
\breg|breg~859\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~859_regout\);

-- Location: LCFF_X49_Y32_N11
\breg|breg~603\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[21]~21_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~603_regout\);

-- Location: LCCOMB_X49_Y32_N10
\breg|breg~1790\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1790_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~859_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~603_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~859_regout\,
	datac => \breg|breg~603_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1790_combout\);

-- Location: LCCOMB_X57_Y31_N4
\breg|breg~1791\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1791_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1790_combout\ & (\breg|breg~987_regout\)) # (!\breg|breg~1790_combout\ & ((\breg|breg~731_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1790_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~987_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~731_regout\,
	datad => \breg|breg~1790_combout\,
	combout => \breg|breg~1791_combout\);

-- Location: LCCOMB_X58_Y30_N2
\breg|breg~1797\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1797_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~923_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~667_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~667_regout\,
	datad => \breg|breg~923_regout\,
	combout => \breg|breg~1797_combout\);

-- Location: LCCOMB_X58_Y30_N24
\breg|breg~1798\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1798_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1797_combout\ & (\breg|breg~1051_regout\)) # (!\breg|breg~1797_combout\ & ((\breg|breg~795_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1051_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~795_regout\,
	datad => \breg|breg~1797_combout\,
	combout => \breg|breg~1798_combout\);

-- Location: LCCOMB_X47_Y32_N6
\breg|breg~1799\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1799_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1796_combout\ & ((\breg|breg~1798_combout\))) # (!\breg|breg~1796_combout\ & (\breg|breg~1791_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~1796_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~1796_combout\,
	datac => \breg|breg~1791_combout\,
	datad => \breg|breg~1798_combout\,
	combout => \breg|breg~1799_combout\);

-- Location: LCCOMB_X47_Y32_N0
\breg|regB[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[21]~2_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1799_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~1809_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~1809_combout\,
	datad => \breg|breg~1799_combout\,
	combout => \breg|regB[21]~2_combout\);

-- Location: LCCOMB_X45_Y31_N0
\ula|a32~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~30_combout\ = (\mux_ALUSrc|WriteR\(20)) # (\MuxShamt|MuxShamtExit[20]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(20),
	datad => \MuxShamt|MuxShamtExit[20]~17_combout\,
	combout => \ula|a32~30_combout\);

-- Location: LCCOMB_X45_Y31_N4
\ula|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~4_combout\ = (\ula|Mux11~3_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[20]~40_combout\)))) # (!\ula|Mux11~3_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux11~3_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[20]~40_combout\,
	datad => \ula|Add0~40_combout\,
	combout => \ula|Mux11~4_combout\);

-- Location: LCCOMB_X42_Y32_N0
\ula|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~7_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(22))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(22),
	datac => \mux_ALUSrc|WriteR\(20),
	combout => \ula|ShiftRight0~7_combout\);

-- Location: LCCOMB_X47_Y32_N26
\ula|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~8_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~6_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~6_combout\,
	datad => \ula|ShiftRight0~7_combout\,
	combout => \ula|ShiftRight0~8_combout\);

-- Location: LCCOMB_X45_Y32_N0
\ula|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~58_combout\ = (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~14_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~14_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight0~8_combout\,
	combout => \ula|ShiftRight0~58_combout\);

-- Location: LCCOMB_X45_Y32_N2
\ula|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~40_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|ShiftRight0~17_combout\,
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|ShiftRight1~40_combout\);

-- Location: LCCOMB_X45_Y32_N4
\ula|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~41_combout\ = (\ula|ShiftRight0~58_combout\) # (\ula|ShiftRight1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~58_combout\,
	datad => \ula|ShiftRight1~40_combout\,
	combout => \ula|ShiftRight1~41_combout\);

-- Location: LCCOMB_X45_Y31_N6
\ula|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~5_combout\ = (\ula|Mux29~16_combout\ & (((\ula|ShiftRight1~41_combout\) # (\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (\ula|Mux11~4_combout\ & ((!\ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|Mux11~4_combout\,
	datac => \ula|ShiftRight1~41_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux11~5_combout\);

-- Location: LCCOMB_X45_Y31_N24
\ula|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~6_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux11~5_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux11~5_combout\ & ((!\ula|a32~30_combout\))))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~4_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|a32~30_combout\,
	datad => \ula|Mux11~5_combout\,
	combout => \ula|Mux11~6_combout\);

-- Location: LCCOMB_X43_Y38_N18
\ula|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~31_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~27_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~30_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \ula|ShiftLeft0~27_combout\,
	combout => \ula|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X45_Y31_N22
\ula|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~48_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~31_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~31_combout\,
	datad => \ula|ShiftLeft0~47_combout\,
	combout => \ula|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X45_Y32_N22
\ula|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~59_combout\ = (\ula|ShiftRight0~58_combout\) # ((\MuxShamt|MuxShamtExit[2]~3_combout\ & (!\MuxShamt|MuxShamtExit[3]~4_combout\ & \ula|ShiftRight0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ula|ShiftRight0~58_combout\,
	combout => \ula|ShiftRight0~59_combout\);

-- Location: LCCOMB_X43_Y36_N2
\ula|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~17_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(1))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(1),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(3),
	combout => \ula|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X51_Y36_N26
\ula|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~16_combout\ = (\mux_ALUSrc|WriteR\(0) & (\MuxShamt|MuxShamtExit[2]~3_combout\ & (!\MuxShamt|MuxShamtExit[0]~0_combout\ & !\MuxShamt|MuxShamtExit[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(0),
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X43_Y36_N28
\ula|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~19_combout\ = (\ula|ShiftLeft0~16_combout\) # ((!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~18_combout\) # (\ula|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~18_combout\,
	datab => \ula|ShiftLeft0~17_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~16_combout\,
	combout => \ula|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X40_Y37_N24
\ula|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~11_combout\ = (!\ula|ShiftLeft0~7_combout\ & (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~19_combout\ & !\ula|ShiftLeft0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~7_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~19_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Mux11~11_combout\);

-- Location: LCCOMB_X44_Y33_N26
\ula|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~7_combout\ = (\ula|Mux13~6_combout\ & (\ula|Mux13~15_combout\ & (\ula|ShiftRight0~59_combout\))) # (!\ula|Mux13~6_combout\ & (((\ula|Mux11~11_combout\)) # (!\ula|Mux13~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~6_combout\,
	datab => \ula|Mux13~15_combout\,
	datac => \ula|ShiftRight0~59_combout\,
	datad => \ula|Mux11~11_combout\,
	combout => \ula|Mux11~7_combout\);

-- Location: LCCOMB_X45_Y31_N18
\ula|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~8_combout\ = (\ula|Mux29~34_combout\ & ((\ula|Mux11~7_combout\ & ((\ula|ShiftLeft0~73_combout\))) # (!\ula|Mux11~7_combout\ & (\ula|ShiftLeft0~48_combout\)))) # (!\ula|Mux29~34_combout\ & (((\ula|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~34_combout\,
	datab => \ula|ShiftLeft0~48_combout\,
	datac => \ula|ShiftLeft0~73_combout\,
	datad => \ula|Mux11~7_combout\,
	combout => \ula|Mux11~8_combout\);

-- Location: LCCOMB_X45_Y31_N12
\ula|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~9_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux11~8_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(20) $ ((\MuxShamt|MuxShamtExit[20]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(20),
	datab => \MuxShamt|MuxShamtExit[20]~17_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux11~8_combout\,
	combout => \ula|Mux11~9_combout\);

-- Location: LCCOMB_X47_Y33_N18
\ula|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux11~10_combout\ = (\ula|Mux13~5_combout\ & ((\ula|Mux11~9_combout\) # ((\ula|Mux8~0_combout\ & \ula|Mux11~6_combout\)))) # (!\ula|Mux13~5_combout\ & (\ula|Mux8~0_combout\ & (\ula|Mux11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~5_combout\,
	datab => \ula|Mux8~0_combout\,
	datac => \ula|Mux11~6_combout\,
	datad => \ula|Mux11~9_combout\,
	combout => \ula|Mux11~10_combout\);

-- Location: LCCOMB_X52_Y34_N2
\mux_MemReg|d_in_mux[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[20]~20_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(20))) # (!\controle|controles\(7) & ((\ula|Mux11~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MD|altsyncram_component|auto_generated|q_a\(20),
	datac => \controle|controles\(7),
	datad => \ula|Mux11~10_combout\,
	combout => \mux_MemReg|d_in_mux[20]~20_combout\);

-- Location: LCFF_X53_Y29_N29
\breg|breg~762\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~762_regout\);

-- Location: LCCOMB_X54_Y29_N6
\breg|breg~1830\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1830_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~890_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~634_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~634_regout\,
	datad => \breg|breg~890_regout\,
	combout => \breg|breg~1830_combout\);

-- Location: LCCOMB_X54_Y29_N8
\breg|breg~1831\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1831_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1830_combout\ & ((\breg|breg~1018_regout\))) # (!\breg|breg~1830_combout\ & (\breg|breg~762_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~762_regout\,
	datac => \breg|breg~1018_regout\,
	datad => \breg|breg~1830_combout\,
	combout => \breg|breg~1831_combout\);

-- Location: LCFF_X49_Y32_N29
\breg|breg~858\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~858_regout\);

-- Location: LCFF_X49_Y32_N23
\breg|breg~602\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~602_regout\);

-- Location: LCCOMB_X49_Y32_N22
\breg|breg~1832\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1832_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~730_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~602_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~602_regout\,
	datad => \breg|breg~730_regout\,
	combout => \breg|breg~1832_combout\);

-- Location: LCCOMB_X49_Y32_N28
\breg|breg~1833\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1833_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1832_combout\ & (\breg|breg~986_regout\)) # (!\breg|breg~1832_combout\ & ((\breg|breg~858_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~986_regout\,
	datac => \breg|breg~858_regout\,
	datad => \breg|breg~1832_combout\,
	combout => \breg|breg~1833_combout\);

-- Location: LCCOMB_X50_Y30_N20
\breg|breg~1836\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1836_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17)) # (\breg|breg~1833_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~1835_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1835_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|breg~1833_combout\,
	combout => \breg|breg~1836_combout\);

-- Location: LCCOMB_X58_Y30_N22
\breg|breg~1837\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1837_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~794_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~666_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~666_regout\,
	datad => \breg|breg~794_regout\,
	combout => \breg|breg~1837_combout\);

-- Location: LCCOMB_X59_Y30_N16
\breg|breg~1838\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1838_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1837_combout\ & (\breg|breg~1050_regout\)) # (!\breg|breg~1837_combout\ & ((\breg|breg~922_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1050_regout\,
	datac => \breg|breg~922_regout\,
	datad => \breg|breg~1837_combout\,
	combout => \breg|breg~1838_combout\);

-- Location: LCCOMB_X50_Y30_N14
\breg|breg~1839\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1839_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1836_combout\ & ((\breg|breg~1838_combout\))) # (!\breg|breg~1836_combout\ & (\breg|breg~1831_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1831_combout\,
	datac => \breg|breg~1836_combout\,
	datad => \breg|breg~1838_combout\,
	combout => \breg|breg~1839_combout\);

-- Location: LCFF_X56_Y37_N7
\breg|breg~442\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~442_regout\);

-- Location: LCCOMB_X56_Y37_N6
\breg|breg~1847\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1847_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~506_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (((\breg|breg~442_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~506_regout\,
	datac => \breg|breg~442_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1847_combout\);

-- Location: LCCOMB_X50_Y30_N26
\breg|breg~1848\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1848_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1847_combout\ & (\breg|breg~538_regout\)) # (!\breg|breg~1847_combout\ & ((\breg|breg~474_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~538_regout\,
	datab => \breg|breg~474_regout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~1847_combout\,
	combout => \breg|breg~1848_combout\);

-- Location: LCFF_X57_Y37_N11
\breg|breg~410\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~410_regout\);

-- Location: LCFF_X58_Y33_N29
\breg|breg~314\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~314_regout\);

-- Location: LCFF_X57_Y37_N17
\breg|breg~346\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~346_regout\);

-- Location: LCCOMB_X58_Y33_N28
\breg|breg~1840\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1840_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~346_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~314_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~314_regout\,
	datad => \breg|breg~346_regout\,
	combout => \breg|breg~1840_combout\);

-- Location: LCCOMB_X57_Y37_N10
\breg|breg~1841\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1841_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1840_combout\ & ((\breg|breg~410_regout\))) # (!\breg|breg~1840_combout\ & (\breg|breg~378_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~378_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~410_regout\,
	datad => \breg|breg~1840_combout\,
	combout => \breg|breg~1841_combout\);

-- Location: LCCOMB_X57_Y32_N22
\breg|breg~1845\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1845_combout\ = (\breg|breg~1844_combout\ & (((\breg|breg~154_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|breg~1844_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~122_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1844_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~122_regout\,
	datad => \breg|breg~154_regout\,
	combout => \breg|breg~1845_combout\);

-- Location: LCFF_X52_Y34_N9
\breg|breg~218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~218_regout\);

-- Location: LCFF_X53_Y30_N5
\breg|breg~186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~186_regout\);

-- Location: LCFF_X57_Y33_N23
\breg|breg~250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[20]~20_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~250_regout\);

-- Location: LCCOMB_X53_Y30_N4
\breg|breg~1842\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1842_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~250_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~186_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~186_regout\,
	datad => \breg|breg~250_regout\,
	combout => \breg|breg~1842_combout\);

-- Location: LCCOMB_X52_Y34_N8
\breg|breg~1843\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1843_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1842_combout\ & (\breg|breg~282_regout\)) # (!\breg|breg~1842_combout\ & ((\breg|breg~218_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1842_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~282_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~218_regout\,
	datad => \breg|breg~1842_combout\,
	combout => \breg|breg~1843_combout\);

-- Location: LCCOMB_X50_Y30_N0
\breg|breg~1846\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1846_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~1843_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~1845_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1845_combout\,
	datad => \breg|breg~1843_combout\,
	combout => \breg|breg~1846_combout\);

-- Location: LCCOMB_X50_Y30_N28
\breg|breg~1849\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1849_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1846_combout\ & (\breg|breg~1848_combout\)) # (!\breg|breg~1846_combout\ & ((\breg|breg~1841_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1848_combout\,
	datac => \breg|breg~1841_combout\,
	datad => \breg|breg~1846_combout\,
	combout => \breg|breg~1849_combout\);

-- Location: LCCOMB_X50_Y30_N22
\breg|regB[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[20]~4_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1839_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~1849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \breg|breg~1839_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|breg~1849_combout\,
	combout => \breg|regB[20]~4_combout\);

-- Location: LCCOMB_X42_Y37_N12
\ula|a32~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~39_combout\ = (\mux_ALUSrc|WriteR\(27)) # (\MuxShamt|MuxShamtExit[27]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(27),
	datac => \MuxShamt|MuxShamtExit[27]~10_combout\,
	combout => \ula|a32~39_combout\);

-- Location: LCCOMB_X47_Y32_N22
\ula|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~80_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(21))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(21),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(23),
	combout => \ula|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X42_Y32_N22
\ula|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~81_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~77_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~80_combout\,
	datad => \ula|ShiftLeft0~77_combout\,
	combout => \ula|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X41_Y36_N26
\ula|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~90_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(24))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(24),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(25),
	combout => \ula|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X41_Y36_N22
\ula|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~92_combout\ = (\ula|ShiftLeft0~90_combout\) # ((!\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftLeft0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \ula|ShiftLeft0~90_combout\,
	datad => \ula|ShiftLeft0~91_combout\,
	combout => \ula|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X43_Y33_N26
\ula|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux7~12_combout\ = (\MuxShamt|MuxShamtExit[4]~1_combout\) # ((\MuxShamt|MuxShamtExit[2]~3_combout\ & !\MuxShamt|MuxShamtExit[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|Mux7~12_combout\);

-- Location: LCCOMB_X45_Y33_N18
\ula|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~69_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~65_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~65_combout\,
	datad => \ula|ShiftLeft0~68_combout\,
	combout => \ula|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X45_Y33_N28
\ula|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~70_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~56_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~56_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~69_combout\,
	combout => \ula|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X45_Y33_N14
\ula|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~2_combout\ = (\ula|Mux7~19_combout\ & (((\ula|Mux7~12_combout\) # (\ula|ShiftLeft0~70_combout\)))) # (!\ula|Mux7~19_combout\ & (\ula|ShiftLeft0~92_combout\ & (!\ula|Mux7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~19_combout\,
	datab => \ula|ShiftLeft0~92_combout\,
	datac => \ula|Mux7~12_combout\,
	datad => \ula|ShiftLeft0~70_combout\,
	combout => \ula|Mux4~2_combout\);

-- Location: LCCOMB_X45_Y33_N2
\ula|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~45_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~15_combout\ & (!\MuxShamt|MuxShamtExit[2]~3_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (((\ula|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~15_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~44_combout\,
	combout => \ula|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X45_Y33_N24
\ula|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~3_combout\ = (\ula|Mux7~12_combout\ & ((\ula|Mux4~2_combout\ & ((\ula|ShiftLeft0~45_combout\))) # (!\ula|Mux4~2_combout\ & (\ula|ShiftLeft0~81_combout\)))) # (!\ula|Mux7~12_combout\ & (((\ula|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~12_combout\,
	datab => \ula|ShiftLeft0~81_combout\,
	datac => \ula|Mux4~2_combout\,
	datad => \ula|ShiftLeft0~45_combout\,
	combout => \ula|Mux4~3_combout\);

-- Location: LCCOMB_X45_Y33_N22
\ula|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~11_combout\ = (!\ula|ShiftLeft0~4_combout\ & (\ula|Mux4~3_combout\ & !\ula|ShiftLeft0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|Mux4~3_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|Mux4~11_combout\);

-- Location: LCCOMB_X42_Y37_N14
\ula|a32~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~40_combout\ = \mux_ALUSrc|WriteR\(27) $ (\MuxShamt|MuxShamtExit[27]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(27),
	datac => \MuxShamt|MuxShamtExit[27]~10_combout\,
	combout => \ula|a32~40_combout\);

-- Location: LCCOMB_X42_Y37_N0
\ula|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~4_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(27) & ((\MuxShamt|MuxShamtExit[27]~10_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(27) & (\MuxShamt|MuxShamtExit[27]~10_combout\ & 
-- !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(27),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[27]~10_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux4~4_combout\);

-- Location: LCCOMB_X42_Y37_N2
\ula|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~5_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux4~4_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux4~4_combout\ & (\ula|A_B_sum[27]~54_combout\)) # (!\ula|Mux4~4_combout\ & ((\ula|Add0~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux4~4_combout\,
	datac => \ula|A_B_sum[27]~54_combout\,
	datad => \ula|Add0~54_combout\,
	combout => \ula|Mux4~5_combout\);

-- Location: LCCOMB_X42_Y37_N20
\ula|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~6_combout\ = (\ula|Mux29~18_combout\ & (!\ula|Mux29~35_combout\ & (\ula|a32~40_combout\))) # (!\ula|Mux29~18_combout\ & ((\ula|Mux29~35_combout\) # ((\ula|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~18_combout\,
	datab => \ula|Mux29~35_combout\,
	datac => \ula|a32~40_combout\,
	datad => \ula|Mux4~5_combout\,
	combout => \ula|Mux4~6_combout\);

-- Location: LCCOMB_X41_Y33_N22
\ula|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~7_combout\ = (\ula|Mux7~8_combout\ & ((\ula|Mux4~6_combout\ & ((\ula|Mux4~11_combout\))) # (!\ula|Mux4~6_combout\ & (\ula|ShiftRight0~73_combout\)))) # (!\ula|Mux7~8_combout\ & (((\ula|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~73_combout\,
	datab => \ula|Mux7~8_combout\,
	datac => \ula|Mux4~11_combout\,
	datad => \ula|Mux4~6_combout\,
	combout => \ula|Mux4~7_combout\);

-- Location: LCCOMB_X41_Y33_N8
\ula|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~8_combout\ = (\ula|Mux13~4_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux13~4_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~50_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux4~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~4_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|ShiftRight1~50_combout\,
	datad => \ula|Mux4~7_combout\,
	combout => \ula|Mux4~8_combout\);

-- Location: LCCOMB_X41_Y33_N10
\ula|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~9_combout\ = (\ula|Mux4~8_combout\ & ((\mux_ALUSrc|WriteR\(31)) # ((!\ula|Mux13~4_combout\)))) # (!\ula|Mux4~8_combout\ & (((!\ula|a32~39_combout\ & \ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~39_combout\,
	datac => \ula|Mux4~8_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux4~9_combout\);

-- Location: LCCOMB_X41_Y33_N4
\ula|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux4~10_combout\ = (\ula|Mux4~9_combout\ & ((\controle|ctrula[0]~11_combout\) # (!\ula|Mux29~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datac => \controle|ctrula[0]~11_combout\,
	datad => \ula|Mux4~9_combout\,
	combout => \ula|Mux4~10_combout\);

-- Location: LCCOMB_X41_Y33_N2
\mux_MemReg|d_in_mux[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[27]~27_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(27))) # (!\controle|controles\(7) & ((\ula|Mux4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MD|altsyncram_component|auto_generated|q_a\(27),
	datac => \ula|Mux4~10_combout\,
	datad => \controle|controles\(7),
	combout => \mux_MemReg|d_in_mux[27]~27_combout\);

-- Location: LCFF_X53_Y39_N1
\breg|breg~289\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~289_regout\);

-- Location: LCFF_X57_Y39_N25
\breg|breg~257\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~257_regout\);

-- Location: LCCOMB_X53_Y35_N30
\breg|breg~2020\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2020_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~225_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~193_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~225_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~193_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2020_combout\);

-- Location: LCCOMB_X57_Y39_N24
\breg|breg~2021\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2021_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2020_combout\ & (\breg|breg~289_regout\)) # (!\breg|breg~2020_combout\ & ((\breg|breg~257_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~289_regout\,
	datac => \breg|breg~257_regout\,
	datad => \breg|breg~2020_combout\,
	combout => \breg|breg~2021_combout\);

-- Location: LCFF_X53_Y39_N19
\breg|breg~449\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~449_regout\);

-- Location: LCCOMB_X53_Y39_N18
\breg|breg~2027\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2027_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~481_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~449_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~449_regout\,
	datad => \breg|breg~481_regout\,
	combout => \breg|breg~2027_combout\);

-- Location: LCCOMB_X57_Y39_N2
\breg|breg~2028\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2028_combout\ = (\breg|breg~2027_combout\ & ((\breg|breg~545_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2027_combout\ & (((\breg|breg~513_regout\ & \MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~545_regout\,
	datab => \breg|breg~2027_combout\,
	datac => \breg|breg~513_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2028_combout\);

-- Location: LCCOMB_X59_Y34_N26
\breg|breg~2029\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2029_combout\ = (\breg|breg~2026_combout\ & (((\breg|breg~2028_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|breg~2026_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~2021_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2026_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2021_combout\,
	datad => \breg|breg~2028_combout\,
	combout => \breg|breg~2029_combout\);

-- Location: LCCOMB_X49_Y36_N2
\breg|breg~2011\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2011_combout\ = (\breg|breg~2010_combout\ & (((\breg|breg~993_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|breg~2010_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~737_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2010_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~993_regout\,
	datad => \breg|breg~737_regout\,
	combout => \breg|breg~2011_combout\);

-- Location: LCCOMB_X56_Y31_N22
\breg|breg~2015\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2015_combout\ = (\breg|breg~2014_combout\ & (((\breg|breg~961_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19)))) # (!\breg|breg~2014_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~833_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2014_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~961_regout\,
	datad => \breg|breg~833_regout\,
	combout => \breg|breg~2015_combout\);

-- Location: LCFF_X41_Y33_N17
\breg|breg~897\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~897_regout\);

-- Location: LCFF_X57_Y29_N9
\breg|breg~641\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[27]~27_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~641_regout\);

-- Location: LCCOMB_X57_Y29_N8
\breg|breg~2012\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2012_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~769_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~641_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~641_regout\,
	datad => \breg|breg~769_regout\,
	combout => \breg|breg~2012_combout\);

-- Location: LCCOMB_X41_Y33_N16
\breg|breg~2013\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2013_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2012_combout\ & (\breg|breg~1025_regout\)) # (!\breg|breg~2012_combout\ & ((\breg|breg~897_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1025_regout\,
	datac => \breg|breg~897_regout\,
	datad => \breg|breg~2012_combout\,
	combout => \breg|breg~2013_combout\);

-- Location: LCCOMB_X59_Y34_N12
\breg|breg~2016\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2016_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~2013_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~2015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2015_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|breg~2013_combout\,
	combout => \breg|breg~2016_combout\);

-- Location: LCCOMB_X59_Y34_N22
\breg|breg~2019\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2019_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2016_combout\ & (\breg|breg~2018_combout\)) # (!\breg|breg~2016_combout\ & ((\breg|breg~2011_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2018_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2011_combout\,
	datad => \breg|breg~2016_combout\,
	combout => \breg|breg~2019_combout\);

-- Location: LCCOMB_X59_Y34_N28
\breg|regB[27]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[27]~13_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2019_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~2029_combout\ & (!\breg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|breg~2029_combout\,
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~2019_combout\,
	combout => \breg|regB[27]~13_combout\);

-- Location: LCCOMB_X59_Y34_N6
\mux_ALUSrc|WriteR[27]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[27]~14_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[27]~13_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|ULAsrc\(1),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[27]~13_combout\,
	combout => \mux_ALUSrc|WriteR[27]~14_combout\);

-- Location: LCCOMB_X59_Y34_N24
\mux_ALUSrc|WriteR[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(27) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[27]~14_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(27),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[27]~14_combout\,
	combout => \mux_ALUSrc|WriteR\(27));

-- Location: LCCOMB_X47_Y31_N20
\ula|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~15_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(27)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(25),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(27),
	combout => \ula|ShiftRight0~15_combout\);

-- Location: LCCOMB_X47_Y31_N24
\ula|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~17_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~15_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~15_combout\,
	datad => \ula|ShiftRight0~16_combout\,
	combout => \ula|ShiftRight0~17_combout\);

-- Location: LCCOMB_X45_Y32_N30
\ula|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~18_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~14_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~17_combout\,
	datad => \ula|ShiftRight0~14_combout\,
	combout => \ula|ShiftRight0~18_combout\);

-- Location: LCCOMB_X43_Y32_N0
\ula|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~10_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(18)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(16),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(18),
	combout => \ula|ShiftRight0~10_combout\);

-- Location: LCCOMB_X57_Y32_N24
\ula|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~9_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(19)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(17),
	datac => \mux_ALUSrc|WriteR\(19),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight0~9_combout\);

-- Location: LCCOMB_X45_Y32_N16
\ula|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~11_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~9_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~10_combout\,
	datad => \ula|ShiftRight0~9_combout\,
	combout => \ula|ShiftRight0~11_combout\);

-- Location: LCCOMB_X45_Y32_N26
\ula|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~12_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~8_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~11_combout\,
	datad => \ula|ShiftRight0~8_combout\,
	combout => \ula|ShiftRight0~12_combout\);

-- Location: LCCOMB_X44_Y32_N28
\ula|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~4_combout\ = (\ula|ShiftRight0~20_combout\ & ((\ula|ShiftRight0~18_combout\) # (\ula|ShiftRight0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~18_combout\,
	datac => \ula|ShiftRight0~12_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Mux15~4_combout\);

-- Location: LCCOMB_X42_Y33_N14
\ula|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~10_combout\ = (\ula|Mux30~10_combout\ & ((\ula|Mux15~4_combout\) # ((\mux_ALUSrc|WriteR\(31) & !\ula|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|Mux30~10_combout\,
	datac => \ula|ShiftRight0~20_combout\,
	datad => \ula|Mux15~4_combout\,
	combout => \ula|Mux15~10_combout\);

-- Location: LCCOMB_X43_Y31_N14
\ula|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~11_combout\ = (\controle|ctrula[3]~15_combout\ & ((\ula|Mux15~9_combout\ & ((\ula|Mux15~10_combout\))) # (!\ula|Mux15~9_combout\ & (!\ula|Mux15~1_combout\)))) # (!\controle|ctrula[3]~15_combout\ & (((\ula|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datab => \ula|Mux15~1_combout\,
	datac => \ula|Mux15~9_combout\,
	datad => \ula|Mux15~10_combout\,
	combout => \ula|Mux15~11_combout\);

-- Location: LCCOMB_X48_Y34_N18
\mux_MemReg|d_in_mux[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[16]~16_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(16))) # (!\controle|controles\(7) & ((\ula|Mux15~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datab => \MD|altsyncram_component|auto_generated|q_a\(16),
	datad => \ula|Mux15~11_combout\,
	combout => \mux_MemReg|d_in_mux[16]~16_combout\);

-- Location: LCFF_X56_Y33_N17
\breg|breg~470\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~470_regout\);

-- Location: LCFF_X56_Y37_N1
\breg|breg~438\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~438_regout\);

-- Location: LCCOMB_X56_Y37_N0
\breg|breg~1927\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1927_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~502_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~438_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~438_regout\,
	datad => \breg|breg~502_regout\,
	combout => \breg|breg~1927_combout\);

-- Location: LCFF_X48_Y34_N19
\breg|breg~534\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[16]~16_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~534_regout\);

-- Location: LCCOMB_X56_Y34_N26
\breg|breg~1928\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1928_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1927_combout\ & ((\breg|breg~534_regout\))) # (!\breg|breg~1927_combout\ & (\breg|breg~470_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~470_regout\,
	datac => \breg|breg~1927_combout\,
	datad => \breg|breg~534_regout\,
	combout => \breg|breg~1928_combout\);

-- Location: LCCOMB_X57_Y34_N8
\breg|breg~1924\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1924_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~86_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~54_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~86_regout\,
	datac => \breg|breg~54_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1924_combout\);

-- Location: LCCOMB_X57_Y34_N14
\breg|breg~1925\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1925_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1924_combout\ & ((\breg|breg~150_regout\))) # (!\breg|breg~1924_combout\ & (\breg|breg~118_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1924_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1924_combout\,
	datac => \breg|breg~118_regout\,
	datad => \breg|breg~150_regout\,
	combout => \breg|breg~1925_combout\);

-- Location: LCFF_X54_Y32_N13
\breg|breg~182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~182_regout\);

-- Location: LCFF_X52_Y32_N23
\breg|breg~246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~246_regout\);

-- Location: LCCOMB_X54_Y32_N12
\breg|breg~1922\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1922_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~246_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~182_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~182_regout\,
	datad => \breg|breg~246_regout\,
	combout => \breg|breg~1922_combout\);

-- Location: LCCOMB_X56_Y32_N6
\breg|breg~1923\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1923_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1922_combout\ & ((\breg|breg~278_regout\))) # (!\breg|breg~1922_combout\ & (\breg|breg~214_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~214_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~278_regout\,
	datad => \breg|breg~1922_combout\,
	combout => \breg|breg~1923_combout\);

-- Location: LCCOMB_X56_Y34_N8
\breg|breg~1926\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1926_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~1923_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~1925_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1925_combout\,
	datad => \breg|breg~1923_combout\,
	combout => \breg|breg~1926_combout\);

-- Location: LCFF_X56_Y36_N11
\breg|breg~406\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~406_regout\);

-- Location: LCCOMB_X59_Y35_N30
\breg|breg~1920\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1920_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~342_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~310_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~342_regout\,
	datac => \breg|breg~310_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1920_combout\);

-- Location: LCCOMB_X56_Y36_N10
\breg|breg~1921\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1921_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1920_combout\ & ((\breg|breg~406_regout\))) # (!\breg|breg~1920_combout\ & (\breg|breg~374_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~374_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~406_regout\,
	datad => \breg|breg~1920_combout\,
	combout => \breg|breg~1921_combout\);

-- Location: LCCOMB_X56_Y34_N20
\breg|breg~1929\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1929_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1926_combout\ & (\breg|breg~1928_combout\)) # (!\breg|breg~1926_combout\ & ((\breg|breg~1921_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1926_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1928_combout\,
	datac => \breg|breg~1926_combout\,
	datad => \breg|breg~1921_combout\,
	combout => \breg|breg~1929_combout\);

-- Location: LCFF_X58_Y30_N7
\breg|breg~662\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~662_regout\);

-- Location: LCCOMB_X58_Y30_N6
\breg|breg~1917\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1917_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~790_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~662_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~662_regout\,
	datad => \breg|breg~790_regout\,
	combout => \breg|breg~1917_combout\);

-- Location: LCCOMB_X61_Y31_N26
\breg|breg~1918\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1918_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1917_combout\ & (\breg|breg~1046_regout\)) # (!\breg|breg~1917_combout\ & ((\breg|breg~918_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1046_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~918_regout\,
	datad => \breg|breg~1917_combout\,
	combout => \breg|breg~1918_combout\);

-- Location: LCFF_X56_Y34_N13
\breg|breg~694\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~694_regout\);

-- Location: LCFF_X56_Y34_N7
\breg|breg~566\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~566_regout\);

-- Location: LCFF_X51_Y30_N11
\breg|breg~822\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~822_regout\);

-- Location: LCCOMB_X56_Y34_N6
\breg|breg~1914\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1914_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~822_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~566_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~566_regout\,
	datad => \breg|breg~822_regout\,
	combout => \breg|breg~1914_combout\);

-- Location: LCCOMB_X56_Y34_N12
\breg|breg~1915\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1915_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1914_combout\ & (\breg|breg~950_regout\)) # (!\breg|breg~1914_combout\ & ((\breg|breg~694_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~950_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~694_regout\,
	datad => \breg|breg~1914_combout\,
	combout => \breg|breg~1915_combout\);

-- Location: LCFF_X48_Y34_N17
\breg|breg~982\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~982_regout\);

-- Location: LCFF_X49_Y32_N15
\breg|breg~598\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[16]~16_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~598_regout\);

-- Location: LCCOMB_X49_Y32_N14
\breg|breg~1912\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1912_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~726_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~598_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~598_regout\,
	datad => \breg|breg~726_regout\,
	combout => \breg|breg~1912_combout\);

-- Location: LCCOMB_X48_Y34_N16
\breg|breg~1913\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1913_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1912_combout\ & ((\breg|breg~982_regout\))) # (!\breg|breg~1912_combout\ & (\breg|breg~854_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~854_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~982_regout\,
	datad => \breg|breg~1912_combout\,
	combout => \breg|breg~1913_combout\);

-- Location: LCCOMB_X58_Y34_N12
\breg|breg~1916\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1916_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~1913_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~1915_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~1915_combout\,
	datad => \breg|breg~1913_combout\,
	combout => \breg|breg~1916_combout\);

-- Location: LCCOMB_X58_Y34_N30
\breg|breg~1919\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1919_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1916_combout\ & ((\breg|breg~1918_combout\))) # (!\breg|breg~1916_combout\ & (\breg|breg~1911_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1911_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~1918_combout\,
	datad => \breg|breg~1916_combout\,
	combout => \breg|breg~1919_combout\);

-- Location: LCCOMB_X58_Y34_N0
\breg|regB[16]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[16]~8_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1919_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~1929_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~1929_combout\,
	datad => \breg|breg~1919_combout\,
	combout => \breg|regB[16]~8_combout\);

-- Location: LCCOMB_X44_Y31_N20
\ula|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~4_combout\ = (\ula|ShiftLeft0~11_combout\ & (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (!\ula|ShiftLeft0~8_combout\ & \ula|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~11_combout\,
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftLeft0~8_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|Mux14~4_combout\);

-- Location: LCCOMB_X45_Y31_N2
\ula|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~10_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(20))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(20),
	datad => \mux_ALUSrc|WriteR\(18),
	combout => \ula|ShiftRight1~10_combout\);

-- Location: LCCOMB_X43_Y34_N18
\ula|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~46_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~10_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datab => \ula|ShiftRight1~10_combout\,
	datac => \ula|ShiftRight0~9_combout\,
	combout => \ula|ShiftRight0~46_combout\);

-- Location: LCCOMB_X43_Y34_N12
\ula|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~47_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\MuxShamt|MuxShamtExit[2]~3_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~45_combout\)) # 
-- (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight0~45_combout\,
	datad => \ula|ShiftRight0~46_combout\,
	combout => \ula|ShiftRight0~47_combout\);

-- Location: LCCOMB_X44_Y31_N28
\ula|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~48_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~47_combout\ & (\ula|ShiftRight0~43_combout\)) # (!\ula|ShiftRight0~47_combout\ & ((\ula|ShiftRight0~44_combout\))))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & 
-- (((\ula|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight0~43_combout\,
	datac => \ula|ShiftRight0~44_combout\,
	datad => \ula|ShiftRight0~47_combout\,
	combout => \ula|ShiftRight0~48_combout\);

-- Location: LCCOMB_X44_Y31_N14
\ula|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~5_combout\ = (\ula|Mux13~6_combout\ & (\ula|Mux13~15_combout\ & ((\ula|ShiftRight0~48_combout\)))) # (!\ula|Mux13~6_combout\ & (((\ula|Mux14~4_combout\)) # (!\ula|Mux13~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~6_combout\,
	datab => \ula|Mux13~15_combout\,
	datac => \ula|Mux14~4_combout\,
	datad => \ula|ShiftRight0~48_combout\,
	combout => \ula|Mux14~5_combout\);

-- Location: LCCOMB_X43_Y37_N6
\ula|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~63_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftLeft0~59_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~59_combout\,
	datad => \ula|ShiftLeft0~62_combout\,
	combout => \ula|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X43_Y37_N8
\ula|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~64_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~50_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftLeft0~50_combout\,
	datad => \ula|ShiftLeft0~63_combout\,
	combout => \ula|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X44_Y31_N0
\ula|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~6_combout\ = (\ula|Mux29~34_combout\ & ((\ula|Mux14~5_combout\ & ((\ula|ShiftLeft0~64_combout\))) # (!\ula|Mux14~5_combout\ & (\ula|ShiftLeft0~35_combout\)))) # (!\ula|Mux29~34_combout\ & (((\ula|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~35_combout\,
	datab => \ula|Mux29~34_combout\,
	datac => \ula|Mux14~5_combout\,
	datad => \ula|ShiftLeft0~64_combout\,
	combout => \ula|Mux14~6_combout\);

-- Location: LCCOMB_X44_Y31_N26
\ula|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~7_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux14~6_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(17) $ ((\MuxShamt|MuxShamtExit[17]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(17),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[17]~20_combout\,
	datad => \ula|Mux14~6_combout\,
	combout => \ula|Mux14~7_combout\);

-- Location: LCCOMB_X45_Y36_N2
\ula|a32~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~27_combout\ = (\mux_ALUSrc|WriteR\(17)) # (\MuxShamt|MuxShamtExit[17]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(17),
	datad => \MuxShamt|MuxShamtExit[17]~20_combout\,
	combout => \ula|a32~27_combout\);

-- Location: LCCOMB_X45_Y36_N12
\ula|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~0_combout\ = (\controle|ctrula[0]~11_combout\ & (((\controle|ctrula[1]~13_combout\) # (\ula|A_B_sum[17]~34_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (\ula|Add0~34_combout\ & (!\controle|ctrula[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \ula|Add0~34_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|A_B_sum[17]~34_combout\,
	combout => \ula|Mux14~0_combout\);

-- Location: LCCOMB_X45_Y36_N14
\ula|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~1_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(17) & ((\MuxShamt|MuxShamtExit[17]~20_combout\) # (!\ula|Mux14~0_combout\))) # (!\mux_ALUSrc|WriteR\(17) & (\MuxShamt|MuxShamtExit[17]~20_combout\ & 
-- !\ula|Mux14~0_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(17),
	datab => \MuxShamt|MuxShamtExit[17]~20_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux14~0_combout\,
	combout => \ula|Mux14~1_combout\);

-- Location: LCCOMB_X43_Y34_N6
\ula|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~11_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~45_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight0~45_combout\,
	datad => \ula|ShiftRight0~46_combout\,
	combout => \ula|ShiftRight1~11_combout\);

-- Location: LCCOMB_X43_Y34_N4
\ula|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~14_combout\ = (\ula|ShiftRight1~11_combout\) # ((\ula|ShiftRight1~13_combout\ & \MuxShamt|MuxShamtExit[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~13_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftRight1~11_combout\,
	combout => \ula|ShiftRight1~14_combout\);

-- Location: LCCOMB_X45_Y36_N24
\ula|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~2_combout\ = (\ula|Mux29~16_combout\ & (((\ula|ShiftRight1~14_combout\) # (\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (\ula|Mux14~1_combout\ & ((!\ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|Mux14~1_combout\,
	datac => \ula|ShiftRight1~14_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux14~2_combout\);

-- Location: LCCOMB_X45_Y36_N26
\ula|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~3_combout\ = (\ula|Mux14~2_combout\ & ((\mux_ALUSrc|WriteR\(31)) # ((!\ula|Mux13~4_combout\)))) # (!\ula|Mux14~2_combout\ & (((!\ula|a32~27_combout\ & \ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~27_combout\,
	datac => \ula|Mux14~2_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux14~3_combout\);

-- Location: LCCOMB_X47_Y33_N30
\ula|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux14~8_combout\ = (\ula|Mux13~5_combout\ & ((\ula|Mux14~7_combout\) # ((\ula|Mux8~0_combout\ & \ula|Mux14~3_combout\)))) # (!\ula|Mux13~5_combout\ & (\ula|Mux8~0_combout\ & ((\ula|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~5_combout\,
	datab => \ula|Mux8~0_combout\,
	datac => \ula|Mux14~7_combout\,
	datad => \ula|Mux14~3_combout\,
	combout => \ula|Mux14~8_combout\);

-- Location: LCCOMB_X54_Y35_N22
\mux_MemReg|d_in_mux[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[17]~17_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(17))) # (!\controle|controles\(7) & ((\ula|Mux14~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(7),
	datac => \MD|altsyncram_component|auto_generated|q_a\(17),
	datad => \ula|Mux14~8_combout\,
	combout => \mux_MemReg|d_in_mux[17]~17_combout\);

-- Location: LCFF_X53_Y29_N1
\breg|breg~759\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~759_regout\);

-- Location: LCFF_X57_Y29_N29
\breg|breg~631\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~631_regout\);

-- Location: LCCOMB_X53_Y29_N0
\breg|breg~1424\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1424_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~759_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~631_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~759_regout\,
	datad => \breg|breg~631_regout\,
	combout => \breg|breg~1424_combout\);

-- Location: LCFF_X53_Y29_N15
\breg|breg~887\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~887_regout\);

-- Location: LCFF_X57_Y29_N31
\breg|breg~1015\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1015_regout\);

-- Location: LCCOMB_X53_Y29_N14
\breg|breg~1425\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1425_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1424_combout\ & ((\breg|breg~1015_regout\))) # (!\breg|breg~1424_combout\ & (\breg|breg~887_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1424_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1424_combout\,
	datac => \breg|breg~887_regout\,
	datad => \breg|breg~1015_regout\,
	combout => \breg|breg~1425_combout\);

-- Location: LCFF_X57_Y35_N9
\breg|breg~951\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~951_regout\);

-- Location: LCFF_X58_Y31_N19
\breg|breg~567\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~567_regout\);

-- Location: LCFF_X53_Y31_N25
\breg|breg~695\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~695_regout\);

-- Location: LCCOMB_X53_Y31_N24
\breg|breg~1426\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1426_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~695_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~567_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~567_regout\,
	datac => \breg|breg~695_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1426_combout\);

-- Location: LCCOMB_X57_Y35_N8
\breg|breg~1427\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1427_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1426_combout\ & ((\breg|breg~951_regout\))) # (!\breg|breg~1426_combout\ & (\breg|breg~823_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~823_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~951_regout\,
	datad => \breg|breg~1426_combout\,
	combout => \breg|breg~1427_combout\);

-- Location: LCCOMB_X58_Y35_N4
\breg|breg~1428\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1428_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~1425_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1425_combout\,
	datad => \breg|breg~1427_combout\,
	combout => \breg|breg~1428_combout\);

-- Location: LCFF_X58_Y30_N1
\breg|breg~791\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~791_regout\);

-- Location: LCFF_X61_Y31_N17
\breg|breg~919\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~919_regout\);

-- Location: LCFF_X58_Y30_N11
\breg|breg~663\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~663_regout\);

-- Location: LCCOMB_X61_Y31_N16
\breg|breg~1429\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1429_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~919_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~663_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~919_regout\,
	datad => \breg|breg~663_regout\,
	combout => \breg|breg~1429_combout\);

-- Location: LCCOMB_X58_Y30_N0
\breg|breg~1430\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1430_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1429_combout\ & (\breg|breg~1047_regout\)) # (!\breg|breg~1429_combout\ & ((\breg|breg~791_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1047_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~791_regout\,
	datad => \breg|breg~1429_combout\,
	combout => \breg|breg~1430_combout\);

-- Location: LCCOMB_X58_Y35_N22
\breg|breg~1431\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1431_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1428_combout\ & ((\breg|breg~1430_combout\))) # (!\breg|breg~1428_combout\ & (\breg|breg~1423_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1423_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1428_combout\,
	datad => \breg|breg~1430_combout\,
	combout => \breg|breg~1431_combout\);

-- Location: LCCOMB_X54_Y32_N10
\breg|breg~1432\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1432_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~215_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~183_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~183_regout\,
	datac => \breg|breg~215_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1432_combout\);

-- Location: LCFF_X57_Y39_N17
\breg|breg~247\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~247_regout\);

-- Location: LCCOMB_X57_Y39_N16
\breg|breg~1433\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1433_combout\ = (\breg|breg~1432_combout\ & ((\breg|breg~279_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1432_combout\ & (((\breg|breg~247_regout\ & \MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~279_regout\,
	datab => \breg|breg~1432_combout\,
	datac => \breg|breg~247_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1433_combout\);

-- Location: LCCOMB_X57_Y39_N10
\breg|breg~1440\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1440_combout\ = (\breg|breg~1439_combout\ & ((\breg|breg~535_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1439_combout\ & (((\breg|breg~503_regout\ & \MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1439_combout\,
	datab => \breg|breg~535_regout\,
	datac => \breg|breg~503_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1440_combout\);

-- Location: LCCOMB_X58_Y37_N8
\breg|breg~1434\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1434_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~375_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~311_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~375_regout\,
	datad => \breg|breg~311_regout\,
	combout => \breg|breg~1434_combout\);

-- Location: LCCOMB_X59_Y35_N14
\breg|breg~1435\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1435_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1434_combout\ & ((\breg|breg~407_regout\))) # (!\breg|breg~1434_combout\ & (\breg|breg~343_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1434_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1434_combout\,
	datac => \breg|breg~343_regout\,
	datad => \breg|breg~407_regout\,
	combout => \breg|breg~1435_combout\);

-- Location: LCFF_X54_Y38_N31
\breg|breg~151\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[17]~17_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~151_regout\);

-- Location: LCCOMB_X58_Y34_N4
\breg|breg~1436\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1436_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21)) # (\breg|breg~119_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~55_regout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~55_regout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|breg~119_regout\,
	combout => \breg|breg~1436_combout\);

-- Location: LCCOMB_X54_Y38_N30
\breg|breg~1437\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1437_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1436_combout\ & ((\breg|breg~151_regout\))) # (!\breg|breg~1436_combout\ & (\breg|breg~87_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~87_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~151_regout\,
	datad => \breg|breg~1436_combout\,
	combout => \breg|breg~1437_combout\);

-- Location: LCCOMB_X59_Y35_N18
\breg|breg~1438\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1438_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1435_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1437_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1435_combout\,
	datad => \breg|breg~1437_combout\,
	combout => \breg|breg~1438_combout\);

-- Location: LCCOMB_X58_Y35_N16
\breg|breg~1441\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1441_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1438_combout\ & ((\breg|breg~1440_combout\))) # (!\breg|breg~1438_combout\ & (\breg|breg~1433_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1433_combout\,
	datac => \breg|breg~1440_combout\,
	datad => \breg|breg~1438_combout\,
	combout => \breg|breg~1441_combout\);

-- Location: LCCOMB_X58_Y35_N18
\MuxShamt|MuxShamtExit[17]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[17]~20_combout\ = (\MuxShamt|MuxShamtExit[30]~5_combout\ & ((\breg|breg~1431_combout\) # ((\breg|breg~1441_combout\ & \MuxShamt|MuxShamtExit[30]~6_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~5_combout\ & (((\breg|breg~1441_combout\ 
-- & \MuxShamt|MuxShamtExit[30]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datab => \breg|breg~1431_combout\,
	datac => \breg|breg~1441_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~6_combout\,
	combout => \MuxShamt|MuxShamtExit[17]~20_combout\);

-- Location: LCCOMB_X58_Y35_N8
\ula|ShiftLeft0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~3_combout\ = (\MuxShamt|MuxShamtExit[16]~21_combout\) # ((\MuxShamt|MuxShamtExit[17]~20_combout\) # ((\MuxShamt|MuxShamtExit[15]~22_combout\) # (\MuxShamt|MuxShamtExit[18]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[16]~21_combout\,
	datab => \MuxShamt|MuxShamtExit[17]~20_combout\,
	datac => \MuxShamt|MuxShamtExit[15]~22_combout\,
	datad => \MuxShamt|MuxShamtExit[18]~19_combout\,
	combout => \ula|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X54_Y33_N2
\ula|ShiftLeft0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~1_combout\ = (\MuxShamt|MuxShamtExit[24]~13_combout\) # ((\MuxShamt|MuxShamtExit[23]~14_combout\) # ((\MuxShamt|MuxShamtExit[25]~12_combout\) # (\MuxShamt|MuxShamtExit[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[24]~13_combout\,
	datab => \MuxShamt|MuxShamtExit[23]~14_combout\,
	datac => \MuxShamt|MuxShamtExit[25]~12_combout\,
	datad => \MuxShamt|MuxShamtExit[26]~11_combout\,
	combout => \ula|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X48_Y31_N0
\ula|ShiftLeft0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~2_combout\ = (\MuxShamt|MuxShamtExit[21]~16_combout\) # ((\MuxShamt|MuxShamtExit[20]~17_combout\) # ((\MuxShamt|MuxShamtExit[22]~15_combout\) # (\MuxShamt|MuxShamtExit[19]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[21]~16_combout\,
	datab => \MuxShamt|MuxShamtExit[20]~17_combout\,
	datac => \MuxShamt|MuxShamtExit[22]~15_combout\,
	datad => \MuxShamt|MuxShamtExit[19]~18_combout\,
	combout => \ula|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X44_Y35_N0
\ula|ShiftLeft0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~4_combout\ = (\ula|ShiftLeft0~0_combout\) # ((\ula|ShiftLeft0~3_combout\) # ((\ula|ShiftLeft0~1_combout\) # (\ula|ShiftLeft0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~0_combout\,
	datab => \ula|ShiftLeft0~3_combout\,
	datac => \ula|ShiftLeft0~1_combout\,
	datad => \ula|ShiftLeft0~2_combout\,
	combout => \ula|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X43_Y35_N12
\ula|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~15_combout\ = (\controle|ctrula[3]~15_combout\ & (((\ula|ShiftLeft0~7_combout\) # (\ula|ShiftLeft0~4_combout\)) # (!\controle|ctrula[2]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \controle|ctrula[3]~15_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Mux29~15_combout\);

-- Location: LCCOMB_X43_Y33_N24
\ula|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~76_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\ula|ShiftRight1~0_combout\ & \ula|ShiftRight0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftRight1~0_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|ShiftRight0~76_combout\);

-- Location: LCCOMB_X41_Y35_N26
\ula|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~26_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~13_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~13_combout\,
	datad => \ula|ShiftLeft0~25_combout\,
	combout => \ula|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X42_Y33_N8
\ula|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~2_combout\ = (\ula|ShiftRight0~20_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~26_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~20_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~26_combout\,
	datad => \ula|ShiftLeft0~54_combout\,
	combout => \ula|Mux17~2_combout\);

-- Location: LCCOMB_X41_Y37_N24
\ula|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~4_combout\ = (\ula|Mux17~3_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[14]~28_combout\)))) # (!\ula|Mux17~3_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux17~3_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[14]~28_combout\,
	datad => \ula|Add0~28_combout\,
	combout => \ula|Mux17~4_combout\);

-- Location: LCCOMB_X41_Y37_N22
\ula|a32~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~26_combout\ = \MuxShamt|MuxShamtExit[14]~23_combout\ $ (\mux_ALUSrc|WriteR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[14]~23_combout\,
	datad => \mux_ALUSrc|WriteR\(14),
	combout => \ula|a32~26_combout\);

-- Location: LCCOMB_X41_Y37_N18
\ula|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~5_combout\ = (\ula|Mux29~35_combout\ & (!\ula|Mux29~18_combout\)) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & ((\ula|a32~26_combout\))) # (!\ula|Mux29~18_combout\ & (\ula|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|Mux29~18_combout\,
	datac => \ula|Mux17~4_combout\,
	datad => \ula|a32~26_combout\,
	combout => \ula|Mux17~5_combout\);

-- Location: LCCOMB_X41_Y37_N12
\ula|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~6_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux17~5_combout\ & ((\ula|Mux17~2_combout\))) # (!\ula|Mux17~5_combout\ & (\ula|ShiftRight0~76_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~19_combout\,
	datab => \ula|ShiftRight0~76_combout\,
	datac => \ula|Mux17~2_combout\,
	datad => \ula|Mux17~5_combout\,
	combout => \ula|Mux17~6_combout\);

-- Location: LCCOMB_X41_Y37_N6
\ula|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~7_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~53_combout\) # ((\ula|Mux29~15_combout\)))) # (!\ula|Mux29~16_combout\ & (((!\ula|Mux29~15_combout\ & \ula|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~53_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux17~6_combout\,
	combout => \ula|Mux17~7_combout\);

-- Location: LCCOMB_X41_Y37_N8
\ula|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~8_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux17~7_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux17~7_combout\ & ((!\ula|a32~25_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~25_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux17~7_combout\,
	combout => \ula|Mux17~8_combout\);

-- Location: LCCOMB_X41_Y37_N10
\ula|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux17~9_combout\ = (\ula|Mux17~1_combout\) # ((\ula|Mux17~8_combout\ & \ula|Mux29~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux17~1_combout\,
	datac => \ula|Mux17~8_combout\,
	datad => \ula|Mux29~29_combout\,
	combout => \ula|Mux17~9_combout\);

-- Location: LCCOMB_X57_Y35_N6
\mux_MemReg|d_in_mux[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[14]~14_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(14))) # (!\controle|controles\(7) & ((\ula|Mux17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(14),
	datac => \ula|Mux17~9_combout\,
	datad => \controle|controles\(7),
	combout => \mux_MemReg|d_in_mux[14]~14_combout\);

-- Location: LCFF_X44_Y36_N25
\breg|breg~852\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~852_regout\);

-- Location: LCFF_X49_Y33_N23
\breg|breg~596\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~596_regout\);

-- Location: LCFF_X49_Y33_N29
\breg|breg~724\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~724_regout\);

-- Location: LCCOMB_X49_Y33_N22
\breg|breg~2132\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2132_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~724_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~596_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~596_regout\,
	datad => \breg|breg~724_regout\,
	combout => \breg|breg~2132_combout\);

-- Location: LCCOMB_X44_Y36_N24
\breg|breg~2133\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2133_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2132_combout\ & (\breg|breg~980_regout\)) # (!\breg|breg~2132_combout\ & ((\breg|breg~852_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~980_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~852_regout\,
	datad => \breg|breg~2132_combout\,
	combout => \breg|breg~2133_combout\);

-- Location: LCFF_X50_Y37_N3
\breg|breg~564\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~564_regout\);

-- Location: LCCOMB_X50_Y37_N2
\breg|breg~2134\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2134_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~820_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~564_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~820_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~564_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2134_combout\);

-- Location: LCCOMB_X44_Y36_N10
\breg|breg~2135\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2135_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2134_combout\ & (\breg|breg~948_regout\)) # (!\breg|breg~2134_combout\ & ((\breg|breg~692_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~948_regout\,
	datac => \breg|breg~692_regout\,
	datad => \breg|breg~2134_combout\,
	combout => \breg|breg~2135_combout\);

-- Location: LCCOMB_X44_Y36_N30
\breg|breg~2136\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2136_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~2133_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2135_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2133_combout\,
	datad => \breg|breg~2135_combout\,
	combout => \breg|breg~2136_combout\);

-- Location: LCFF_X60_Y31_N31
\breg|breg~788\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~788_regout\);

-- Location: LCFF_X60_Y31_N9
\breg|breg~660\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~660_regout\);

-- Location: LCCOMB_X60_Y31_N8
\breg|breg~2137\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2137_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~788_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~660_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~788_regout\,
	datac => \breg|breg~660_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2137_combout\);

-- Location: LCCOMB_X61_Y31_N0
\breg|breg~2138\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2138_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2137_combout\ & (\breg|breg~1044_regout\)) # (!\breg|breg~2137_combout\ & ((\breg|breg~916_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1044_regout\,
	datac => \breg|breg~916_regout\,
	datad => \breg|breg~2137_combout\,
	combout => \breg|breg~2138_combout\);

-- Location: LCFF_X56_Y30_N23
\breg|breg~628\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~628_regout\);

-- Location: LCCOMB_X56_Y30_N22
\breg|breg~2130\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2130_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~884_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~628_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~628_regout\,
	datad => \breg|breg~884_regout\,
	combout => \breg|breg~2130_combout\);

-- Location: LCCOMB_X54_Y30_N16
\breg|breg~2131\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2131_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2130_combout\ & ((\breg|breg~1012_regout\))) # (!\breg|breg~2130_combout\ & (\breg|breg~756_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~756_regout\,
	datac => \breg|breg~1012_regout\,
	datad => \breg|breg~2130_combout\,
	combout => \breg|breg~2131_combout\);

-- Location: LCCOMB_X44_Y36_N16
\breg|breg~2139\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2139_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2136_combout\ & (\breg|breg~2138_combout\)) # (!\breg|breg~2136_combout\ & ((\breg|breg~2131_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~2136_combout\,
	datac => \breg|breg~2138_combout\,
	datad => \breg|breg~2131_combout\,
	combout => \breg|breg~2139_combout\);

-- Location: LCCOMB_X54_Y39_N10
\breg|breg~2147\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2147_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~500_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~436_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~436_regout\,
	datad => \breg|breg~500_regout\,
	combout => \breg|breg~2147_combout\);

-- Location: LCCOMB_X44_Y36_N4
\breg|breg~2148\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2148_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2147_combout\ & (\breg|breg~532_regout\)) # (!\breg|breg~2147_combout\ & ((\breg|breg~468_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~532_regout\,
	datac => \breg|breg~468_regout\,
	datad => \breg|breg~2147_combout\,
	combout => \breg|breg~2148_combout\);

-- Location: LCFF_X52_Y39_N21
\breg|breg~212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[14]~14_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~212_regout\);

-- Location: LCCOMB_X52_Y39_N22
\breg|breg~2142\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2142_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~244_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~180_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~180_regout\,
	datad => \breg|breg~244_regout\,
	combout => \breg|breg~2142_combout\);

-- Location: LCCOMB_X52_Y39_N20
\breg|breg~2143\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2143_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2142_combout\ & (\breg|breg~276_regout\)) # (!\breg|breg~2142_combout\ & ((\breg|breg~212_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~276_regout\,
	datac => \breg|breg~212_regout\,
	datad => \breg|breg~2142_combout\,
	combout => \breg|breg~2143_combout\);

-- Location: LCCOMB_X44_Y36_N26
\breg|breg~2146\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2146_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~2143_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~2145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2145_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \MI|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|breg~2143_combout\,
	combout => \breg|breg~2146_combout\);

-- Location: LCCOMB_X44_Y36_N6
\breg|breg~2149\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2149_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2146_combout\ & ((\breg|breg~2148_combout\))) # (!\breg|breg~2146_combout\ & (\breg|breg~2141_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2141_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2148_combout\,
	datad => \breg|breg~2146_combout\,
	combout => \breg|breg~2149_combout\);

-- Location: LCCOMB_X44_Y36_N0
\breg|regB[14]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[14]~19_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2139_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~2139_combout\,
	datad => \breg|breg~2149_combout\,
	combout => \breg|regB[14]~19_combout\);

-- Location: LCCOMB_X43_Y34_N0
\ula|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~63_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~46_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~34_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight0~46_combout\,
	combout => \ula|ShiftRight0~63_combout\);

-- Location: LCCOMB_X40_Y37_N4
\ula|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~1_combout\ = (!\ula|Mux29~28_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|Mux18~0_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|Mux29~28_combout\,
	datac => \ula|ShiftRight0~63_combout\,
	datad => \ula|Mux18~0_combout\,
	combout => \ula|Mux18~1_combout\);

-- Location: LCCOMB_X40_Y34_N28
\ula|a32~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~23_combout\ = (\mux_ALUSrc|WriteR\(13)) # (\MuxShamt|MuxShamtExit[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(13),
	datad => \MuxShamt|MuxShamtExit[13]~24_combout\,
	combout => \ula|a32~23_combout\);

-- Location: LCCOMB_X43_Y34_N20
\ula|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~52_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\ula|ShiftRight0~78_combout\ & ((\ula|ShiftRight1~7_combout\))) # (!\ula|ShiftRight0~78_combout\ & 
-- (\mux_ALUSrc|WriteR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|ShiftRight0~78_combout\,
	datad => \ula|ShiftRight1~7_combout\,
	combout => \ula|ShiftRight1~52_combout\);

-- Location: LCCOMB_X44_Y35_N16
\ula|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~19_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|ShiftLeft0~7_combout\ & !\ula|ShiftLeft0~4_combout\)) # (!\ula|Mux29~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~7_combout\,
	datab => \ula|Mux29~18_combout\,
	datac => \ula|Mux29~35_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Mux29~19_combout\);

-- Location: LCCOMB_X40_Y34_N14
\ula|a32~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~24_combout\ = \MuxShamt|MuxShamtExit[13]~24_combout\ $ (\mux_ALUSrc|WriteR\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[13]~24_combout\,
	datad => \mux_ALUSrc|WriteR\(13),
	combout => \ula|a32~24_combout\);

-- Location: LCCOMB_X40_Y34_N16
\ula|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~3_combout\ = (\controle|ctrula[1]~13_combout\ & (\controle|ctrula[0]~11_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\controle|ctrula[0]~11_combout\ & (\ula|A_B_sum[13]~26_combout\)) # (!\controle|ctrula[0]~11_combout\ & 
-- ((\ula|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|A_B_sum[13]~26_combout\,
	datad => \ula|Add0~26_combout\,
	combout => \ula|Mux18~3_combout\);

-- Location: LCCOMB_X40_Y34_N2
\ula|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~4_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(13) & ((\MuxShamt|MuxShamtExit[13]~24_combout\) # (!\ula|Mux18~3_combout\))) # (!\mux_ALUSrc|WriteR\(13) & (!\ula|Mux18~3_combout\ & 
-- \MuxShamt|MuxShamtExit[13]~24_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(13),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Mux18~3_combout\,
	datad => \MuxShamt|MuxShamtExit[13]~24_combout\,
	combout => \ula|Mux18~4_combout\);

-- Location: LCCOMB_X40_Y34_N4
\ula|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~5_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~24_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux18~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~24_combout\,
	datac => \ula|Mux29~18_combout\,
	datad => \ula|Mux18~4_combout\,
	combout => \ula|Mux18~5_combout\);

-- Location: LCCOMB_X44_Y33_N16
\ula|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~2_combout\ = (\ula|ShiftRight0~20_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~23_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~20_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~23_combout\,
	datad => \ula|ShiftLeft0~51_combout\,
	combout => \ula|Mux18~2_combout\);

-- Location: LCCOMB_X40_Y34_N30
\ula|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~6_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux18~5_combout\ & ((\ula|Mux18~2_combout\))) # (!\ula|Mux18~5_combout\ & (\ula|ShiftRight0~75_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~75_combout\,
	datab => \ula|Mux29~19_combout\,
	datac => \ula|Mux18~5_combout\,
	datad => \ula|Mux18~2_combout\,
	combout => \ula|Mux18~6_combout\);

-- Location: LCCOMB_X40_Y34_N0
\ula|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~7_combout\ = (\ula|Mux29~15_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux29~15_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~52_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux18~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~15_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|ShiftRight1~52_combout\,
	datad => \ula|Mux18~6_combout\,
	combout => \ula|Mux18~7_combout\);

-- Location: LCCOMB_X40_Y34_N10
\ula|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~8_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux18~7_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux18~7_combout\ & ((!\ula|a32~23_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~23_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux18~7_combout\,
	combout => \ula|Mux18~8_combout\);

-- Location: LCCOMB_X40_Y34_N20
\ula|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux18~9_combout\ = (\ula|Mux18~1_combout\) # ((\ula|Mux29~29_combout\ & \ula|Mux18~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Mux29~29_combout\,
	datac => \ula|Mux18~1_combout\,
	datad => \ula|Mux18~8_combout\,
	combout => \ula|Mux18~9_combout\);

-- Location: LCCOMB_X56_Y36_N28
\mux_MemReg|d_in_mux[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[13]~13_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(13))) # (!\controle|controles\(7) & ((\ula|Mux18~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MD|altsyncram_component|auto_generated|q_a\(13),
	datac => \controle|controles\(7),
	datad => \ula|Mux18~9_combout\,
	combout => \mux_MemReg|d_in_mux[13]~13_combout\);

-- Location: LCFF_X52_Y32_N25
\breg|breg~211\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~211_regout\);

-- Location: LCFF_X56_Y32_N29
\breg|breg~179\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~179_regout\);

-- Location: LCCOMB_X52_Y32_N24
\breg|breg~1512\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1512_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~211_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~179_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~211_regout\,
	datad => \breg|breg~179_regout\,
	combout => \breg|breg~1512_combout\);

-- Location: LCFF_X54_Y39_N29
\breg|breg~275\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~275_regout\);

-- Location: LCCOMB_X54_Y39_N28
\breg|breg~1513\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1513_combout\ = (\breg|breg~1512_combout\ & (((\breg|breg~275_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1512_combout\ & (\breg|breg~243_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~243_regout\,
	datab => \breg|breg~1512_combout\,
	datac => \breg|breg~275_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1513_combout\);

-- Location: LCCOMB_X52_Y38_N18
\breg|breg~1520\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1520_combout\ = (\breg|breg~1519_combout\ & ((\breg|breg~531_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\breg|breg~1519_combout\ & (((\breg|breg~499_regout\ & \MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1519_combout\,
	datab => \breg|breg~531_regout\,
	datac => \breg|breg~499_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1520_combout\);

-- Location: LCCOMB_X53_Y38_N18
\breg|breg~1516\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1516_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~115_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~51_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~115_regout\,
	datad => \breg|breg~51_regout\,
	combout => \breg|breg~1516_combout\);

-- Location: LCCOMB_X54_Y38_N28
\breg|breg~1517\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1517_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1516_combout\ & ((\breg|breg~147_regout\))) # (!\breg|breg~1516_combout\ & (\breg|breg~83_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~83_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~147_regout\,
	datad => \breg|breg~1516_combout\,
	combout => \breg|breg~1517_combout\);

-- Location: LCCOMB_X57_Y36_N8
\breg|breg~1514\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1514_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~371_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~307_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~371_regout\,
	datac => \breg|breg~307_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1514_combout\);

-- Location: LCCOMB_X56_Y36_N22
\breg|breg~1515\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1515_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1514_combout\ & (\breg|breg~403_regout\)) # (!\breg|breg~1514_combout\ & ((\breg|breg~339_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1514_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1514_combout\,
	datac => \breg|breg~403_regout\,
	datad => \breg|breg~339_regout\,
	combout => \breg|breg~1515_combout\);

-- Location: LCCOMB_X48_Y38_N10
\breg|breg~1518\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1518_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~1515_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1517_combout\,
	datad => \breg|breg~1515_combout\,
	combout => \breg|breg~1518_combout\);

-- Location: LCCOMB_X48_Y38_N4
\breg|breg~1521\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1521_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1518_combout\ & ((\breg|breg~1520_combout\))) # (!\breg|breg~1518_combout\ & (\breg|breg~1513_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1513_combout\,
	datac => \breg|breg~1520_combout\,
	datad => \breg|breg~1518_combout\,
	combout => \breg|breg~1521_combout\);

-- Location: LCCOMB_X49_Y33_N16
\breg|breg~1503\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1503_combout\ = (\breg|breg~1502_combout\ & (((\breg|breg~979_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1502_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~723_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1502_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~723_regout\,
	datad => \breg|breg~979_regout\,
	combout => \breg|breg~1503_combout\);

-- Location: LCFF_X59_Y31_N29
\breg|breg~659\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~659_regout\);

-- Location: LCFF_X61_Y31_N13
\breg|breg~915\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~915_regout\);

-- Location: LCCOMB_X61_Y31_N12
\breg|breg~1509\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1509_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~915_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~659_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~659_regout\,
	datac => \breg|breg~915_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1509_combout\);

-- Location: LCFF_X60_Y31_N3
\breg|breg~787\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[13]~13_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~787_regout\);

-- Location: LCCOMB_X60_Y31_N2
\breg|breg~1510\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1510_combout\ = (\breg|breg~1509_combout\ & ((\breg|breg~1043_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|breg~1509_combout\ & (((\breg|breg~787_regout\ & \MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1043_regout\,
	datab => \breg|breg~1509_combout\,
	datac => \breg|breg~787_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1510_combout\);

-- Location: LCCOMB_X56_Y30_N24
\breg|breg~1504\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1504_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~755_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~627_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~627_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~755_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1504_combout\);

-- Location: LCCOMB_X57_Y30_N22
\breg|breg~1505\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1505_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1504_combout\ & ((\breg|breg~1011_regout\))) # (!\breg|breg~1504_combout\ & (\breg|breg~883_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~883_regout\,
	datac => \breg|breg~1011_regout\,
	datad => \breg|breg~1504_combout\,
	combout => \breg|breg~1505_combout\);

-- Location: LCCOMB_X51_Y29_N18
\breg|breg~1506\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1506_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~691_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~563_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~691_regout\,
	datad => \breg|breg~563_regout\,
	combout => \breg|breg~1506_combout\);

-- Location: LCCOMB_X51_Y29_N28
\breg|breg~1507\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1507_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1506_combout\ & (\breg|breg~947_regout\)) # (!\breg|breg~1506_combout\ & ((\breg|breg~819_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1506_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1506_combout\,
	datac => \breg|breg~947_regout\,
	datad => \breg|breg~819_regout\,
	combout => \breg|breg~1507_combout\);

-- Location: LCCOMB_X48_Y38_N30
\breg|breg~1508\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1508_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1505_combout\) # ((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\MI|altsyncram_component|auto_generated|q_a\(21) & \breg|breg~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1505_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(21),
	datad => \breg|breg~1507_combout\,
	combout => \breg|breg~1508_combout\);

-- Location: LCCOMB_X48_Y38_N8
\breg|breg~1511\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1511_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1508_combout\ & ((\breg|breg~1510_combout\))) # (!\breg|breg~1508_combout\ & (\breg|breg~1503_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1503_combout\,
	datac => \breg|breg~1510_combout\,
	datad => \breg|breg~1508_combout\,
	combout => \breg|breg~1511_combout\);

-- Location: LCCOMB_X48_Y38_N6
\MuxShamt|MuxShamtExit[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[13]~24_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1521_combout\) # ((\breg|breg~1511_combout\ & \MuxShamt|MuxShamtExit[30]~5_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & (((\breg|breg~1511_combout\ 
-- & \MuxShamt|MuxShamtExit[30]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \breg|breg~1521_combout\,
	datac => \breg|breg~1511_combout\,
	datad => \MuxShamt|MuxShamtExit[30]~5_combout\,
	combout => \MuxShamt|MuxShamtExit[13]~24_combout\);

-- Location: LCCOMB_X44_Y35_N2
\ula|ShiftLeft0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~5_combout\ = (\MuxShamt|MuxShamtExit[11]~26_combout\) # ((\MuxShamt|MuxShamtExit[12]~25_combout\) # ((\MuxShamt|MuxShamtExit[13]~24_combout\) # (\MuxShamt|MuxShamtExit[14]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[11]~26_combout\,
	datab => \MuxShamt|MuxShamtExit[12]~25_combout\,
	datac => \MuxShamt|MuxShamtExit[13]~24_combout\,
	datad => \MuxShamt|MuxShamtExit[14]~23_combout\,
	combout => \ula|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X44_Y35_N12
\ula|ShiftLeft0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~7_combout\ = (\MuxShamt|MuxShamtExit[5]~32_combout\) # ((\MuxShamt|MuxShamtExit[6]~31_combout\) # ((\ula|ShiftLeft0~6_combout\) # (\ula|ShiftLeft0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[5]~32_combout\,
	datab => \MuxShamt|MuxShamtExit[6]~31_combout\,
	datac => \ula|ShiftLeft0~6_combout\,
	datad => \ula|ShiftLeft0~5_combout\,
	combout => \ula|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X43_Y33_N28
\ula|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~10_combout\ = (\ula|ShiftLeft0~15_combout\ & (\ula|ShiftRight0~78_combout\ & (!\ula|ShiftLeft0~7_combout\ & !\ula|ShiftLeft0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~15_combout\,
	datab => \ula|ShiftRight0~78_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Mux12~10_combout\);

-- Location: LCCOMB_X45_Y31_N20
\ula|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~21_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(21))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(21),
	datad => \mux_ALUSrc|WriteR\(19),
	combout => \ula|ShiftRight1~21_combout\);

-- Location: LCCOMB_X45_Y37_N18
\ula|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~35_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~7_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~7_combout\,
	datad => \ula|ShiftRight1~21_combout\,
	combout => \ula|ShiftRight1~35_combout\);

-- Location: LCCOMB_X45_Y37_N28
\ula|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~53_combout\ = (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight1~34_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight1~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight1~34_combout\,
	datad => \ula|ShiftRight1~35_combout\,
	combout => \ula|ShiftRight0~53_combout\);

-- Location: LCCOMB_X45_Y37_N16
\ula|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~54_combout\ = (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(31) & (!\MuxShamt|MuxShamtExit[1]~2_combout\ & \MuxShamt|MuxShamtExit[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|ShiftRight0~54_combout\);

-- Location: LCCOMB_X45_Y37_N2
\ula|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~55_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~54_combout\) # ((\ula|ShiftRight1~31_combout\ & !\MuxShamt|MuxShamtExit[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftRight0~54_combout\,
	datac => \ula|ShiftRight1~31_combout\,
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|ShiftRight0~55_combout\);

-- Location: LCCOMB_X45_Y37_N20
\ula|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~56_combout\ = (\ula|ShiftRight0~53_combout\) # (\ula|ShiftRight0~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~53_combout\,
	datad => \ula|ShiftRight0~55_combout\,
	combout => \ula|ShiftRight0~56_combout\);

-- Location: LCCOMB_X44_Y33_N4
\ula|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~6_combout\ = (\ula|Mux13~6_combout\ & (((\ula|Mux13~15_combout\ & \ula|ShiftRight0~56_combout\)))) # (!\ula|Mux13~6_combout\ & ((\ula|Mux12~10_combout\) # ((!\ula|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~6_combout\,
	datab => \ula|Mux12~10_combout\,
	datac => \ula|Mux13~15_combout\,
	datad => \ula|ShiftRight0~56_combout\,
	combout => \ula|Mux12~6_combout\);

-- Location: LCCOMB_X44_Y33_N6
\ula|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~7_combout\ = (\ula|Mux29~34_combout\ & ((\ula|Mux12~6_combout\ & ((\ula|ShiftLeft0~70_combout\))) # (!\ula|Mux12~6_combout\ & (\ula|ShiftLeft0~44_combout\)))) # (!\ula|Mux29~34_combout\ & (((\ula|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~34_combout\,
	datab => \ula|ShiftLeft0~44_combout\,
	datac => \ula|Mux12~6_combout\,
	datad => \ula|ShiftLeft0~70_combout\,
	combout => \ula|Mux12~7_combout\);

-- Location: LCCOMB_X44_Y33_N24
\ula|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~8_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux12~7_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(19) $ ((\MuxShamt|MuxShamtExit[19]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(19),
	datab => \MuxShamt|MuxShamtExit[19]~18_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux12~7_combout\,
	combout => \ula|Mux12~8_combout\);

-- Location: LCCOMB_X45_Y39_N8
\ula|a32~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~29_combout\ = (\mux_ALUSrc|WriteR\(19)) # (\MuxShamt|MuxShamtExit[19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(19),
	datac => \MuxShamt|MuxShamtExit[19]~18_combout\,
	combout => \ula|a32~29_combout\);

-- Location: LCCOMB_X45_Y37_N8
\ula|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~32_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight1~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|ShiftRight1~31_combout\,
	datad => \MuxShamt|MuxShamtExit[2]~3_combout\,
	combout => \ula|ShiftRight1~32_combout\);

-- Location: LCCOMB_X45_Y37_N30
\ula|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~36_combout\ = (\ula|ShiftRight1~32_combout\) # (\ula|ShiftRight0~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|ShiftRight1~32_combout\,
	datad => \ula|ShiftRight0~53_combout\,
	combout => \ula|ShiftRight1~36_combout\);

-- Location: LCCOMB_X44_Y39_N28
\ula|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~2_combout\ = (\controle|ctrula[0]~11_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[19]~38_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[19]~38_combout\,
	datad => \ula|Add0~38_combout\,
	combout => \ula|Mux12~2_combout\);

-- Location: LCCOMB_X45_Y36_N22
\ula|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(19) & ((\MuxShamt|MuxShamtExit[19]~18_combout\) # (!\ula|Mux12~2_combout\))) # (!\mux_ALUSrc|WriteR\(19) & (\MuxShamt|MuxShamtExit[19]~18_combout\ & 
-- !\ula|Mux12~2_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(19),
	datab => \MuxShamt|MuxShamtExit[19]~18_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux12~2_combout\,
	combout => \ula|Mux12~3_combout\);

-- Location: LCCOMB_X45_Y36_N0
\ula|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~4_combout\ = (\ula|Mux29~16_combout\ & ((\ula|Mux13~4_combout\) # ((\ula|ShiftRight1~36_combout\)))) # (!\ula|Mux29~16_combout\ & (!\ula|Mux13~4_combout\ & ((\ula|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|Mux13~4_combout\,
	datac => \ula|ShiftRight1~36_combout\,
	datad => \ula|Mux12~3_combout\,
	combout => \ula|Mux12~4_combout\);

-- Location: LCCOMB_X45_Y36_N18
\ula|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~5_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux12~4_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux12~4_combout\ & ((!\ula|a32~29_combout\))))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|Mux13~4_combout\,
	datac => \ula|a32~29_combout\,
	datad => \ula|Mux12~4_combout\,
	combout => \ula|Mux12~5_combout\);

-- Location: LCCOMB_X47_Y33_N8
\ula|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux12~9_combout\ = (\ula|Mux13~5_combout\ & ((\ula|Mux12~8_combout\) # ((\ula|Mux8~0_combout\ & \ula|Mux12~5_combout\)))) # (!\ula|Mux13~5_combout\ & (\ula|Mux8~0_combout\ & ((\ula|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~5_combout\,
	datab => \ula|Mux8~0_combout\,
	datac => \ula|Mux12~8_combout\,
	datad => \ula|Mux12~5_combout\,
	combout => \ula|Mux12~9_combout\);

-- Location: LCCOMB_X53_Y32_N6
\mux_MemReg|d_in_mux[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[19]~19_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(19))) # (!\controle|controles\(7) & ((\ula|Mux12~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(19),
	datac => \controle|controles\(7),
	datad => \ula|Mux12~9_combout\,
	combout => \mux_MemReg|d_in_mux[19]~19_combout\);

-- Location: LCFF_X58_Y30_N27
\breg|breg~665\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~665_regout\);

-- Location: LCFF_X59_Y30_N5
\breg|breg~921\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~921_regout\);

-- Location: LCCOMB_X58_Y30_N26
\breg|breg~1857\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1857_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~921_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~665_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~665_regout\,
	datad => \breg|breg~921_regout\,
	combout => \breg|breg~1857_combout\);

-- Location: LCFF_X57_Y31_N19
\breg|breg~1049\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1049_regout\);

-- Location: LCFF_X58_Y30_N9
\breg|breg~793\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~793_regout\);

-- Location: LCCOMB_X57_Y31_N18
\breg|breg~1858\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1858_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1857_combout\ & (\breg|breg~1049_regout\)) # (!\breg|breg~1857_combout\ & ((\breg|breg~793_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~1857_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1857_combout\,
	datac => \breg|breg~1049_regout\,
	datad => \breg|breg~793_regout\,
	combout => \breg|breg~1858_combout\);

-- Location: LCFF_X54_Y29_N29
\breg|breg~1017\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1017_regout\);

-- Location: LCFF_X53_Y32_N21
\breg|breg~889\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~889_regout\);

-- Location: LCFF_X54_Y29_N11
\breg|breg~633\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~633_regout\);

-- Location: LCCOMB_X54_Y29_N10
\breg|breg~1852\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1852_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~761_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~633_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~761_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~633_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~1852_combout\);

-- Location: LCCOMB_X53_Y32_N20
\breg|breg~1853\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1853_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1852_combout\ & (\breg|breg~1017_regout\)) # (!\breg|breg~1852_combout\ & ((\breg|breg~889_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1017_regout\,
	datac => \breg|breg~889_regout\,
	datad => \breg|breg~1852_combout\,
	combout => \breg|breg~1853_combout\);

-- Location: LCFF_X58_Y31_N17
\breg|breg~825\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~825_regout\);

-- Location: LCFF_X58_Y31_N11
\breg|breg~569\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~569_regout\);

-- Location: LCFF_X53_Y31_N23
\breg|breg~697\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~697_regout\);

-- Location: LCCOMB_X58_Y31_N10
\breg|breg~1854\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1854_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~697_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~569_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~569_regout\,
	datad => \breg|breg~697_regout\,
	combout => \breg|breg~1854_combout\);

-- Location: LCCOMB_X58_Y31_N16
\breg|breg~1855\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1855_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1854_combout\ & (\breg|breg~953_regout\)) # (!\breg|breg~1854_combout\ & ((\breg|breg~825_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~953_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~825_regout\,
	datad => \breg|breg~1854_combout\,
	combout => \breg|breg~1855_combout\);

-- Location: LCCOMB_X57_Y32_N20
\breg|breg~1856\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1856_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~1853_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~1853_combout\,
	datad => \breg|breg~1855_combout\,
	combout => \breg|breg~1856_combout\);

-- Location: LCFF_X50_Y32_N1
\breg|breg~985\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~985_regout\);

-- Location: LCFF_X57_Y31_N9
\breg|breg~729\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~729_regout\);

-- Location: LCFF_X49_Y32_N19
\breg|breg~601\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~601_regout\);

-- Location: LCCOMB_X49_Y32_N18
\breg|breg~1850\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1850_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~857_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~601_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~857_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~601_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1850_combout\);

-- Location: LCCOMB_X57_Y31_N8
\breg|breg~1851\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1851_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1850_combout\ & (\breg|breg~985_regout\)) # (!\breg|breg~1850_combout\ & ((\breg|breg~729_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~985_regout\,
	datac => \breg|breg~729_regout\,
	datad => \breg|breg~1850_combout\,
	combout => \breg|breg~1851_combout\);

-- Location: LCCOMB_X57_Y32_N30
\breg|breg~1859\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1859_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1856_combout\ & (\breg|breg~1858_combout\)) # (!\breg|breg~1856_combout\ & ((\breg|breg~1851_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~1858_combout\,
	datac => \breg|breg~1856_combout\,
	datad => \breg|breg~1851_combout\,
	combout => \breg|breg~1859_combout\);

-- Location: LCFF_X58_Y34_N17
\breg|breg~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~89_regout\);

-- Location: LCCOMB_X58_Y34_N26
\breg|breg~1864\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1864_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~121_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (((\breg|breg~57_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~121_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~57_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1864_combout\);

-- Location: LCCOMB_X58_Y34_N16
\breg|breg~1865\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1865_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1864_combout\ & (\breg|breg~153_regout\)) # (!\breg|breg~1864_combout\ & ((\breg|breg~89_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~153_regout\,
	datac => \breg|breg~89_regout\,
	datad => \breg|breg~1864_combout\,
	combout => \breg|breg~1865_combout\);

-- Location: LCFF_X59_Y35_N1
\breg|breg~313\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~313_regout\);

-- Location: LCFF_X57_Y33_N25
\breg|breg~377\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~377_regout\);

-- Location: LCCOMB_X59_Y35_N0
\breg|breg~1862\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1862_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~377_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~313_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~313_regout\,
	datad => \breg|breg~377_regout\,
	combout => \breg|breg~1862_combout\);

-- Location: LCCOMB_X59_Y35_N22
\breg|breg~1863\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1863_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1862_combout\ & (\breg|breg~409_regout\)) # (!\breg|breg~1862_combout\ & ((\breg|breg~345_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~409_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~345_regout\,
	datad => \breg|breg~1862_combout\,
	combout => \breg|breg~1863_combout\);

-- Location: LCCOMB_X57_Y32_N26
\breg|breg~1866\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1866_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~1863_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~1865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1865_combout\,
	datad => \breg|breg~1863_combout\,
	combout => \breg|breg~1866_combout\);

-- Location: LCCOMB_X53_Y30_N20
\breg|breg~1860\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1860_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~217_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~185_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~185_regout\,
	datad => \breg|breg~217_regout\,
	combout => \breg|breg~1860_combout\);

-- Location: LCCOMB_X57_Y32_N8
\breg|breg~1861\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1861_combout\ = (\breg|breg~1860_combout\ & (((\breg|breg~281_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~1860_combout\ & (\breg|breg~249_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~249_regout\,
	datab => \breg|breg~281_regout\,
	datac => \breg|breg~1860_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~1861_combout\);

-- Location: LCFF_X52_Y38_N13
\breg|breg~537\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~537_regout\);

-- Location: LCFF_X53_Y39_N7
\breg|breg~441\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~441_regout\);

-- Location: LCCOMB_X53_Y39_N6
\breg|breg~1867\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1867_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~473_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~441_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~441_regout\,
	datad => \breg|breg~473_regout\,
	combout => \breg|breg~1867_combout\);

-- Location: LCCOMB_X52_Y38_N12
\breg|breg~1868\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1868_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1867_combout\ & ((\breg|breg~537_regout\))) # (!\breg|breg~1867_combout\ & (\breg|breg~505_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~505_regout\,
	datac => \breg|breg~537_regout\,
	datad => \breg|breg~1867_combout\,
	combout => \breg|breg~1868_combout\);

-- Location: LCCOMB_X57_Y32_N28
\breg|breg~1869\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1869_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1866_combout\ & ((\breg|breg~1868_combout\))) # (!\breg|breg~1866_combout\ & (\breg|breg~1861_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~1866_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1866_combout\,
	datac => \breg|breg~1861_combout\,
	datad => \breg|breg~1868_combout\,
	combout => \breg|breg~1869_combout\);

-- Location: LCCOMB_X57_Y32_N6
\breg|regB[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[19]~5_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~1859_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (((!\breg|Equal1~0_combout\ & \breg|breg~1869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|breg~1859_combout\,
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~1869_combout\,
	combout => \breg|regB[19]~5_combout\);

-- Location: LCCOMB_X43_Y35_N20
\ula|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~102_combout\ = (\MuxShamt|MuxShamtExit[4]~1_combout\) # ((\ula|ShiftLeft0~9_combout\) # (!\ula|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datac => \ula|ShiftLeft0~9_combout\,
	datad => \ula|Mux11~2_combout\,
	combout => \ula|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X42_Y33_N28
\ula|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~8_combout\ = (\ula|Mux30~10_combout\ & ((\ula|ShiftLeft0~102_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\ula|ShiftLeft0~102_combout\ & (\mux_ALUSrc|WriteR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(30),
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|Mux30~10_combout\,
	datad => \ula|ShiftLeft0~102_combout\,
	combout => \ula|Mux1~8_combout\);

-- Location: LCCOMB_X42_Y33_N4
\ula|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~2_combout\ = (!\controle|ctrula[0]~11_combout\ & (!\MuxShamt|MuxShamtExit[4]~1_combout\ & \ula|ShiftRight0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datad => \ula|ShiftRight0~76_combout\,
	combout => \ula|Mux1~2_combout\);

-- Location: LCCOMB_X41_Y36_N2
\ula|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~98_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(29)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datab => \mux_ALUSrc|WriteR\(30),
	datac => \mux_ALUSrc|WriteR\(29),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X41_Y36_N4
\ula|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~99_combout\ = (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~98_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~94_combout\,
	datad => \ula|ShiftLeft0~98_combout\,
	combout => \ula|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X41_Y36_N14
\ula|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~100_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & ((\ula|ShiftLeft0~99_combout\) # ((\MuxShamt|MuxShamtExit[2]~3_combout\ & \ula|ShiftLeft0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~99_combout\,
	datad => \ula|ShiftLeft0~89_combout\,
	combout => \ula|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X42_Y33_N24
\ula|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~101_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~100_combout\) # ((\MuxShamt|MuxShamtExit[4]~1_combout\ & \ula|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~100_combout\,
	datad => \ula|ShiftLeft0~54_combout\,
	combout => \ula|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X43_Y37_N18
\ula|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~79_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~66_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~66_combout\,
	datad => \ula|ShiftLeft0~78_combout\,
	combout => \ula|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X42_Y33_N30
\ula|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~97_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[4]~1_combout\ & (\ula|ShiftLeft0~26_combout\)) # (!\MuxShamt|MuxShamtExit[4]~1_combout\ & ((\ula|ShiftLeft0~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~26_combout\,
	datad => \ula|ShiftLeft0~79_combout\,
	combout => \ula|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X42_Y33_N18
\ula|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~3_combout\ = (\ula|Mux1~2_combout\) # ((\controle|ctrula[0]~11_combout\ & ((\ula|ShiftLeft0~101_combout\) # (\ula|ShiftLeft0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \ula|Mux1~2_combout\,
	datac => \ula|ShiftLeft0~101_combout\,
	datad => \ula|ShiftLeft0~97_combout\,
	combout => \ula|Mux1~3_combout\);

-- Location: LCCOMB_X42_Y33_N20
\ula|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~4_combout\ = (\ula|Mux1~1_combout\) # ((!\ula|ShiftLeft0~8_combout\ & (\controle|ctrula[1]~13_combout\ & \ula|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux1~1_combout\,
	datab => \ula|ShiftLeft0~8_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux1~3_combout\,
	combout => \ula|Mux1~4_combout\);

-- Location: LCFF_X49_Y37_N23
\breg|breg~164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~164_regout\);

-- Location: LCFF_X49_Y37_N5
\breg|breg~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~132_regout\);

-- Location: LCFF_X59_Y34_N3
\breg|breg~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~68_regout\);

-- Location: LCFF_X59_Y34_N1
\breg|breg~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~100_regout\);

-- Location: LCCOMB_X59_Y34_N0
\breg|breg~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1166_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~100_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~68_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~68_regout\,
	datac => \breg|breg~100_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1166_combout\);

-- Location: LCCOMB_X49_Y37_N4
\breg|breg~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1167_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1166_combout\ & (\breg|breg~164_regout\)) # (!\breg|breg~1166_combout\ & ((\breg|breg~132_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~164_regout\,
	datac => \breg|breg~132_regout\,
	datad => \breg|breg~1166_combout\,
	combout => \breg|breg~1167_combout\);

-- Location: LCFF_X52_Y35_N5
\breg|breg~260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~260_regout\);

-- Location: LCCOMB_X52_Y35_N4
\breg|breg~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1164_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~260_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~196_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~196_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~260_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1164_combout\);

-- Location: LCFF_X52_Y35_N23
\breg|breg~292\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~292_regout\);

-- Location: LCFF_X52_Y34_N17
\breg|breg~228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~228_regout\);

-- Location: LCCOMB_X52_Y35_N22
\breg|breg~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1165_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1164_combout\ & (\breg|breg~292_regout\)) # (!\breg|breg~1164_combout\ & ((\breg|breg~228_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1164_combout\,
	datac => \breg|breg~292_regout\,
	datad => \breg|breg~228_regout\,
	combout => \breg|breg~1165_combout\);

-- Location: LCCOMB_X49_Y37_N24
\breg|breg~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1168_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~1165_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1167_combout\,
	datad => \breg|breg~1165_combout\,
	combout => \breg|breg~1168_combout\);

-- Location: LCFF_X56_Y33_N25
\breg|breg~484\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[30]~30_combout\,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~484_regout\);

-- Location: LCFF_X52_Y34_N19
\breg|breg~548\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~548_regout\);

-- Location: LCFF_X56_Y37_N25
\breg|breg~452\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~452_regout\);

-- Location: LCFF_X52_Y37_N23
\breg|breg~516\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~516_regout\);

-- Location: LCCOMB_X52_Y37_N22
\breg|breg~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1169_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~516_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~452_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~452_regout\,
	datac => \breg|breg~516_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1169_combout\);

-- Location: LCCOMB_X52_Y34_N18
\breg|breg~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1170_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1169_combout\ & ((\breg|breg~548_regout\))) # (!\breg|breg~1169_combout\ & (\breg|breg~484_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~484_regout\,
	datac => \breg|breg~548_regout\,
	datad => \breg|breg~1169_combout\,
	combout => \breg|breg~1170_combout\);

-- Location: LCCOMB_X48_Y35_N8
\breg|breg~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1171_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1168_combout\ & ((\breg|breg~1170_combout\))) # (!\breg|breg~1168_combout\ & (\breg|breg~1163_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1163_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1168_combout\,
	datad => \breg|breg~1170_combout\,
	combout => \breg|breg~1171_combout\);

-- Location: LCFF_X58_Y29_N25
\breg|breg~772\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~772_regout\);

-- Location: LCFF_X53_Y32_N13
\breg|breg~900\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~900_regout\);

-- Location: LCFF_X57_Y29_N1
\breg|breg~644\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~644_regout\);

-- Location: LCCOMB_X53_Y32_N12
\breg|breg~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1172_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~900_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~644_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~900_regout\,
	datad => \breg|breg~644_regout\,
	combout => \breg|breg~1172_combout\);

-- Location: LCCOMB_X58_Y29_N24
\breg|breg~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1173_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1172_combout\ & (\breg|breg~1028_regout\)) # (!\breg|breg~1172_combout\ & ((\breg|breg~772_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1028_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~772_regout\,
	datad => \breg|breg~1172_combout\,
	combout => \breg|breg~1173_combout\);

-- Location: LCFF_X56_Y31_N27
\breg|breg~964\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~964_regout\);

-- Location: LCFF_X51_Y29_N9
\breg|breg~708\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~708_regout\);

-- Location: LCFF_X52_Y33_N3
\breg|breg~836\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~836_regout\);

-- Location: LCCOMB_X52_Y33_N2
\breg|breg~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1176_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~836_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~580_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~836_regout\,
	datad => \breg|breg~580_regout\,
	combout => \breg|breg~1176_combout\);

-- Location: LCCOMB_X51_Y29_N8
\breg|breg~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1177_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1176_combout\ & (\breg|breg~964_regout\)) # (!\breg|breg~1176_combout\ & ((\breg|breg~708_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~964_regout\,
	datac => \breg|breg~708_regout\,
	datad => \breg|breg~1176_combout\,
	combout => \breg|breg~1177_combout\);

-- Location: LCFF_X50_Y33_N17
\breg|breg~868\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~868_regout\);

-- Location: LCFF_X53_Y33_N29
\breg|breg~740\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~740_regout\);

-- Location: LCFF_X49_Y36_N9
\breg|breg~612\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~612_regout\);

-- Location: LCCOMB_X53_Y33_N28
\breg|breg~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1174_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~740_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~612_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~740_regout\,
	datad => \breg|breg~612_regout\,
	combout => \breg|breg~1174_combout\);

-- Location: LCCOMB_X50_Y33_N16
\breg|breg~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1175_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1174_combout\ & (\breg|breg~996_regout\)) # (!\breg|breg~1174_combout\ & ((\breg|breg~868_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~996_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~868_regout\,
	datad => \breg|breg~1174_combout\,
	combout => \breg|breg~1175_combout\);

-- Location: LCCOMB_X53_Y35_N4
\breg|breg~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1178_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~1175_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1177_combout\,
	datad => \breg|breg~1175_combout\,
	combout => \breg|breg~1178_combout\);

-- Location: LCCOMB_X48_Y35_N10
\breg|breg~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1181_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1178_combout\ & (\breg|breg~1180_combout\)) # (!\breg|breg~1178_combout\ & ((\breg|breg~1173_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1180_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1173_combout\,
	datad => \breg|breg~1178_combout\,
	combout => \breg|breg~1181_combout\);

-- Location: LCCOMB_X48_Y35_N20
\MuxShamt|MuxShamtExit[30]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[30]~7_combout\ = (\MuxShamt|MuxShamtExit[30]~6_combout\ & ((\breg|breg~1171_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1181_combout\)))) # (!\MuxShamt|MuxShamtExit[30]~6_combout\ & 
-- (\MuxShamt|MuxShamtExit[30]~5_combout\ & ((\breg|breg~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \breg|breg~1171_combout\,
	datad => \breg|breg~1181_combout\,
	combout => \MuxShamt|MuxShamtExit[30]~7_combout\);

-- Location: LCCOMB_X47_Y36_N28
\ula|A_B_sum[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[30]~60_combout\ = ((\mux_ALUSrc|WriteR\(30) $ (\MuxShamt|MuxShamtExit[30]~7_combout\ $ (!\ula|A_B_sum[29]~59\)))) # (GND)
-- \ula|A_B_sum[30]~61\ = CARRY((\mux_ALUSrc|WriteR\(30) & ((\MuxShamt|MuxShamtExit[30]~7_combout\) # (!\ula|A_B_sum[29]~59\))) # (!\mux_ALUSrc|WriteR\(30) & (\MuxShamt|MuxShamtExit[30]~7_combout\ & !\ula|A_B_sum[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(30),
	datab => \MuxShamt|MuxShamtExit[30]~7_combout\,
	datad => VCC,
	cin => \ula|A_B_sum[29]~59\,
	combout => \ula|A_B_sum[30]~60_combout\,
	cout => \ula|A_B_sum[30]~61\);

-- Location: LCCOMB_X45_Y34_N28
\ula|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Add0~60_combout\ = ((\MuxShamt|MuxShamtExit[30]~7_combout\ $ (\mux_ALUSrc|WriteR\(30) $ (\ula|Add0~59\)))) # (GND)
-- \ula|Add0~61\ = CARRY((\MuxShamt|MuxShamtExit[30]~7_combout\ & ((!\ula|Add0~59\) # (!\mux_ALUSrc|WriteR\(30)))) # (!\MuxShamt|MuxShamtExit[30]~7_combout\ & (!\mux_ALUSrc|WriteR\(30) & !\ula|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[30]~7_combout\,
	datab => \mux_ALUSrc|WriteR\(30),
	datad => VCC,
	cin => \ula|Add0~59\,
	combout => \ula|Add0~60_combout\,
	cout => \ula|Add0~61\);

-- Location: LCCOMB_X42_Y33_N22
\ula|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~5_combout\ = (\controle|ctrula[1]~13_combout\ & (\controle|ctrula[0]~11_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\controle|ctrula[0]~11_combout\ & (\ula|A_B_sum[30]~60_combout\)) # (!\controle|ctrula[0]~11_combout\ & 
-- ((\ula|Add0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|A_B_sum[30]~60_combout\,
	datad => \ula|Add0~60_combout\,
	combout => \ula|Mux1~5_combout\);

-- Location: LCCOMB_X42_Y33_N0
\ula|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~6_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(30) & ((\MuxShamt|MuxShamtExit[30]~7_combout\) # (!\ula|Mux1~5_combout\))) # (!\mux_ALUSrc|WriteR\(30) & (\MuxShamt|MuxShamtExit[30]~7_combout\ & !\ula|Mux1~5_combout\)))) # 
-- (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(30),
	datab => \MuxShamt|MuxShamtExit[30]~7_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux1~5_combout\,
	combout => \ula|Mux1~6_combout\);

-- Location: LCCOMB_X42_Y33_N2
\ula|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~7_combout\ = (\controle|ctrula[2]~14_combout\ & ((\controle|ctrula[3]~15_combout\) # ((\ula|Mux1~4_combout\)))) # (!\controle|ctrula[2]~14_combout\ & (!\controle|ctrula[3]~15_combout\ & ((\ula|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \controle|ctrula[3]~15_combout\,
	datac => \ula|Mux1~4_combout\,
	datad => \ula|Mux1~6_combout\,
	combout => \ula|Mux1~7_combout\);

-- Location: LCCOMB_X42_Y33_N6
\ula|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux1~9_combout\ = (\controle|ctrula[3]~15_combout\ & ((\ula|Mux1~7_combout\ & ((\ula|Mux1~8_combout\))) # (!\ula|Mux1~7_combout\ & (!\ula|Mux1~0_combout\)))) # (!\controle|ctrula[3]~15_combout\ & (((\ula|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux1~0_combout\,
	datab => \ula|Mux1~8_combout\,
	datac => \controle|ctrula[3]~15_combout\,
	datad => \ula|Mux1~7_combout\,
	combout => \ula|Mux1~9_combout\);

-- Location: LCCOMB_X56_Y33_N24
\mux_MemReg|d_in_mux[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[30]~30_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(30))) # (!\controle|controles\(7) & ((\ula|Mux1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datab => \MD|altsyncram_component|auto_generated|q_a\(30),
	datad => \ula|Mux1~9_combout\,
	combout => \mux_MemReg|d_in_mux[30]~30_combout\);

-- Location: LCFF_X56_Y31_N9
\breg|breg~580\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~580_regout\);

-- Location: LCCOMB_X56_Y31_N8
\breg|breg~1994\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1994_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~836_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~580_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~580_regout\,
	datad => \breg|breg~836_regout\,
	combout => \breg|breg~1994_combout\);

-- Location: LCCOMB_X56_Y31_N26
\breg|breg~1995\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1995_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1994_combout\ & (\breg|breg~964_regout\)) # (!\breg|breg~1994_combout\ & ((\breg|breg~708_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~1994_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1994_combout\,
	datac => \breg|breg~964_regout\,
	datad => \breg|breg~708_regout\,
	combout => \breg|breg~1995_combout\);

-- Location: LCFF_X48_Y34_N27
\breg|breg~996\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~996_regout\);

-- Location: LCCOMB_X49_Y36_N8
\breg|breg~1992\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1992_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~740_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~612_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~612_regout\,
	datad => \breg|breg~740_regout\,
	combout => \breg|breg~1992_combout\);

-- Location: LCCOMB_X48_Y34_N26
\breg|breg~1993\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1993_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1992_combout\ & ((\breg|breg~996_regout\))) # (!\breg|breg~1992_combout\ & (\breg|breg~868_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~868_regout\,
	datac => \breg|breg~996_regout\,
	datad => \breg|breg~1992_combout\,
	combout => \breg|breg~1993_combout\);

-- Location: LCCOMB_X49_Y34_N28
\breg|breg~1996\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1996_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~1993_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~1995_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~1995_combout\,
	datad => \breg|breg~1993_combout\,
	combout => \breg|breg~1996_combout\);

-- Location: LCFF_X54_Y31_N31
\breg|breg~1060\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1060_regout\);

-- Location: LCFF_X59_Y31_N9
\breg|breg~676\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~676_regout\);

-- Location: LCFF_X58_Y29_N3
\breg|breg~804\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~804_regout\);

-- Location: LCCOMB_X59_Y31_N8
\breg|breg~1997\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1997_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~804_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~676_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~676_regout\,
	datad => \breg|breg~804_regout\,
	combout => \breg|breg~1997_combout\);

-- Location: LCCOMB_X54_Y31_N30
\breg|breg~1998\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1998_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1997_combout\ & ((\breg|breg~1060_regout\))) # (!\breg|breg~1997_combout\ & (\breg|breg~932_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~932_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1060_regout\,
	datad => \breg|breg~1997_combout\,
	combout => \breg|breg~1998_combout\);

-- Location: LCFF_X57_Y29_N3
\breg|breg~1028\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1028_regout\);

-- Location: LCCOMB_X57_Y29_N0
\breg|breg~1990\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1990_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~900_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~644_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~644_regout\,
	datad => \breg|breg~900_regout\,
	combout => \breg|breg~1990_combout\);

-- Location: LCCOMB_X57_Y29_N2
\breg|breg~1991\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1991_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1990_combout\ & ((\breg|breg~1028_regout\))) # (!\breg|breg~1990_combout\ & (\breg|breg~772_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~772_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1028_regout\,
	datad => \breg|breg~1990_combout\,
	combout => \breg|breg~1991_combout\);

-- Location: LCCOMB_X49_Y34_N14
\breg|breg~1999\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1999_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1996_combout\ & (\breg|breg~1998_combout\)) # (!\breg|breg~1996_combout\ & ((\breg|breg~1991_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~1996_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~1996_combout\,
	datac => \breg|breg~1998_combout\,
	datad => \breg|breg~1991_combout\,
	combout => \breg|breg~1999_combout\);

-- Location: LCCOMB_X59_Y34_N2
\breg|breg~2004\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2004_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~100_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~68_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~68_regout\,
	datad => \breg|breg~100_regout\,
	combout => \breg|breg~2004_combout\);

-- Location: LCCOMB_X49_Y37_N22
\breg|breg~2005\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2005_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2004_combout\ & ((\breg|breg~164_regout\))) # (!\breg|breg~2004_combout\ & (\breg|breg~132_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~132_regout\,
	datac => \breg|breg~164_regout\,
	datad => \breg|breg~2004_combout\,
	combout => \breg|breg~2005_combout\);

-- Location: LCFF_X56_Y32_N17
\breg|breg~196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[30]~30_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~196_regout\);

-- Location: LCCOMB_X56_Y32_N16
\breg|breg~2002\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2002_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~260_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~196_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~196_regout\,
	datad => \breg|breg~260_regout\,
	combout => \breg|breg~2002_combout\);

-- Location: LCCOMB_X52_Y34_N16
\breg|breg~2003\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2003_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2002_combout\ & (\breg|breg~292_regout\)) # (!\breg|breg~2002_combout\ & ((\breg|breg~228_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~292_regout\,
	datac => \breg|breg~228_regout\,
	datad => \breg|breg~2002_combout\,
	combout => \breg|breg~2003_combout\);

-- Location: LCCOMB_X49_Y34_N24
\breg|breg~2006\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2006_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~2003_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2005_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2005_combout\,
	datad => \breg|breg~2003_combout\,
	combout => \breg|breg~2006_combout\);

-- Location: LCCOMB_X56_Y37_N24
\breg|breg~2007\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2007_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~516_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~452_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~452_regout\,
	datad => \breg|breg~516_regout\,
	combout => \breg|breg~2007_combout\);

-- Location: LCCOMB_X49_Y34_N26
\breg|breg~2008\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2008_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2007_combout\ & ((\breg|breg~548_regout\))) # (!\breg|breg~2007_combout\ & (\breg|breg~484_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~484_regout\,
	datac => \breg|breg~548_regout\,
	datad => \breg|breg~2007_combout\,
	combout => \breg|breg~2008_combout\);

-- Location: LCCOMB_X49_Y34_N12
\breg|breg~2009\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2009_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2006_combout\ & ((\breg|breg~2008_combout\))) # (!\breg|breg~2006_combout\ & (\breg|breg~2001_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2001_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2006_combout\,
	datad => \breg|breg~2008_combout\,
	combout => \breg|breg~2009_combout\);

-- Location: LCCOMB_X49_Y34_N22
\breg|regB[30]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[30]~12_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1999_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~1999_combout\,
	datad => \breg|breg~2009_combout\,
	combout => \breg|regB[30]~12_combout\);

-- Location: LCCOMB_X49_Y34_N0
\mux_ALUSrc|WriteR[30]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[30]~13_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[30]~12_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[30]~12_combout\,
	combout => \mux_ALUSrc|WriteR[30]~13_combout\);

-- Location: LCCOMB_X49_Y34_N20
\mux_ALUSrc|WriteR[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(30) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[30]~13_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(30),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[30]~13_combout\,
	combout => \mux_ALUSrc|WriteR\(30));

-- Location: LCCOMB_X47_Y34_N20
\ula|ShiftRight1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~7_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(30))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(30),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(29),
	combout => \ula|ShiftRight1~7_combout\);

-- Location: LCCOMB_X47_Y34_N22
\ula|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~33_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(28))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(28),
	datab => \mux_ALUSrc|WriteR\(27),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight1~33_combout\);

-- Location: LCCOMB_X47_Y34_N0
\ula|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~34_combout\ = (\ula|ShiftRight1~33_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftRight1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftRight1~7_combout\,
	datad => \ula|ShiftRight1~33_combout\,
	combout => \ula|ShiftRight1~34_combout\);

-- Location: LCCOMB_X44_Y37_N26
\ula|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~50_combout\ = (\ula|ShiftRight0~78_combout\ & ((\ula|ShiftRight1~34_combout\))) # (!\ula|ShiftRight0~78_combout\ & (\mux_ALUSrc|WriteR\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|ShiftRight0~78_combout\,
	datad => \ula|ShiftRight1~34_combout\,
	combout => \ula|ShiftRight1~50_combout\);

-- Location: LCCOMB_X44_Y37_N14
\ula|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~11_combout\ = (!\ula|ShiftLeft0~7_combout\ & (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (!\ula|ShiftLeft0~4_combout\ & \ula|ShiftLeft0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~7_combout\,
	datab => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datac => \ula|ShiftLeft0~4_combout\,
	datad => \ula|ShiftLeft0~45_combout\,
	combout => \ula|Mux20~11_combout\);

-- Location: LCCOMB_X44_Y37_N4
\ula|a32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~20_combout\ = \mux_ALUSrc|WriteR\(11) $ (\MuxShamt|MuxShamtExit[11]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(11),
	datad => \MuxShamt|MuxShamtExit[11]~26_combout\,
	combout => \ula|a32~20_combout\);

-- Location: LCCOMB_X44_Y37_N22
\ula|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~2_combout\ = (\controle|ctrula[0]~11_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[11]~22_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[11]~22_combout\,
	datad => \ula|Add0~22_combout\,
	combout => \ula|Mux20~2_combout\);

-- Location: LCCOMB_X44_Y37_N24
\ula|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(11) & ((\MuxShamt|MuxShamtExit[11]~26_combout\) # (!\ula|Mux20~2_combout\))) # (!\mux_ALUSrc|WriteR\(11) & (\MuxShamt|MuxShamtExit[11]~26_combout\ & 
-- !\ula|Mux20~2_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(11),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[11]~26_combout\,
	datad => \ula|Mux20~2_combout\,
	combout => \ula|Mux20~3_combout\);

-- Location: LCCOMB_X44_Y37_N18
\ula|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~4_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~20_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~20_combout\,
	datac => \ula|Mux20~3_combout\,
	datad => \ula|Mux29~18_combout\,
	combout => \ula|Mux20~4_combout\);

-- Location: LCCOMB_X44_Y37_N12
\ula|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~5_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux20~4_combout\ & ((\ula|Mux20~11_combout\))) # (!\ula|Mux20~4_combout\ & (\ula|ShiftRight0~73_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~73_combout\,
	datab => \ula|Mux29~19_combout\,
	datac => \ula|Mux20~11_combout\,
	datad => \ula|Mux20~4_combout\,
	combout => \ula|Mux20~5_combout\);

-- Location: LCCOMB_X44_Y37_N30
\ula|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~6_combout\ = (\ula|Mux29~15_combout\ & (((\ula|Mux29~16_combout\)))) # (!\ula|Mux29~15_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~50_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~15_combout\,
	datab => \ula|ShiftRight1~50_combout\,
	datac => \ula|Mux29~16_combout\,
	datad => \ula|Mux20~5_combout\,
	combout => \ula|Mux20~6_combout\);

-- Location: LCCOMB_X44_Y37_N16
\ula|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~7_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux20~6_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux20~6_combout\ & ((!\ula|a32~19_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~15_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|a32~19_combout\,
	datad => \ula|Mux20~6_combout\,
	combout => \ula|Mux20~7_combout\);

-- Location: LCCOMB_X43_Y32_N8
\ula|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~27_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(17)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(15),
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(17),
	combout => \ula|ShiftRight1~27_combout\);

-- Location: LCCOMB_X43_Y32_N28
\ula|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~38_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~10_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~27_combout\,
	datad => \ula|ShiftRight0~10_combout\,
	combout => \ula|ShiftRight1~38_combout\);

-- Location: LCCOMB_X43_Y33_N18
\ula|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~29_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(13)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(11),
	datac => \mux_ALUSrc|WriteR\(13),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight1~29_combout\);

-- Location: LCCOMB_X43_Y32_N30
\ula|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~39_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~22_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~29_combout\,
	datac => \ula|ShiftRight0~22_combout\,
	datad => \MuxShamt|MuxShamtExit[0]~0_combout\,
	combout => \ula|ShiftRight1~39_combout\);

-- Location: LCCOMB_X43_Y32_N24
\ula|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~57_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~38_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~38_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight1~39_combout\,
	combout => \ula|ShiftRight0~57_combout\);

-- Location: LCCOMB_X45_Y37_N22
\ula|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~8_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~31_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight1~35_combout\,
	datac => \ula|ShiftRight1~31_combout\,
	datad => \MuxShamt|MuxShamtExit[2]~3_combout\,
	combout => \ula|Mux20~8_combout\);

-- Location: LCCOMB_X44_Y37_N2
\ula|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~9_combout\ = (\ula|Mux20~8_combout\) # ((!\MuxShamt|MuxShamtExit[3]~4_combout\ & \ula|ShiftRight0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~57_combout\,
	datad => \ula|Mux20~8_combout\,
	combout => \ula|Mux20~9_combout\);

-- Location: LCCOMB_X44_Y37_N20
\ula|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux20~10_combout\ = (\ula|Mux29~29_combout\ & ((\ula|Mux20~7_combout\) # ((!\ula|Mux29~28_combout\ & \ula|Mux20~9_combout\)))) # (!\ula|Mux29~29_combout\ & (!\ula|Mux29~28_combout\ & ((\ula|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~29_combout\,
	datab => \ula|Mux29~28_combout\,
	datac => \ula|Mux20~7_combout\,
	datad => \ula|Mux20~9_combout\,
	combout => \ula|Mux20~10_combout\);

-- Location: LCCOMB_X44_Y37_N10
\mux_MemReg|d_in_mux[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[11]~11_combout\ = (\controle|controles\(7) & ((\MD|altsyncram_component|auto_generated|q_a\(11)))) # (!\controle|controles\(7) & (\ula|Mux20~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datac => \ula|Mux20~10_combout\,
	datad => \MD|altsyncram_component|auto_generated|q_a\(11),
	combout => \mux_MemReg|d_in_mux[11]~11_combout\);

-- Location: LCFF_X49_Y33_N9
\breg|breg~721\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~721_regout\);

-- Location: LCFF_X48_Y37_N29
\breg|breg~977\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~977_regout\);

-- Location: LCFF_X49_Y33_N19
\breg|breg~593\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~593_regout\);

-- Location: LCFF_X48_Y33_N1
\breg|breg~849\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~849_regout\);

-- Location: LCCOMB_X49_Y33_N18
\breg|breg~2310\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2310_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~849_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~593_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~593_regout\,
	datad => \breg|breg~849_regout\,
	combout => \breg|breg~2310_combout\);

-- Location: LCCOMB_X48_Y37_N28
\breg|breg~2311\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2311_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2310_combout\ & ((\breg|breg~977_regout\))) # (!\breg|breg~2310_combout\ & (\breg|breg~721_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~721_regout\,
	datac => \breg|breg~977_regout\,
	datad => \breg|breg~2310_combout\,
	combout => \breg|breg~2311_combout\);

-- Location: LCFF_X56_Y39_N19
\breg|breg~1009\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1009_regout\);

-- Location: LCFF_X56_Y35_N27
\breg|breg~625\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~625_regout\);

-- Location: LCFF_X56_Y35_N1
\breg|breg~753\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~753_regout\);

-- Location: LCCOMB_X56_Y35_N26
\breg|breg~2312\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2312_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~753_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~625_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~625_regout\,
	datad => \breg|breg~753_regout\,
	combout => \breg|breg~2312_combout\);

-- Location: LCCOMB_X56_Y39_N18
\breg|breg~2313\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2313_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2312_combout\ & ((\breg|breg~1009_regout\))) # (!\breg|breg~2312_combout\ & (\breg|breg~881_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~881_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1009_regout\,
	datad => \breg|breg~2312_combout\,
	combout => \breg|breg~2313_combout\);

-- Location: LCFF_X44_Y37_N1
\breg|breg~817\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~817_regout\);

-- Location: LCFF_X51_Y37_N5
\breg|breg~689\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~689_regout\);

-- Location: LCFF_X51_Y37_N31
\breg|breg~561\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~561_regout\);

-- Location: LCCOMB_X51_Y37_N30
\breg|breg~2314\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2314_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~689_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~561_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~689_regout\,
	datac => \breg|breg~561_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2314_combout\);

-- Location: LCCOMB_X44_Y37_N0
\breg|breg~2315\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2315_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2314_combout\ & (\breg|breg~945_regout\)) # (!\breg|breg~2314_combout\ & ((\breg|breg~817_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~945_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~817_regout\,
	datad => \breg|breg~2314_combout\,
	combout => \breg|breg~2315_combout\);

-- Location: LCCOMB_X48_Y37_N4
\breg|breg~2316\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2316_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2313_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2315_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2313_combout\,
	datad => \breg|breg~2315_combout\,
	combout => \breg|breg~2316_combout\);

-- Location: LCFF_X59_Y31_N3
\breg|breg~1041\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1041_regout\);

-- Location: LCFF_X60_Y31_N25
\breg|breg~785\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~785_regout\);

-- Location: LCCOMB_X59_Y31_N2
\breg|breg~2318\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2318_combout\ = (\breg|breg~2317_combout\ & (((\breg|breg~1041_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|breg~2317_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~785_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2317_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1041_regout\,
	datad => \breg|breg~785_regout\,
	combout => \breg|breg~2318_combout\);

-- Location: LCCOMB_X48_Y37_N30
\breg|breg~2319\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2319_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2316_combout\ & ((\breg|breg~2318_combout\))) # (!\breg|breg~2316_combout\ & (\breg|breg~2311_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2311_combout\,
	datac => \breg|breg~2316_combout\,
	datad => \breg|breg~2318_combout\,
	combout => \breg|breg~2319_combout\);

-- Location: LCCOMB_X52_Y38_N22
\breg|breg~2328\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2328_combout\ = (\breg|breg~2327_combout\ & (((\breg|breg~529_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2327_combout\ & (\breg|breg~497_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2327_combout\,
	datab => \breg|breg~497_regout\,
	datac => \breg|breg~529_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2328_combout\);

-- Location: LCFF_X57_Y39_N29
\breg|breg~241\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~241_regout\);

-- Location: LCFF_X54_Y39_N9
\breg|breg~273\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~273_regout\);

-- Location: LCFF_X52_Y39_N15
\breg|breg~177\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~177_regout\);

-- Location: LCCOMB_X52_Y39_N14
\breg|breg~2320\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2320_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~209_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~177_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~209_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~177_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2320_combout\);

-- Location: LCCOMB_X54_Y39_N8
\breg|breg~2321\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2321_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2320_combout\ & ((\breg|breg~273_regout\))) # (!\breg|breg~2320_combout\ & (\breg|breg~241_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~241_regout\,
	datac => \breg|breg~273_regout\,
	datad => \breg|breg~2320_combout\,
	combout => \breg|breg~2321_combout\);

-- Location: LCFF_X45_Y37_N13
\breg|breg~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~81_regout\);

-- Location: LCCOMB_X52_Y36_N30
\breg|breg~2324\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2324_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~113_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~49_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~49_regout\,
	datad => \breg|breg~113_regout\,
	combout => \breg|breg~2324_combout\);

-- Location: LCCOMB_X45_Y37_N12
\breg|breg~2325\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2325_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2324_combout\ & (\breg|breg~145_regout\)) # (!\breg|breg~2324_combout\ & ((\breg|breg~81_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~145_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~81_regout\,
	datad => \breg|breg~2324_combout\,
	combout => \breg|breg~2325_combout\);

-- Location: LCFF_X54_Y36_N25
\breg|breg~305\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~305_regout\);

-- Location: LCFF_X56_Y36_N21
\breg|breg~369\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~369_regout\);

-- Location: LCCOMB_X54_Y36_N24
\breg|breg~2322\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2322_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~369_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~305_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~305_regout\,
	datad => \breg|breg~369_regout\,
	combout => \breg|breg~2322_combout\);

-- Location: LCCOMB_X56_Y36_N30
\breg|breg~2323\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2323_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2322_combout\ & ((\breg|breg~401_regout\))) # (!\breg|breg~2322_combout\ & (\breg|breg~337_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~337_regout\,
	datac => \breg|breg~401_regout\,
	datad => \breg|breg~2322_combout\,
	combout => \breg|breg~2323_combout\);

-- Location: LCCOMB_X48_Y37_N0
\breg|breg~2326\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2326_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~2323_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2325_combout\,
	datad => \breg|breg~2323_combout\,
	combout => \breg|breg~2326_combout\);

-- Location: LCCOMB_X48_Y37_N2
\breg|breg~2329\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2329_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2326_combout\ & (\breg|breg~2328_combout\)) # (!\breg|breg~2326_combout\ & ((\breg|breg~2321_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2328_combout\,
	datac => \breg|breg~2321_combout\,
	datad => \breg|breg~2326_combout\,
	combout => \breg|breg~2329_combout\);

-- Location: LCCOMB_X48_Y37_N12
\breg|regB[11]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[11]~28_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2319_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \breg|breg~2319_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|breg~2329_combout\,
	combout => \breg|regB[11]~28_combout\);

-- Location: LCCOMB_X43_Y39_N8
\ula|a32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~17_combout\ = (\mux_ALUSrc|WriteR\(10)) # (\MuxShamt|MuxShamtExit[10]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(10),
	datad => \MuxShamt|MuxShamtExit[10]~27_combout\,
	combout => \ula|a32~17_combout\);

-- Location: LCCOMB_X42_Y37_N8
\ula|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~4_combout\ = (\ula|Mux21~3_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[10]~20_combout\)))) # (!\ula|Mux21~3_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux21~3_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[10]~20_combout\,
	datad => \ula|Add0~20_combout\,
	combout => \ula|Mux21~4_combout\);

-- Location: LCCOMB_X43_Y39_N18
\ula|a32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~18_combout\ = \mux_ALUSrc|WriteR\(10) $ (\MuxShamt|MuxShamtExit[10]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(10),
	datad => \MuxShamt|MuxShamtExit[10]~27_combout\,
	combout => \ula|a32~18_combout\);

-- Location: LCCOMB_X42_Y37_N18
\ula|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~5_combout\ = (\ula|Mux29~18_combout\ & (!\ula|Mux29~35_combout\ & ((\ula|a32~18_combout\)))) # (!\ula|Mux29~18_combout\ & ((\ula|Mux29~35_combout\) # ((\ula|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~18_combout\,
	datab => \ula|Mux29~35_combout\,
	datac => \ula|Mux21~4_combout\,
	datad => \ula|a32~18_combout\,
	combout => \ula|Mux21~5_combout\);

-- Location: LCCOMB_X42_Y37_N22
\ula|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~11_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (!\ula|ShiftLeft0~7_combout\ & (!\ula|ShiftLeft0~4_combout\ & \ula|ShiftLeft0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \ula|ShiftLeft0~7_combout\,
	datac => \ula|ShiftLeft0~4_combout\,
	datad => \ula|ShiftLeft0~41_combout\,
	combout => \ula|Mux21~11_combout\);

-- Location: LCCOMB_X42_Y37_N4
\ula|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~6_combout\ = (\ula|Mux21~5_combout\ & (((\ula|Mux21~11_combout\) # (!\ula|Mux29~19_combout\)))) # (!\ula|Mux21~5_combout\ & (\ula|ShiftRight0~79_combout\ & (\ula|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~79_combout\,
	datab => \ula|Mux21~5_combout\,
	datac => \ula|Mux29~19_combout\,
	datad => \ula|Mux21~11_combout\,
	combout => \ula|Mux21~6_combout\);

-- Location: LCCOMB_X42_Y37_N30
\ula|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~7_combout\ = (\ula|Mux29~15_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux29~15_combout\ & ((\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~49_combout\))) # (!\ula|Mux29~16_combout\ & (\ula|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~15_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|Mux21~6_combout\,
	datad => \ula|ShiftRight1~49_combout\,
	combout => \ula|Mux21~7_combout\);

-- Location: LCCOMB_X42_Y37_N24
\ula|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~8_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux21~7_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux21~7_combout\ & ((!\ula|a32~17_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~17_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux21~7_combout\,
	combout => \ula|Mux21~8_combout\);

-- Location: LCCOMB_X42_Y35_N20
\ula|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~22_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~21_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~21_combout\,
	datad => \ula|ShiftRight1~10_combout\,
	combout => \ula|ShiftRight1~22_combout\);

-- Location: LCCOMB_X42_Y35_N6
\ula|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~2_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~20_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight1~22_combout\,
	datad => \ula|ShiftRight1~20_combout\,
	combout => \ula|Mux21~2_combout\);

-- Location: LCCOMB_X42_Y36_N22
\ula|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~9_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|Mux21~2_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~52_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|Mux21~2_combout\,
	combout => \ula|Mux21~9_combout\);

-- Location: LCCOMB_X42_Y37_N26
\ula|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux21~10_combout\ = (\ula|Mux29~28_combout\ & (\ula|Mux29~29_combout\ & (\ula|Mux21~8_combout\))) # (!\ula|Mux29~28_combout\ & ((\ula|Mux21~9_combout\) # ((\ula|Mux29~29_combout\ & \ula|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~28_combout\,
	datab => \ula|Mux29~29_combout\,
	datac => \ula|Mux21~8_combout\,
	datad => \ula|Mux21~9_combout\,
	combout => \ula|Mux21~10_combout\);

-- Location: LCCOMB_X57_Y35_N24
\mux_MemReg|d_in_mux[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[10]~10_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|controles\(7) & ((\ula|Mux21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datab => \MD|altsyncram_component|auto_generated|q_a\(10),
	datad => \ula|Mux21~10_combout\,
	combout => \mux_MemReg|d_in_mux[10]~10_combout\);

-- Location: LCFF_X56_Y36_N1
\breg|breg~368\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~368_regout\);

-- Location: LCCOMB_X54_Y36_N4
\breg|breg~2360\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2360_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~336_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~304_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~304_regout\,
	datad => \breg|breg~336_regout\,
	combout => \breg|breg~2360_combout\);

-- Location: LCCOMB_X56_Y36_N0
\breg|breg~2361\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2361_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2360_combout\ & (\breg|breg~400_regout\)) # (!\breg|breg~2360_combout\ & ((\breg|breg~368_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~400_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~368_regout\,
	datad => \breg|breg~2360_combout\,
	combout => \breg|breg~2361_combout\);

-- Location: LCFF_X51_Y32_N1
\breg|breg~176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~176_regout\);

-- Location: LCCOMB_X51_Y32_N0
\breg|breg~2362\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2362_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~240_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~176_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~176_regout\,
	datad => \breg|breg~240_regout\,
	combout => \breg|breg~2362_combout\);

-- Location: LCCOMB_X51_Y32_N26
\breg|breg~2363\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2363_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2362_combout\ & ((\breg|breg~272_regout\))) # (!\breg|breg~2362_combout\ & (\breg|breg~208_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~208_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~272_regout\,
	datad => \breg|breg~2362_combout\,
	combout => \breg|breg~2363_combout\);

-- Location: LCCOMB_X54_Y34_N8
\breg|breg~2364\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2364_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~80_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~48_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~48_regout\,
	datad => \breg|breg~80_regout\,
	combout => \breg|breg~2364_combout\);

-- Location: LCCOMB_X54_Y34_N22
\breg|breg~2365\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2365_combout\ = (\breg|breg~2364_combout\ & ((\breg|breg~144_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2364_combout\ & (((\breg|breg~112_regout\ & \MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~144_regout\,
	datab => \breg|breg~2364_combout\,
	datac => \breg|breg~112_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2365_combout\);

-- Location: LCCOMB_X49_Y38_N8
\breg|breg~2366\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2366_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~2363_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2363_combout\,
	datad => \breg|breg~2365_combout\,
	combout => \breg|breg~2366_combout\);

-- Location: LCCOMB_X56_Y38_N20
\breg|breg~2367\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2367_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~496_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~432_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~432_regout\,
	datad => \breg|breg~496_regout\,
	combout => \breg|breg~2367_combout\);

-- Location: LCCOMB_X49_Y38_N26
\breg|breg~2368\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2368_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2367_combout\ & ((\breg|breg~528_regout\))) # (!\breg|breg~2367_combout\ & (\breg|breg~464_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~464_regout\,
	datac => \breg|breg~2367_combout\,
	datad => \breg|breg~528_regout\,
	combout => \breg|breg~2368_combout\);

-- Location: LCCOMB_X49_Y38_N4
\breg|breg~2369\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2369_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2366_combout\ & ((\breg|breg~2368_combout\))) # (!\breg|breg~2366_combout\ & (\breg|breg~2361_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2361_combout\,
	datac => \breg|breg~2366_combout\,
	datad => \breg|breg~2368_combout\,
	combout => \breg|breg~2369_combout\);

-- Location: LCFF_X56_Y39_N7
\breg|breg~1008\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1008_regout\);

-- Location: LCFF_X56_Y35_N5
\breg|breg~752\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~752_regout\);

-- Location: LCFF_X56_Y35_N7
\breg|breg~624\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~624_regout\);

-- Location: LCFF_X56_Y39_N29
\breg|breg~880\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~880_regout\);

-- Location: LCCOMB_X56_Y35_N6
\breg|breg~2350\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2350_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~880_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~624_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~624_regout\,
	datad => \breg|breg~880_regout\,
	combout => \breg|breg~2350_combout\);

-- Location: LCCOMB_X56_Y35_N4
\breg|breg~2351\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2351_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2350_combout\ & (\breg|breg~1008_regout\)) # (!\breg|breg~2350_combout\ & ((\breg|breg~752_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1008_regout\,
	datac => \breg|breg~752_regout\,
	datad => \breg|breg~2350_combout\,
	combout => \breg|breg~2351_combout\);

-- Location: LCFF_X61_Y31_N7
\breg|breg~1040\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[10]~10_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1040_regout\);

-- Location: LCCOMB_X60_Y31_N28
\breg|breg~2357\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2357_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~784_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~656_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~656_regout\,
	datad => \breg|breg~784_regout\,
	combout => \breg|breg~2357_combout\);

-- Location: LCCOMB_X61_Y31_N6
\breg|breg~2358\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2358_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2357_combout\ & ((\breg|breg~1040_regout\))) # (!\breg|breg~2357_combout\ & (\breg|breg~912_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~912_regout\,
	datac => \breg|breg~1040_regout\,
	datad => \breg|breg~2357_combout\,
	combout => \breg|breg~2358_combout\);

-- Location: LCCOMB_X49_Y38_N22
\breg|breg~2359\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2359_combout\ = (\breg|breg~2356_combout\ & (((\breg|breg~2358_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|breg~2356_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~2351_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2356_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~2351_combout\,
	datad => \breg|breg~2358_combout\,
	combout => \breg|breg~2359_combout\);

-- Location: LCCOMB_X49_Y38_N30
\breg|regB[10]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[10]~30_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2359_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~2369_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~2369_combout\,
	datad => \breg|breg~2359_combout\,
	combout => \breg|regB[10]~30_combout\);

-- Location: LCCOMB_X51_Y32_N20
\mux_MemReg|d_in_mux[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[7]~7_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(7))) # (!\controle|controles\(7) & ((\ula|Mux24~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datab => \MD|altsyncram_component|auto_generated|q_a\(7),
	datac => \ula|Mux24~combout\,
	combout => \mux_MemReg|d_in_mux[7]~7_combout\);

-- Location: LCFF_X50_Y31_N29
\breg|breg~1037\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1037_regout\);

-- Location: LCFF_X50_Y31_N11
\breg|breg~781\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~781_regout\);

-- Location: LCCOMB_X60_Y31_N6
\breg|breg~2177\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2177_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~909_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~653_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~653_regout\,
	datad => \breg|breg~909_regout\,
	combout => \breg|breg~2177_combout\);

-- Location: LCCOMB_X50_Y31_N10
\breg|breg~2178\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2178_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2177_combout\ & (\breg|breg~1037_regout\)) # (!\breg|breg~2177_combout\ & ((\breg|breg~781_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1037_regout\,
	datac => \breg|breg~781_regout\,
	datad => \breg|breg~2177_combout\,
	combout => \breg|breg~2178_combout\);

-- Location: LCCOMB_X49_Y33_N10
\breg|breg~2170\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2170_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~845_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~589_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~589_regout\,
	datad => \breg|breg~845_regout\,
	combout => \breg|breg~2170_combout\);

-- Location: LCCOMB_X48_Y36_N0
\breg|breg~2171\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2171_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2170_combout\ & ((\breg|breg~973_regout\))) # (!\breg|breg~2170_combout\ & (\breg|breg~717_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~717_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~973_regout\,
	datad => \breg|breg~2170_combout\,
	combout => \breg|breg~2171_combout\);

-- Location: LCCOMB_X50_Y37_N22
\breg|breg~2174\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2174_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~685_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~557_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~557_regout\,
	datad => \breg|breg~685_regout\,
	combout => \breg|breg~2174_combout\);

-- Location: LCCOMB_X50_Y37_N20
\breg|breg~2175\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2175_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2174_combout\ & (\breg|breg~941_regout\)) # (!\breg|breg~2174_combout\ & ((\breg|breg~813_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~941_regout\,
	datac => \breg|breg~813_regout\,
	datad => \breg|breg~2174_combout\,
	combout => \breg|breg~2175_combout\);

-- Location: LCFF_X54_Y30_N25
\breg|breg~1005\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1005_regout\);

-- Location: LCCOMB_X56_Y30_N2
\breg|breg~2172\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2172_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~749_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~621_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~621_regout\,
	datad => \breg|breg~749_regout\,
	combout => \breg|breg~2172_combout\);

-- Location: LCCOMB_X54_Y30_N24
\breg|breg~2173\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2173_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2172_combout\ & ((\breg|breg~1005_regout\))) # (!\breg|breg~2172_combout\ & (\breg|breg~877_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~877_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1005_regout\,
	datad => \breg|breg~2172_combout\,
	combout => \breg|breg~2173_combout\);

-- Location: LCCOMB_X50_Y37_N28
\breg|breg~2176\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2176_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~2173_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2175_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2175_combout\,
	datad => \breg|breg~2173_combout\,
	combout => \breg|breg~2176_combout\);

-- Location: LCCOMB_X51_Y38_N8
\breg|breg~2179\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2179_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2176_combout\ & (\breg|breg~2178_combout\)) # (!\breg|breg~2176_combout\ & ((\breg|breg~2171_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2178_combout\,
	datac => \breg|breg~2171_combout\,
	datad => \breg|breg~2176_combout\,
	combout => \breg|breg~2179_combout\);

-- Location: LCFF_X51_Y32_N21
\breg|breg~269\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[7]~7_combout\,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~269_regout\);

-- Location: LCFF_X52_Y39_N29
\breg|breg~173\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~173_regout\);

-- Location: LCCOMB_X52_Y39_N28
\breg|breg~2180\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2180_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~205_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~173_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~205_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~173_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2180_combout\);

-- Location: LCCOMB_X51_Y38_N26
\breg|breg~2181\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2181_combout\ = (\breg|breg~2180_combout\ & (((\breg|breg~269_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2180_combout\ & (\breg|breg~237_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~237_regout\,
	datab => \breg|breg~269_regout\,
	datac => \breg|breg~2180_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2181_combout\);

-- Location: LCFF_X57_Y38_N21
\breg|breg~493\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~493_regout\);

-- Location: LCCOMB_X56_Y38_N18
\breg|breg~2187\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2187_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~461_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~429_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~461_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~429_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2187_combout\);

-- Location: LCCOMB_X57_Y38_N20
\breg|breg~2188\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2188_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2187_combout\ & (\breg|breg~525_regout\)) # (!\breg|breg~2187_combout\ & ((\breg|breg~493_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~525_regout\,
	datac => \breg|breg~493_regout\,
	datad => \breg|breg~2187_combout\,
	combout => \breg|breg~2188_combout\);

-- Location: LCCOMB_X51_Y38_N30
\breg|breg~2184\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2184_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~109_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (((\breg|breg~45_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~109_regout\,
	datac => \breg|breg~45_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2184_combout\);

-- Location: LCFF_X51_Y38_N21
\breg|breg~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~77_regout\);

-- Location: LCCOMB_X51_Y38_N20
\breg|breg~2185\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2185_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2184_combout\ & ((\breg|breg~141_regout\))) # (!\breg|breg~2184_combout\ & (\breg|breg~77_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~2184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2184_combout\,
	datac => \breg|breg~77_regout\,
	datad => \breg|breg~141_regout\,
	combout => \breg|breg~2185_combout\);

-- Location: LCFF_X57_Y36_N23
\breg|breg~301\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~301_regout\);

-- Location: LCFF_X58_Y37_N11
\breg|breg~365\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[7]~7_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~365_regout\);

-- Location: LCCOMB_X57_Y36_N22
\breg|breg~2182\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2182_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~365_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~301_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~301_regout\,
	datad => \breg|breg~365_regout\,
	combout => \breg|breg~2182_combout\);

-- Location: LCCOMB_X57_Y37_N22
\breg|breg~2183\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2183_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2182_combout\ & ((\breg|breg~397_regout\))) # (!\breg|breg~2182_combout\ & (\breg|breg~333_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~333_regout\,
	datac => \breg|breg~397_regout\,
	datad => \breg|breg~2182_combout\,
	combout => \breg|breg~2183_combout\);

-- Location: LCCOMB_X51_Y38_N28
\breg|breg~2186\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2186_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~2183_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2185_combout\,
	datad => \breg|breg~2183_combout\,
	combout => \breg|breg~2186_combout\);

-- Location: LCCOMB_X51_Y38_N6
\breg|breg~2189\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2189_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2186_combout\ & ((\breg|breg~2188_combout\))) # (!\breg|breg~2186_combout\ & (\breg|breg~2181_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2181_combout\,
	datac => \breg|breg~2188_combout\,
	datad => \breg|breg~2186_combout\,
	combout => \breg|breg~2189_combout\);

-- Location: LCCOMB_X51_Y38_N0
\breg|regB[7]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[7]~21_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2179_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~2179_combout\,
	datad => \breg|breg~2189_combout\,
	combout => \breg|regB[7]~21_combout\);

-- Location: LCCOMB_X57_Y31_N0
\mux_MemReg|d_in_mux[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[5]~5_combout\ = (\controle|controles\(7) & ((\MD|altsyncram_component|auto_generated|q_a\(5)))) # (!\controle|controles\(7) & (\ula|Mux26~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datac => \ula|Mux26~combout\,
	datad => \MD|altsyncram_component|auto_generated|q_a\(5),
	combout => \mux_MemReg|d_in_mux[5]~5_combout\);

-- Location: LCFF_X48_Y39_N11
\breg|breg~491\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~491_regout\);

-- Location: LCFF_X48_Y39_N21
\breg|breg~523\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~523_regout\);

-- Location: LCFF_X56_Y38_N1
\breg|breg~427\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~427_regout\);

-- Location: LCFF_X56_Y38_N31
\breg|breg~459\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~459_regout\);

-- Location: LCCOMB_X56_Y38_N30
\breg|breg~2227\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2227_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~459_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~427_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~427_regout\,
	datac => \breg|breg~459_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2227_combout\);

-- Location: LCCOMB_X48_Y39_N20
\breg|breg~2228\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2228_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2227_combout\ & ((\breg|breg~523_regout\))) # (!\breg|breg~2227_combout\ & (\breg|breg~491_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~491_regout\,
	datac => \breg|breg~523_regout\,
	datad => \breg|breg~2227_combout\,
	combout => \breg|breg~2228_combout\);

-- Location: LCCOMB_X54_Y36_N12
\breg|breg~2222\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2222_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~363_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~299_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~299_regout\,
	datad => \breg|breg~363_regout\,
	combout => \breg|breg~2222_combout\);

-- Location: LCCOMB_X54_Y36_N18
\breg|breg~2223\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2223_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2222_combout\ & (\breg|breg~395_regout\)) # (!\breg|breg~2222_combout\ & ((\breg|breg~331_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~395_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~331_regout\,
	datad => \breg|breg~2222_combout\,
	combout => \breg|breg~2223_combout\);

-- Location: LCCOMB_X51_Y39_N28
\breg|breg~2224\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2224_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~107_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~43_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~43_regout\,
	datad => \breg|breg~107_regout\,
	combout => \breg|breg~2224_combout\);

-- Location: LCCOMB_X51_Y39_N30
\breg|breg~2225\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2225_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2224_combout\ & ((\breg|breg~139_regout\))) # (!\breg|breg~2224_combout\ & (\breg|breg~75_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~75_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~139_regout\,
	datad => \breg|breg~2224_combout\,
	combout => \breg|breg~2225_combout\);

-- Location: LCCOMB_X51_Y39_N4
\breg|breg~2226\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2226_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~2223_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2223_combout\,
	datad => \breg|breg~2225_combout\,
	combout => \breg|breg~2226_combout\);

-- Location: LCFF_X57_Y33_N5
\breg|breg~235\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~235_regout\);

-- Location: LCCOMB_X52_Y39_N4
\breg|breg~2220\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2220_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~203_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~171_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~203_regout\,
	datad => \breg|breg~171_regout\,
	combout => \breg|breg~2220_combout\);

-- Location: LCCOMB_X57_Y33_N4
\breg|breg~2221\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2221_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2220_combout\ & (\breg|breg~267_regout\)) # (!\breg|breg~2220_combout\ & ((\breg|breg~235_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~267_regout\,
	datac => \breg|breg~235_regout\,
	datad => \breg|breg~2220_combout\,
	combout => \breg|breg~2221_combout\);

-- Location: LCCOMB_X51_Y39_N22
\breg|breg~2229\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2229_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2226_combout\ & (\breg|breg~2228_combout\)) # (!\breg|breg~2226_combout\ & ((\breg|breg~2221_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2228_combout\,
	datac => \breg|breg~2226_combout\,
	datad => \breg|breg~2221_combout\,
	combout => \breg|breg~2229_combout\);

-- Location: LCCOMB_X51_Y39_N0
\breg|regB[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[5]~23_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~2219_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (((!\breg|Equal1~0_combout\ & \breg|breg~2229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2219_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~2229_combout\,
	combout => \breg|regB[5]~23_combout\);

-- Location: LCCOMB_X52_Y33_N4
\mux_MemReg|d_in_mux[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[9]~9_combout\ = (\controle|controles\(7) & ((\MD|altsyncram_component|auto_generated|q_a\(9)))) # (!\controle|controles\(7) & (\ula|Mux22~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(7),
	datac => \ula|Mux22~11_combout\,
	datad => \MD|altsyncram_component|auto_generated|q_a\(9),
	combout => \mux_MemReg|d_in_mux[9]~9_combout\);

-- Location: LCFF_X49_Y33_N31
\breg|breg~591\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~591_regout\);

-- Location: LCCOMB_X48_Y33_N14
\breg|breg~1582\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1582_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~847_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~591_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~591_regout\,
	datac => \breg|breg~847_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1582_combout\);

-- Location: LCFF_X49_Y33_N21
\breg|breg~719\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~719_regout\);

-- Location: LCCOMB_X49_Y33_N20
\breg|breg~1583\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1583_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1582_combout\ & ((\breg|breg~975_regout\))) # (!\breg|breg~1582_combout\ & (\breg|breg~719_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1582_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1582_combout\,
	datac => \breg|breg~719_regout\,
	datad => \breg|breg~975_regout\,
	combout => \breg|breg~1583_combout\);

-- Location: LCCOMB_X51_Y37_N28
\breg|breg~1586\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1586_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~687_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~559_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~559_regout\,
	datac => \breg|breg~687_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1586_combout\);

-- Location: LCCOMB_X51_Y37_N16
\breg|breg~1587\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1587_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1586_combout\ & ((\breg|breg~943_regout\))) # (!\breg|breg~1586_combout\ & (\breg|breg~815_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1586_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1586_combout\,
	datac => \breg|breg~815_regout\,
	datad => \breg|breg~943_regout\,
	combout => \breg|breg~1587_combout\);

-- Location: LCFF_X56_Y39_N21
\breg|breg~879\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~879_regout\);

-- Location: LCFF_X56_Y35_N17
\breg|breg~751\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~751_regout\);

-- Location: LCCOMB_X56_Y35_N16
\breg|breg~1584\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1584_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~751_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~623_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~623_regout\,
	datac => \breg|breg~751_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1584_combout\);

-- Location: LCCOMB_X56_Y39_N20
\breg|breg~1585\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1585_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1584_combout\ & (\breg|breg~1007_regout\)) # (!\breg|breg~1584_combout\ & ((\breg|breg~879_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1007_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~879_regout\,
	datad => \breg|breg~1584_combout\,
	combout => \breg|breg~1585_combout\);

-- Location: LCCOMB_X56_Y39_N16
\breg|breg~1588\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1588_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~1585_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~1587_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1587_combout\,
	datad => \breg|breg~1585_combout\,
	combout => \breg|breg~1588_combout\);

-- Location: LCCOMB_X50_Y35_N10
\breg|breg~1591\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1591_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1588_combout\ & (\breg|breg~1590_combout\)) # (!\breg|breg~1588_combout\ & ((\breg|breg~1583_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1590_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1583_combout\,
	datad => \breg|breg~1588_combout\,
	combout => \breg|breg~1591_combout\);

-- Location: LCCOMB_X50_Y35_N6
\MuxShamt|MuxShamtExit[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[9]~28_combout\ = (\breg|breg~1601_combout\ & ((\MuxShamt|MuxShamtExit[30]~6_combout\) # ((\MuxShamt|MuxShamtExit[30]~5_combout\ & \breg|breg~1591_combout\)))) # (!\breg|breg~1601_combout\ & (\MuxShamt|MuxShamtExit[30]~5_combout\ & 
-- ((\breg|breg~1591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1601_combout\,
	datab => \MuxShamt|MuxShamtExit[30]~5_combout\,
	datac => \MuxShamt|MuxShamtExit[30]~6_combout\,
	datad => \breg|breg~1591_combout\,
	combout => \MuxShamt|MuxShamtExit[9]~28_combout\);

-- Location: LCCOMB_X44_Y38_N22
\ula|a32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~15_combout\ = (\mux_ALUSrc|WriteR\(9)) # (\MuxShamt|MuxShamtExit[9]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(9),
	datad => \MuxShamt|MuxShamtExit[9]~28_combout\,
	combout => \ula|a32~15_combout\);

-- Location: LCCOMB_X43_Y34_N10
\ula|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~13_combout\ = (\ula|ShiftRight1~12_combout\) # ((\ula|ShiftRight0~44_combout\ & !\MuxShamt|MuxShamtExit[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~12_combout\,
	datac => \ula|ShiftRight0~44_combout\,
	datad => \MuxShamt|MuxShamtExit[2]~3_combout\,
	combout => \ula|ShiftRight1~13_combout\);

-- Location: LCCOMB_X44_Y38_N16
\ula|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~48_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight1~13_combout\,
	datad => \mux_ALUSrc|WriteR\(31),
	combout => \ula|ShiftRight1~48_combout\);

-- Location: LCCOMB_X40_Y35_N24
\ula|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~70_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~43_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight0~44_combout\,
	datad => \ula|ShiftRight0~43_combout\,
	combout => \ula|ShiftRight0~70_combout\);

-- Location: LCCOMB_X44_Y38_N14
\ula|a32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~16_combout\ = \mux_ALUSrc|WriteR\(9) $ (\MuxShamt|MuxShamtExit[9]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(9),
	datad => \MuxShamt|MuxShamtExit[9]~28_combout\,
	combout => \ula|a32~16_combout\);

-- Location: LCCOMB_X44_Y38_N0
\ula|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~5_combout\ = (\controle|ctrula[0]~11_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[9]~18_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[9]~18_combout\,
	datad => \ula|Add0~18_combout\,
	combout => \ula|Mux22~5_combout\);

-- Location: LCCOMB_X44_Y38_N18
\ula|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~6_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(9) & ((\MuxShamt|MuxShamtExit[9]~28_combout\) # (!\ula|Mux22~5_combout\))) # (!\mux_ALUSrc|WriteR\(9) & (\MuxShamt|MuxShamtExit[9]~28_combout\ & !\ula|Mux22~5_combout\)))) # 
-- (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(9),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[9]~28_combout\,
	datad => \ula|Mux22~5_combout\,
	combout => \ula|Mux22~6_combout\);

-- Location: LCCOMB_X44_Y38_N12
\ula|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~7_combout\ = (\ula|Mux29~18_combout\ & (!\ula|Mux29~35_combout\ & (\ula|a32~16_combout\))) # (!\ula|Mux29~18_combout\ & ((\ula|Mux29~35_combout\) # ((\ula|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~18_combout\,
	datab => \ula|Mux29~35_combout\,
	datac => \ula|a32~16_combout\,
	datad => \ula|Mux22~6_combout\,
	combout => \ula|Mux22~7_combout\);

-- Location: LCCOMB_X44_Y38_N30
\ula|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~8_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux22~7_combout\ & (\ula|Mux22~12_combout\)) # (!\ula|Mux22~7_combout\ & ((\ula|ShiftRight0~70_combout\))))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux22~12_combout\,
	datab => \ula|ShiftRight0~70_combout\,
	datac => \ula|Mux29~19_combout\,
	datad => \ula|Mux22~7_combout\,
	combout => \ula|Mux22~8_combout\);

-- Location: LCCOMB_X44_Y38_N24
\ula|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~9_combout\ = (\ula|Mux29~15_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux29~15_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~48_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux22~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~15_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|ShiftRight1~48_combout\,
	datad => \ula|Mux22~8_combout\,
	combout => \ula|Mux22~9_combout\);

-- Location: LCCOMB_X44_Y38_N2
\ula|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~10_combout\ = (\ula|Mux22~9_combout\ & ((\mux_ALUSrc|WriteR\(31)) # ((!\ula|Mux29~15_combout\)))) # (!\ula|Mux22~9_combout\ & (((!\ula|a32~15_combout\ & \ula|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~15_combout\,
	datac => \ula|Mux22~9_combout\,
	datad => \ula|Mux29~15_combout\,
	combout => \ula|Mux22~10_combout\);

-- Location: LCCOMB_X44_Y38_N4
\ula|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux22~11_combout\ = (\ula|Mux22~4_combout\) # ((\ula|Mux29~29_combout\ & \ula|Mux22~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux22~4_combout\,
	datac => \ula|Mux29~29_combout\,
	datad => \ula|Mux22~10_combout\,
	combout => \ula|Mux22~11_combout\);

-- Location: LCCOMB_X44_Y39_N12
\ula|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~0_combout\ = (\mux_ALUSrc|WriteR\(15)) # ((\controle|ctrula[1]~13_combout\) # ((\MuxShamt|MuxShamtExit[15]~22_combout\) # (\controle|ctrula[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(15),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[15]~22_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux16~0_combout\);

-- Location: LCCOMB_X40_Y37_N18
\ula|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~68_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~35_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight1~35_combout\,
	datad => \ula|ShiftRight1~38_combout\,
	combout => \ula|ShiftRight0~68_combout\);

-- Location: LCCOMB_X40_Y37_N22
\ula|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~77_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~66_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~66_combout\,
	datad => \ula|ShiftRight0~68_combout\,
	combout => \ula|ShiftRight0~77_combout\);

-- Location: LCCOMB_X44_Y31_N16
\ula|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~1_combout\ = (!\controle|ctrula[0]~11_combout\ & (!\ula|ShiftLeft0~4_combout\ & (!\ula|ShiftLeft0~7_combout\ & \controle|ctrula[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux30~1_combout\);

-- Location: LCCOMB_X42_Y36_N8
\ula|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~3_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\mux_ALUSrc|WriteR\(31) & !\ula|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|ShiftLeft0~9_combout\,
	combout => \ula|Mux16~3_combout\);

-- Location: LCCOMB_X44_Y34_N6
\ula|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~29_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~15_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~15_combout\,
	datac => \ula|ShiftLeft0~28_combout\,
	datad => \MuxShamt|MuxShamtExit[2]~3_combout\,
	combout => \ula|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X45_Y33_N16
\ula|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~58_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~29_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~29_combout\,
	datad => \ula|ShiftLeft0~57_combout\,
	combout => \ula|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X42_Y33_N26
\ula|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~2_combout\ = (\ula|Mux16~1_combout\) # ((\ula|Mux30~10_combout\ & (\ula|ShiftRight0~20_combout\ & \ula|ShiftLeft0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux16~1_combout\,
	datab => \ula|Mux30~10_combout\,
	datac => \ula|ShiftRight0~20_combout\,
	datad => \ula|ShiftLeft0~58_combout\,
	combout => \ula|Mux16~2_combout\);

-- Location: LCCOMB_X43_Y31_N12
\ula|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~4_combout\ = (\ula|Mux16~2_combout\) # ((\MuxShamt|MuxShamtExit[4]~1_combout\ & (\ula|Mux16~3_combout\ & \ula|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \ula|Mux16~3_combout\,
	datac => \ula|Mux30~1_combout\,
	datad => \ula|Mux16~2_combout\,
	combout => \ula|Mux16~4_combout\);

-- Location: LCCOMB_X43_Y31_N30
\ula|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~5_combout\ = (\ula|Mux16~4_combout\) # ((!\MuxShamt|MuxShamtExit[4]~1_combout\ & (\ula|ShiftRight0~77_combout\ & \ula|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \ula|ShiftRight0~77_combout\,
	datac => \ula|Mux30~1_combout\,
	datad => \ula|Mux16~4_combout\,
	combout => \ula|Mux16~5_combout\);

-- Location: LCCOMB_X43_Y31_N24
\ula|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~8_combout\ = (\controle|ctrula[2]~14_combout\ & (((\controle|ctrula[3]~15_combout\) # (\ula|Mux16~5_combout\)))) # (!\controle|ctrula[2]~14_combout\ & (\ula|Mux16~7_combout\ & (!\controle|ctrula[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux16~7_combout\,
	datab => \controle|ctrula[2]~14_combout\,
	datac => \controle|ctrula[3]~15_combout\,
	datad => \ula|Mux16~5_combout\,
	combout => \ula|Mux16~8_combout\);

-- Location: LCCOMB_X42_Y33_N12
\ula|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~9_combout\ = (\ula|Mux30~10_combout\ & ((\ula|ShiftRight0~20_combout\ & ((\ula|ShiftRight0~77_combout\))) # (!\ula|ShiftRight0~20_combout\ & (\mux_ALUSrc|WriteR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|Mux30~10_combout\,
	datac => \ula|ShiftRight0~20_combout\,
	datad => \ula|ShiftRight0~77_combout\,
	combout => \ula|Mux16~9_combout\);

-- Location: LCCOMB_X43_Y31_N26
\ula|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux16~10_combout\ = (\controle|ctrula[3]~15_combout\ & ((\ula|Mux16~8_combout\ & ((\ula|Mux16~9_combout\))) # (!\ula|Mux16~8_combout\ & (!\ula|Mux16~0_combout\)))) # (!\controle|ctrula[3]~15_combout\ & (((\ula|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datab => \ula|Mux16~0_combout\,
	datac => \ula|Mux16~8_combout\,
	datad => \ula|Mux16~9_combout\,
	combout => \ula|Mux16~10_combout\);

-- Location: LCCOMB_X53_Y38_N0
\mux_MemReg|d_in_mux[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[15]~15_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|controles\(7) & ((\ula|Mux16~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(7),
	datac => \MD|altsyncram_component|auto_generated|q_a\(15),
	datad => \ula|Mux16~10_combout\,
	combout => \mux_MemReg|d_in_mux[15]~15_combout\);

-- Location: LCFF_X52_Y38_N9
\breg|breg~533\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~533_regout\);

-- Location: LCFF_X52_Y38_N15
\breg|breg~501\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~501_regout\);

-- Location: LCCOMB_X56_Y38_N26
\breg|breg~2107\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2107_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~469_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~437_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~437_regout\,
	datad => \breg|breg~469_regout\,
	combout => \breg|breg~2107_combout\);

-- Location: LCCOMB_X52_Y38_N14
\breg|breg~2108\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2108_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2107_combout\ & (\breg|breg~533_regout\)) # (!\breg|breg~2107_combout\ & ((\breg|breg~501_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~533_regout\,
	datac => \breg|breg~501_regout\,
	datad => \breg|breg~2107_combout\,
	combout => \breg|breg~2108_combout\);

-- Location: LCCOMB_X51_Y34_N6
\breg|breg~2104\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2104_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~117_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~53_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~53_regout\,
	datad => \breg|breg~117_regout\,
	combout => \breg|breg~2104_combout\);

-- Location: LCCOMB_X51_Y34_N20
\breg|breg~2105\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2105_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2104_combout\ & ((\breg|breg~149_regout\))) # (!\breg|breg~2104_combout\ & (\breg|breg~85_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~85_regout\,
	datac => \breg|breg~149_regout\,
	datad => \breg|breg~2104_combout\,
	combout => \breg|breg~2105_combout\);

-- Location: LCCOMB_X57_Y36_N30
\breg|breg~2102\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2102_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~373_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~309_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~309_regout\,
	datad => \breg|breg~373_regout\,
	combout => \breg|breg~2102_combout\);

-- Location: LCCOMB_X57_Y36_N12
\breg|breg~2103\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2103_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2102_combout\ & (\breg|breg~405_regout\)) # (!\breg|breg~2102_combout\ & ((\breg|breg~341_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~405_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~341_regout\,
	datad => \breg|breg~2102_combout\,
	combout => \breg|breg~2103_combout\);

-- Location: LCCOMB_X51_Y34_N12
\breg|breg~2106\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2106_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~2103_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~2105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2105_combout\,
	datad => \breg|breg~2103_combout\,
	combout => \breg|breg~2106_combout\);

-- Location: LCCOMB_X51_Y34_N18
\breg|breg~2109\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2109_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2106_combout\ & ((\breg|breg~2108_combout\))) # (!\breg|breg~2106_combout\ & (\breg|breg~2101_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2101_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2108_combout\,
	datad => \breg|breg~2106_combout\,
	combout => \breg|breg~2109_combout\);

-- Location: LCCOMB_X49_Y36_N24
\breg|breg~2090\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2090_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~853_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~597_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~853_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~597_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2090_combout\);

-- Location: LCCOMB_X49_Y36_N18
\breg|breg~2091\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2091_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2090_combout\ & ((\breg|breg~981_regout\))) # (!\breg|breg~2090_combout\ & (\breg|breg~725_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~725_regout\,
	datac => \breg|breg~981_regout\,
	datad => \breg|breg~2090_combout\,
	combout => \breg|breg~2091_combout\);

-- Location: LCFF_X59_Y31_N11
\breg|breg~1045\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1045_regout\);

-- Location: LCCOMB_X59_Y31_N10
\breg|breg~2098\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2098_combout\ = (\breg|breg~2097_combout\ & (((\breg|breg~1045_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|breg~2097_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~789_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2097_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1045_regout\,
	datad => \breg|breg~789_regout\,
	combout => \breg|breg~2098_combout\);

-- Location: LCFF_X52_Y31_N31
\breg|breg~821\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[15]~15_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~821_regout\);

-- Location: LCCOMB_X52_Y30_N16
\breg|breg~2094\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2094_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~693_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~565_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~565_regout\,
	datad => \breg|breg~693_regout\,
	combout => \breg|breg~2094_combout\);

-- Location: LCCOMB_X52_Y31_N30
\breg|breg~2095\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2095_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2094_combout\ & (\breg|breg~949_regout\)) # (!\breg|breg~2094_combout\ & ((\breg|breg~821_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~949_regout\,
	datac => \breg|breg~821_regout\,
	datad => \breg|breg~2094_combout\,
	combout => \breg|breg~2095_combout\);

-- Location: LCCOMB_X56_Y30_N18
\breg|breg~2092\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2092_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~757_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~629_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~757_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~629_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~2092_combout\);

-- Location: LCCOMB_X52_Y31_N28
\breg|breg~2093\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2093_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2092_combout\ & (\breg|breg~1013_regout\)) # (!\breg|breg~2092_combout\ & ((\breg|breg~885_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1013_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~885_regout\,
	datad => \breg|breg~2092_combout\,
	combout => \breg|breg~2093_combout\);

-- Location: LCCOMB_X59_Y32_N22
\breg|breg~2096\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2096_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~2093_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2095_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2095_combout\,
	datad => \breg|breg~2093_combout\,
	combout => \breg|breg~2096_combout\);

-- Location: LCCOMB_X59_Y32_N0
\breg|breg~2099\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2099_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2096_combout\ & ((\breg|breg~2098_combout\))) # (!\breg|breg~2096_combout\ & (\breg|breg~2091_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2091_combout\,
	datac => \breg|breg~2098_combout\,
	datad => \breg|breg~2096_combout\,
	combout => \breg|breg~2099_combout\);

-- Location: LCCOMB_X59_Y32_N18
\breg|regB[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[15]~17_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2099_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~2109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~2109_combout\,
	datad => \breg|breg~2099_combout\,
	combout => \breg|regB[15]~17_combout\);

-- Location: LCCOMB_X44_Y36_N12
\mux_ALUSrc|WriteR[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[15]~18_combout\ = (\controle|comb~0_combout\ & ((\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\breg|regB[15]~17_combout\))))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|comb~0_combout\,
	datac => \controle|ULAsrc\(1),
	datad => \breg|regB[15]~17_combout\,
	combout => \mux_ALUSrc|WriteR[15]~18_combout\);

-- Location: LCCOMB_X51_Y34_N24
\mux_ALUSrc|WriteR[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(15) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[15]~18_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(15),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[15]~18_combout\,
	combout => \mux_ALUSrc|WriteR\(15));

-- Location: LCCOMB_X43_Y32_N2
\ula|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~21_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(15)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(13),
	datac => \mux_ALUSrc|WriteR\(15),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight0~21_combout\);

-- Location: LCCOMB_X43_Y32_N20
\ula|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~23_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~21_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~22_combout\,
	datad => \ula|ShiftRight0~21_combout\,
	combout => \ula|ShiftRight0~23_combout\);

-- Location: LCCOMB_X45_Y32_N6
\ula|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~8_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\MuxShamt|MuxShamtExit[3]~4_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~11_combout\)) # 
-- (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~11_combout\,
	datad => \ula|ShiftRight0~31_combout\,
	combout => \ula|Mux23~8_combout\);

-- Location: LCCOMB_X45_Y32_N24
\ula|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~9_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|Mux23~8_combout\ & ((\ula|ShiftRight0~8_combout\))) # (!\ula|Mux23~8_combout\ & (\ula|ShiftRight0~23_combout\)))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & 
-- (((\ula|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftRight0~23_combout\,
	datac => \ula|ShiftRight0~8_combout\,
	datad => \ula|Mux23~8_combout\,
	combout => \ula|Mux23~9_combout\);

-- Location: LCCOMB_X58_Y38_N8
\ula|a32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~13_combout\ = (\MuxShamt|MuxShamtExit[8]~29_combout\) # (\mux_ALUSrc|WriteR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[8]~29_combout\,
	datad => \mux_ALUSrc|WriteR\(8),
	combout => \ula|a32~13_combout\);

-- Location: LCCOMB_X43_Y36_N6
\ula|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux15~0_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~18_combout\) # ((\ula|ShiftLeft0~17_combout\)))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (((\ula|ShiftLeft0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~18_combout\,
	datab => \ula|ShiftLeft0~17_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~31_combout\,
	combout => \ula|Mux15~0_combout\);

-- Location: LCCOMB_X43_Y36_N0
\ula|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~32_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\mux_ALUSrc|WriteR\(0) & (!\ula|ShiftLeft0~9_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (((\ula|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(0),
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftLeft0~9_combout\,
	datad => \ula|Mux15~0_combout\,
	combout => \ula|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X43_Y36_N4
\ula|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~11_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & (!\ula|ShiftLeft0~4_combout\ & (!\ula|ShiftLeft0~7_combout\ & \ula|ShiftLeft0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \ula|ShiftLeft0~32_combout\,
	combout => \ula|Mux23~11_combout\);

-- Location: LCCOMB_X42_Y37_N16
\ula|a32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~14_combout\ = \MuxShamt|MuxShamtExit[8]~29_combout\ $ (\mux_ALUSrc|WriteR\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[8]~29_combout\,
	datad => \mux_ALUSrc|WriteR\(8),
	combout => \ula|a32~14_combout\);

-- Location: LCCOMB_X42_Y37_N28
\ula|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~3_combout\ = (\ula|Mux23~2_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[8]~16_combout\)))) # (!\ula|Mux23~2_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux23~2_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[8]~16_combout\,
	datad => \ula|Add0~16_combout\,
	combout => \ula|Mux23~3_combout\);

-- Location: LCCOMB_X42_Y37_N6
\ula|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~4_combout\ = (\ula|Mux29~18_combout\ & (!\ula|Mux29~35_combout\ & (\ula|a32~14_combout\))) # (!\ula|Mux29~18_combout\ & ((\ula|Mux29~35_combout\) # ((\ula|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~18_combout\,
	datab => \ula|Mux29~35_combout\,
	datac => \ula|a32~14_combout\,
	datad => \ula|Mux23~3_combout\,
	combout => \ula|Mux23~4_combout\);

-- Location: LCCOMB_X43_Y36_N10
\ula|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~5_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux23~4_combout\ & ((\ula|Mux23~11_combout\))) # (!\ula|Mux23~4_combout\ & (\ula|ShiftRight0~69_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~69_combout\,
	datab => \ula|Mux29~19_combout\,
	datac => \ula|Mux23~11_combout\,
	datad => \ula|Mux23~4_combout\,
	combout => \ula|Mux23~5_combout\);

-- Location: LCCOMB_X43_Y36_N12
\ula|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~6_combout\ = (\ula|Mux29~16_combout\ & ((\ula|Mux29~15_combout\) # ((\ula|ShiftRight1~47_combout\)))) # (!\ula|Mux29~16_combout\ & (!\ula|Mux29~15_combout\ & ((\ula|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|Mux29~15_combout\,
	datac => \ula|ShiftRight1~47_combout\,
	datad => \ula|Mux23~5_combout\,
	combout => \ula|Mux23~6_combout\);

-- Location: LCCOMB_X43_Y36_N22
\ula|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~7_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux23~6_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux23~6_combout\ & ((!\ula|a32~13_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~13_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux23~6_combout\,
	combout => \ula|Mux23~7_combout\);

-- Location: LCCOMB_X42_Y35_N12
\ula|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux23~10_combout\ = (\ula|Mux29~28_combout\ & (\ula|Mux29~29_combout\ & ((\ula|Mux23~7_combout\)))) # (!\ula|Mux29~28_combout\ & ((\ula|Mux23~9_combout\) # ((\ula|Mux29~29_combout\ & \ula|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~28_combout\,
	datab => \ula|Mux29~29_combout\,
	datac => \ula|Mux23~9_combout\,
	datad => \ula|Mux23~7_combout\,
	combout => \ula|Mux23~10_combout\);

-- Location: LCCOMB_X54_Y38_N14
\mux_MemReg|d_in_mux[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[8]~8_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|controles\(7) & ((\ula|Mux23~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(8),
	datac => \ula|Mux23~10_combout\,
	datad => \controle|controles\(7),
	combout => \mux_MemReg|d_in_mux[8]~8_combout\);

-- Location: LCFF_X56_Y39_N5
\breg|breg~1006\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1006_regout\);

-- Location: LCCOMB_X56_Y35_N22
\breg|breg~2370\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2370_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\breg|breg~878_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~622_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~622_regout\,
	datad => \breg|breg~878_regout\,
	combout => \breg|breg~2370_combout\);

-- Location: LCCOMB_X56_Y35_N12
\breg|breg~2371\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2371_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2370_combout\ & (\breg|breg~1006_regout\)) # (!\breg|breg~2370_combout\ & ((\breg|breg~750_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1006_regout\,
	datac => \breg|breg~750_regout\,
	datad => \breg|breg~2370_combout\,
	combout => \breg|breg~2371_combout\);

-- Location: LCFF_X60_Y31_N21
\breg|breg~654\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~654_regout\);

-- Location: LCFF_X60_Y31_N19
\breg|breg~782\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~782_regout\);

-- Location: LCCOMB_X60_Y31_N20
\breg|breg~2377\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2377_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~782_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~654_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~654_regout\,
	datad => \breg|breg~782_regout\,
	combout => \breg|breg~2377_combout\);

-- Location: LCCOMB_X49_Y31_N16
\breg|breg~2378\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2378_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2377_combout\ & (\breg|breg~1038_regout\)) # (!\breg|breg~2377_combout\ & ((\breg|breg~910_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1038_regout\,
	datac => \breg|breg~910_regout\,
	datad => \breg|breg~2377_combout\,
	combout => \breg|breg~2378_combout\);

-- Location: LCCOMB_X50_Y34_N24
\breg|breg~2374\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2374_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~814_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~558_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~558_regout\,
	datad => \breg|breg~814_regout\,
	combout => \breg|breg~2374_combout\);

-- Location: LCFF_X50_Y34_N31
\breg|breg~686\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~686_regout\);

-- Location: LCCOMB_X50_Y34_N30
\breg|breg~2375\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2375_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2374_combout\ & ((\breg|breg~942_regout\))) # (!\breg|breg~2374_combout\ & (\breg|breg~686_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~2374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2374_combout\,
	datac => \breg|breg~686_regout\,
	datad => \breg|breg~942_regout\,
	combout => \breg|breg~2375_combout\);

-- Location: LCFF_X48_Y36_N11
\breg|breg~590\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~590_regout\);

-- Location: LCFF_X50_Y36_N7
\breg|breg~718\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~718_regout\);

-- Location: LCCOMB_X48_Y36_N10
\breg|breg~2372\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2372_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~718_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~590_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~590_regout\,
	datad => \breg|breg~718_regout\,
	combout => \breg|breg~2372_combout\);

-- Location: LCCOMB_X48_Y36_N28
\breg|breg~2373\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2373_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2372_combout\ & ((\breg|breg~974_regout\))) # (!\breg|breg~2372_combout\ & (\breg|breg~846_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~846_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~974_regout\,
	datad => \breg|breg~2372_combout\,
	combout => \breg|breg~2373_combout\);

-- Location: LCCOMB_X50_Y34_N18
\breg|breg~2376\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2376_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17)) # (\breg|breg~2373_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~2375_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~2375_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(17),
	datad => \breg|breg~2373_combout\,
	combout => \breg|breg~2376_combout\);

-- Location: LCCOMB_X50_Y34_N4
\breg|breg~2379\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2379_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2376_combout\ & ((\breg|breg~2378_combout\))) # (!\breg|breg~2376_combout\ & (\breg|breg~2371_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~2371_combout\,
	datac => \breg|breg~2378_combout\,
	datad => \breg|breg~2376_combout\,
	combout => \breg|breg~2379_combout\);

-- Location: LCFF_X53_Y36_N23
\breg|breg~366\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~366_regout\);

-- Location: LCFF_X53_Y36_N9
\breg|breg~398\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~398_regout\);

-- Location: LCFF_X54_Y36_N31
\breg|breg~302\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~302_regout\);

-- Location: LCFF_X54_Y36_N29
\breg|breg~334\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[8]~8_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~334_regout\);

-- Location: LCCOMB_X54_Y36_N30
\breg|breg~2380\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2380_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~334_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~302_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~302_regout\,
	datad => \breg|breg~334_regout\,
	combout => \breg|breg~2380_combout\);

-- Location: LCCOMB_X53_Y36_N8
\breg|breg~2381\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2381_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2380_combout\ & ((\breg|breg~398_regout\))) # (!\breg|breg~2380_combout\ & (\breg|breg~366_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~366_regout\,
	datac => \breg|breg~398_regout\,
	datad => \breg|breg~2380_combout\,
	combout => \breg|breg~2381_combout\);

-- Location: LCCOMB_X51_Y32_N8
\breg|breg~2382\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2382_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~238_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~174_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~174_regout\,
	datad => \breg|breg~238_regout\,
	combout => \breg|breg~2382_combout\);

-- Location: LCCOMB_X51_Y32_N10
\breg|breg~2383\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2383_combout\ = (\breg|breg~2382_combout\ & (((\breg|breg~270_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\breg|breg~2382_combout\ & (\breg|breg~206_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~206_regout\,
	datab => \breg|breg~2382_combout\,
	datac => \breg|breg~270_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2383_combout\);

-- Location: LCCOMB_X54_Y34_N4
\breg|breg~2384\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2384_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\breg|breg~78_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~46_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~46_regout\,
	datad => \breg|breg~78_regout\,
	combout => \breg|breg~2384_combout\);

-- Location: LCCOMB_X54_Y34_N26
\breg|breg~2385\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2385_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2384_combout\ & ((\breg|breg~142_regout\))) # (!\breg|breg~2384_combout\ & (\breg|breg~110_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (\breg|breg~2384_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~2384_combout\,
	datac => \breg|breg~110_regout\,
	datad => \breg|breg~142_regout\,
	combout => \breg|breg~2385_combout\);

-- Location: LCCOMB_X50_Y34_N14
\breg|breg~2386\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2386_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~2383_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2385_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~2383_combout\,
	datad => \breg|breg~2385_combout\,
	combout => \breg|breg~2386_combout\);

-- Location: LCFF_X54_Y38_N15
\breg|breg~462\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[8]~8_combout\,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~462_regout\);

-- Location: LCCOMB_X56_Y38_N6
\breg|breg~2387\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2387_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~494_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~430_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~430_regout\,
	datad => \breg|breg~494_regout\,
	combout => \breg|breg~2387_combout\);

-- Location: LCCOMB_X50_Y34_N0
\breg|breg~2388\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2388_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2387_combout\ & (\breg|breg~526_regout\)) # (!\breg|breg~2387_combout\ & ((\breg|breg~462_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~526_regout\,
	datac => \breg|breg~462_regout\,
	datad => \breg|breg~2387_combout\,
	combout => \breg|breg~2388_combout\);

-- Location: LCCOMB_X50_Y34_N2
\breg|breg~2389\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2389_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2386_combout\ & ((\breg|breg~2388_combout\))) # (!\breg|breg~2386_combout\ & (\breg|breg~2381_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2381_combout\,
	datac => \breg|breg~2386_combout\,
	datad => \breg|breg~2388_combout\,
	combout => \breg|breg~2389_combout\);

-- Location: LCCOMB_X50_Y34_N12
\breg|regB[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[8]~31_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2379_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & ((\breg|breg~2389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~2379_combout\,
	datad => \breg|breg~2389_combout\,
	combout => \breg|regB[8]~31_combout\);

-- Location: LCCOMB_X50_Y34_N6
\mux_ALUSrc|WriteR[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[8]~32_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[8]~31_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(8),
	datab => \controle|ULAsrc\(1),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[8]~31_combout\,
	combout => \mux_ALUSrc|WriteR[8]~32_combout\);

-- Location: LCCOMB_X49_Y38_N20
\mux_ALUSrc|WriteR[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(8) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[8]~32_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(8),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[8]~32_combout\,
	combout => \mux_ALUSrc|WriteR\(8));

-- Location: LCCOMB_X49_Y38_N28
\ula|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~30_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(10))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(10),
	datab => \mux_ALUSrc|WriteR\(8),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight0~30_combout\);

-- Location: LCCOMB_X43_Y38_N26
\ula|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~25_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(9))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(9),
	datad => \mux_ALUSrc|WriteR\(7),
	combout => \ula|ShiftRight1~25_combout\);

-- Location: LCCOMB_X43_Y38_N30
\ula|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~37_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~30_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~30_combout\,
	datad => \ula|ShiftRight1~25_combout\,
	combout => \ula|ShiftRight1~37_combout\);

-- Location: LCCOMB_X45_Y36_N16
\ula|Mux29~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~27_combout\ = ((\controle|ctrula[3]~15_combout\ & ((!\controle|ctrula[0]~11_combout\))) # (!\controle|ctrula[3]~15_combout\ & ((\controle|ctrula[0]~11_combout\) # (!\controle|ctrula[1]~13_combout\)))) # (!\controle|ctrula[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \controle|ctrula[2]~14_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux29~27_combout\);

-- Location: LCCOMB_X44_Y35_N28
\ula|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~9_combout\ = (!\ula|Mux29~27_combout\ & (\ula|ShiftRight0~20_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\) # (\MuxShamt|MuxShamtExit[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|Mux29~27_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Mux27~9_combout\);

-- Location: LCCOMB_X44_Y39_N20
\ula|a32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~11_combout\ = (\mux_ALUSrc|WriteR\(7)) # (\MuxShamt|MuxShamtExit[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(7),
	datad => \MuxShamt|MuxShamtExit[7]~30_combout\,
	combout => \ula|a32~11_combout\);

-- Location: LCCOMB_X44_Y34_N8
\ula|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~0_combout\ = (\ula|ShiftLeft0~29_combout\ & (!\MuxShamt|MuxShamtExit[3]~4_combout\ & \ula|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~29_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Mux24~0_combout\);

-- Location: LCCOMB_X44_Y34_N18
\ula|a32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~12_combout\ = \mux_ALUSrc|WriteR\(7) $ (\MuxShamt|MuxShamtExit[7]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(7),
	datad => \MuxShamt|MuxShamtExit[7]~30_combout\,
	combout => \ula|a32~12_combout\);

-- Location: LCCOMB_X44_Y39_N6
\ula|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~1_combout\ = (\controle|ctrula[0]~11_combout\ & (((\mux_ALUSrc|WriteR\(7) & \MuxShamt|MuxShamtExit[7]~30_combout\)) # (!\controle|ctrula[1]~13_combout\))) # (!\controle|ctrula[0]~11_combout\ & (\controle|ctrula[1]~13_combout\ & 
-- ((\mux_ALUSrc|WriteR\(7)) # (\MuxShamt|MuxShamtExit[7]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \mux_ALUSrc|WriteR\(7),
	datac => \controle|ctrula[1]~13_combout\,
	datad => \MuxShamt|MuxShamtExit[7]~30_combout\,
	combout => \ula|Mux24~1_combout\);

-- Location: LCCOMB_X44_Y34_N28
\ula|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~2_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux24~1_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux24~1_combout\ & ((\ula|A_B_sum[7]~14_combout\))) # (!\ula|Mux24~1_combout\ & (\ula|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux24~1_combout\,
	datac => \ula|Add0~14_combout\,
	datad => \ula|A_B_sum[7]~14_combout\,
	combout => \ula|Mux24~2_combout\);

-- Location: LCCOMB_X44_Y34_N22
\ula|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~3_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~12_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux24~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~12_combout\,
	datac => \ula|Mux29~18_combout\,
	datad => \ula|Mux24~2_combout\,
	combout => \ula|Mux24~3_combout\);

-- Location: LCCOMB_X44_Y34_N16
\ula|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~4_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux24~3_combout\ & ((\ula|Mux24~0_combout\))) # (!\ula|Mux24~3_combout\ & (\ula|ShiftRight0~67_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~19_combout\,
	datab => \ula|ShiftRight0~67_combout\,
	datac => \ula|Mux24~0_combout\,
	datad => \ula|Mux24~3_combout\,
	combout => \ula|Mux24~4_combout\);

-- Location: LCCOMB_X44_Y34_N26
\ula|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~5_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~46_combout\) # ((\ula|Mux29~15_combout\)))) # (!\ula|Mux29~16_combout\ & (((\ula|Mux24~4_combout\ & !\ula|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~46_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|Mux24~4_combout\,
	datad => \ula|Mux29~15_combout\,
	combout => \ula|Mux24~5_combout\);

-- Location: LCCOMB_X44_Y34_N12
\ula|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~6_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux24~5_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux24~5_combout\ & ((!\ula|a32~11_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|Mux29~15_combout\,
	datac => \ula|a32~11_combout\,
	datad => \ula|Mux24~5_combout\,
	combout => \ula|Mux24~6_combout\);

-- Location: LCCOMB_X44_Y34_N14
\ula|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~7_combout\ = (\ula|Mux27~10_combout\ & ((\ula|Mux27~9_combout\ & (\ula|ShiftRight0~68_combout\)) # (!\ula|Mux27~9_combout\ & ((\ula|Mux24~6_combout\))))) # (!\ula|Mux27~10_combout\ & (\ula|Mux27~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~10_combout\,
	datab => \ula|Mux27~9_combout\,
	datac => \ula|ShiftRight0~68_combout\,
	datad => \ula|Mux24~6_combout\,
	combout => \ula|Mux24~7_combout\);

-- Location: LCCOMB_X40_Y35_N22
\ula|Mux24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux24~combout\ = (\ula|Mux27~0_combout\ & (((\ula|Mux24~7_combout\)))) # (!\ula|Mux27~0_combout\ & ((\ula|Mux24~7_combout\ & ((\ula|ShiftRight1~39_combout\))) # (!\ula|Mux24~7_combout\ & (\ula|ShiftRight1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~0_combout\,
	datab => \ula|ShiftRight1~37_combout\,
	datac => \ula|ShiftRight1~39_combout\,
	datad => \ula|Mux24~7_combout\,
	combout => \ula|Mux24~combout\);

-- Location: LCCOMB_X49_Y39_N18
\ula|a32~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~21_combout\ = (\MuxShamt|MuxShamtExit[12]~25_combout\) # (\mux_ALUSrc|WriteR\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[12]~25_combout\,
	datad => \mux_ALUSrc|WriteR\(12),
	combout => \ula|a32~21_combout\);

-- Location: LCCOMB_X41_Y34_N18
\ula|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~2_combout\ = (\ula|ShiftRight0~20_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftLeft0~19_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~19_combout\,
	datab => \ula|ShiftRight0~20_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftLeft0~48_combout\,
	combout => \ula|Mux19~2_combout\);

-- Location: LCCOMB_X49_Y39_N14
\ula|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~3_combout\ = (\controle|ctrula[1]~13_combout\ & ((\controle|ctrula[0]~11_combout\ & (\mux_ALUSrc|WriteR\(12) & \MuxShamt|MuxShamtExit[12]~25_combout\)) # (!\controle|ctrula[0]~11_combout\ & ((\mux_ALUSrc|WriteR\(12)) # 
-- (\MuxShamt|MuxShamtExit[12]~25_combout\))))) # (!\controle|ctrula[1]~13_combout\ & (\controle|ctrula[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \mux_ALUSrc|WriteR\(12),
	datad => \MuxShamt|MuxShamtExit[12]~25_combout\,
	combout => \ula|Mux19~3_combout\);

-- Location: LCCOMB_X49_Y39_N0
\ula|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~4_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux19~3_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux19~3_combout\ & ((\ula|A_B_sum[12]~24_combout\))) # (!\ula|Mux19~3_combout\ & (\ula|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux19~3_combout\,
	datac => \ula|Add0~24_combout\,
	datad => \ula|A_B_sum[12]~24_combout\,
	combout => \ula|Mux19~4_combout\);

-- Location: LCCOMB_X49_Y39_N26
\ula|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~5_combout\ = (\ula|Mux29~18_combout\ & (\ula|a32~22_combout\ & (!\ula|Mux29~35_combout\))) # (!\ula|Mux29~18_combout\ & (((\ula|Mux29~35_combout\) # (\ula|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|a32~22_combout\,
	datab => \ula|Mux29~18_combout\,
	datac => \ula|Mux29~35_combout\,
	datad => \ula|Mux19~4_combout\,
	combout => \ula|Mux19~5_combout\);

-- Location: LCCOMB_X41_Y34_N12
\ula|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~6_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux19~5_combout\ & (\ula|Mux19~2_combout\)) # (!\ula|Mux19~5_combout\ & ((\ula|ShiftRight0~74_combout\))))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~19_combout\,
	datab => \ula|Mux19~2_combout\,
	datac => \ula|ShiftRight0~74_combout\,
	datad => \ula|Mux19~5_combout\,
	combout => \ula|Mux19~6_combout\);

-- Location: LCCOMB_X41_Y34_N30
\ula|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~7_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~51_combout\) # ((\ula|Mux29~15_combout\)))) # (!\ula|Mux29~16_combout\ & (((!\ula|Mux29~15_combout\ & \ula|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|ShiftRight1~51_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux19~6_combout\,
	combout => \ula|Mux19~7_combout\);

-- Location: LCCOMB_X41_Y34_N24
\ula|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~8_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux19~7_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux19~7_combout\ & ((!\ula|a32~21_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~21_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux19~7_combout\,
	combout => \ula|Mux19~8_combout\);

-- Location: LCCOMB_X40_Y34_N18
\ula|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux19~9_combout\ = (\ula|Mux19~1_combout\) # ((\ula|Mux29~29_combout\ & \ula|Mux19~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux19~1_combout\,
	datac => \ula|Mux29~29_combout\,
	datad => \ula|Mux19~8_combout\,
	combout => \ula|Mux19~9_combout\);

-- Location: LCCOMB_X53_Y39_N26
\mux_MemReg|d_in_mux[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[12]~12_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(12))) # (!\controle|controles\(7) & ((\ula|Mux19~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MD|altsyncram_component|auto_generated|q_a\(12),
	datac => \controle|controles\(7),
	datad => \ula|Mux19~9_combout\,
	combout => \mux_MemReg|d_in_mux[12]~12_combout\);

-- Location: LCFF_X61_Y31_N23
\breg|breg~914\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~914_regout\);

-- Location: LCCOMB_X60_Y31_N22
\breg|breg~2157\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2157_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~786_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~658_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~658_regout\,
	datad => \breg|breg~786_regout\,
	combout => \breg|breg~2157_combout\);

-- Location: LCCOMB_X61_Y31_N8
\breg|breg~2158\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2158_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2157_combout\ & ((\breg|breg~1042_regout\))) # (!\breg|breg~2157_combout\ & (\breg|breg~914_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~914_regout\,
	datac => \breg|breg~1042_regout\,
	datad => \breg|breg~2157_combout\,
	combout => \breg|breg~2158_combout\);

-- Location: LCCOMB_X49_Y33_N14
\breg|breg~2152\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2152_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~722_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~594_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~594_regout\,
	datad => \breg|breg~722_regout\,
	combout => \breg|breg~2152_combout\);

-- Location: LCCOMB_X50_Y32_N8
\breg|breg~2153\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2153_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2152_combout\ & ((\breg|breg~978_regout\))) # (!\breg|breg~2152_combout\ & (\breg|breg~850_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~850_regout\,
	datac => \breg|breg~978_regout\,
	datad => \breg|breg~2152_combout\,
	combout => \breg|breg~2153_combout\);

-- Location: LCFF_X49_Y39_N3
\breg|breg~946\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~946_regout\);

-- Location: LCFF_X49_Y39_N9
\breg|breg~690\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~690_regout\);

-- Location: LCFF_X50_Y37_N9
\breg|breg~818\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~818_regout\);

-- Location: LCFF_X50_Y37_N11
\breg|breg~562\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~562_regout\);

-- Location: LCCOMB_X50_Y37_N10
\breg|breg~2154\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2154_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~818_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & (((\breg|breg~562_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~818_regout\,
	datac => \breg|breg~562_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(18),
	combout => \breg|breg~2154_combout\);

-- Location: LCCOMB_X49_Y39_N8
\breg|breg~2155\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2155_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2154_combout\ & (\breg|breg~946_regout\)) # (!\breg|breg~2154_combout\ & ((\breg|breg~690_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~946_regout\,
	datac => \breg|breg~690_regout\,
	datad => \breg|breg~2154_combout\,
	combout => \breg|breg~2155_combout\);

-- Location: LCCOMB_X50_Y37_N24
\breg|breg~2156\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2156_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~2153_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2153_combout\,
	datad => \breg|breg~2155_combout\,
	combout => \breg|breg~2156_combout\);

-- Location: LCFF_X56_Y30_N21
\breg|breg~754\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~754_regout\);

-- Location: LCFF_X56_Y30_N31
\breg|breg~626\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~626_regout\);

-- Location: LCCOMB_X56_Y30_N30
\breg|breg~2150\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2150_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18)) # ((\breg|breg~882_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~626_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~626_regout\,
	datad => \breg|breg~882_regout\,
	combout => \breg|breg~2150_combout\);

-- Location: LCCOMB_X56_Y30_N20
\breg|breg~2151\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2151_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2150_combout\ & (\breg|breg~1010_regout\)) # (!\breg|breg~2150_combout\ & ((\breg|breg~754_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1010_regout\,
	datac => \breg|breg~754_regout\,
	datad => \breg|breg~2150_combout\,
	combout => \breg|breg~2151_combout\);

-- Location: LCCOMB_X50_Y37_N26
\breg|breg~2159\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2159_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2156_combout\ & (\breg|breg~2158_combout\)) # (!\breg|breg~2156_combout\ & ((\breg|breg~2151_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~2158_combout\,
	datac => \breg|breg~2156_combout\,
	datad => \breg|breg~2151_combout\,
	combout => \breg|breg~2159_combout\);

-- Location: LCFF_X50_Y38_N31
\breg|breg~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~146_regout\);

-- Location: LCFF_X50_Y38_N21
\breg|breg~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~114_regout\);

-- Location: LCFF_X51_Y38_N19
\breg|breg~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~50_regout\);

-- Location: LCCOMB_X51_Y38_N18
\breg|breg~2164\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2164_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~82_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~50_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~82_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~50_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~2164_combout\);

-- Location: LCCOMB_X50_Y38_N20
\breg|breg~2165\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2165_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2164_combout\ & (\breg|breg~146_regout\)) # (!\breg|breg~2164_combout\ & ((\breg|breg~114_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~146_regout\,
	datac => \breg|breg~114_regout\,
	datad => \breg|breg~2164_combout\,
	combout => \breg|breg~2165_combout\);

-- Location: LCFF_X53_Y39_N17
\breg|breg~274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~274_regout\);

-- Location: LCFF_X52_Y39_N27
\breg|breg~178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~178_regout\);

-- Location: LCFF_X52_Y32_N27
\breg|breg~242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~242_regout\);

-- Location: LCCOMB_X52_Y39_N26
\breg|breg~2162\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2162_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~242_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~178_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~178_regout\,
	datad => \breg|breg~242_regout\,
	combout => \breg|breg~2162_combout\);

-- Location: LCCOMB_X53_Y39_N16
\breg|breg~2163\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2163_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2162_combout\ & ((\breg|breg~274_regout\))) # (!\breg|breg~2162_combout\ & (\breg|breg~210_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~210_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~274_regout\,
	datad => \breg|breg~2162_combout\,
	combout => \breg|breg~2163_combout\);

-- Location: LCCOMB_X50_Y37_N4
\breg|breg~2166\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2166_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~2163_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~2165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2165_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|breg~2163_combout\,
	combout => \breg|breg~2166_combout\);

-- Location: LCFF_X56_Y36_N17
\breg|breg~370\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~370_regout\);

-- Location: LCFF_X57_Y36_N19
\breg|breg~338\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~338_regout\);

-- Location: LCFF_X57_Y36_N21
\breg|breg~306\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~306_regout\);

-- Location: LCCOMB_X57_Y36_N20
\breg|breg~2160\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2160_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~338_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~306_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~338_regout\,
	datac => \breg|breg~306_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2160_combout\);

-- Location: LCCOMB_X56_Y36_N16
\breg|breg~2161\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2161_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~2160_combout\ & (\breg|breg~402_regout\)) # (!\breg|breg~2160_combout\ & ((\breg|breg~370_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~2160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~402_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~370_regout\,
	datad => \breg|breg~2160_combout\,
	combout => \breg|breg~2161_combout\);

-- Location: LCFF_X56_Y38_N23
\breg|breg~466\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~466_regout\);

-- Location: LCFF_X52_Y37_N21
\breg|breg~498\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~498_regout\);

-- Location: LCFF_X53_Y39_N27
\breg|breg~434\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[12]~12_combout\,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~434_regout\);

-- Location: LCCOMB_X52_Y37_N20
\breg|breg~2167\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2167_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~498_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~434_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~498_regout\,
	datad => \breg|breg~434_regout\,
	combout => \breg|breg~2167_combout\);

-- Location: LCCOMB_X56_Y38_N22
\breg|breg~2168\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2168_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2167_combout\ & (\breg|breg~530_regout\)) # (!\breg|breg~2167_combout\ & ((\breg|breg~466_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~530_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~466_regout\,
	datad => \breg|breg~2167_combout\,
	combout => \breg|breg~2168_combout\);

-- Location: LCCOMB_X50_Y37_N6
\breg|breg~2169\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2169_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2166_combout\ & ((\breg|breg~2168_combout\))) # (!\breg|breg~2166_combout\ & (\breg|breg~2161_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~2166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~2166_combout\,
	datac => \breg|breg~2161_combout\,
	datad => \breg|breg~2168_combout\,
	combout => \breg|breg~2169_combout\);

-- Location: LCCOMB_X50_Y37_N0
\breg|regB[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[12]~20_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~2159_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (((!\breg|Equal1~0_combout\ & \breg|breg~2169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|breg~2159_combout\,
	datac => \breg|Equal1~0_combout\,
	datad => \breg|breg~2169_combout\,
	combout => \breg|regB[12]~20_combout\);

-- Location: LCCOMB_X50_Y37_N18
\mux_ALUSrc|WriteR[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[12]~21_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(12))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[12]~20_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(12),
	datab => \controle|ULAsrc\(1),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[12]~20_combout\,
	combout => \mux_ALUSrc|WriteR[12]~21_combout\);

-- Location: LCCOMB_X44_Y36_N22
\mux_ALUSrc|WriteR[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(12) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[12]~21_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(12),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[12]~21_combout\,
	combout => \mux_ALUSrc|WriteR\(12));

-- Location: LCCOMB_X43_Y33_N20
\ula|ShiftRight1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~6_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(12))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(12),
	datad => \mux_ALUSrc|WriteR\(10),
	combout => \ula|ShiftRight1~6_combout\);

-- Location: LCCOMB_X43_Y33_N4
\ula|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~30_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~29_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|ShiftRight1~29_combout\,
	combout => \ula|ShiftRight1~30_combout\);

-- Location: LCCOMB_X44_Y36_N14
\ula|ShiftRight1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~3_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(16)))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \mux_ALUSrc|WriteR\(14),
	datad => \mux_ALUSrc|WriteR\(16),
	combout => \ula|ShiftRight1~3_combout\);

-- Location: LCCOMB_X43_Y32_N10
\ula|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~28_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight1~27_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight1~3_combout\,
	datac => \ula|ShiftRight1~27_combout\,
	datad => \MuxShamt|MuxShamtExit[0]~0_combout\,
	combout => \ula|ShiftRight1~28_combout\);

-- Location: LCCOMB_X40_Y37_N16
\ula|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~65_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~22_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight1~22_combout\,
	datad => \ula|ShiftRight1~28_combout\,
	combout => \ula|ShiftRight0~65_combout\);

-- Location: LCCOMB_X44_Y35_N10
\ula|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~0_combout\ = (\ula|Mux29~27_combout\) # ((\MuxShamt|MuxShamtExit[3]~4_combout\) # (!\ula|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Mux29~27_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Mux27~0_combout\);

-- Location: LCCOMB_X44_Y35_N6
\ula|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~10_combout\ = (\ula|Mux27~0_combout\ & ((\controle|ctrula[0]~11_combout\) # ((\ula|Mux27~9_combout\) # (!\ula|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \ula|Mux27~9_combout\,
	datac => \ula|Mux29~16_combout\,
	datad => \ula|Mux27~0_combout\,
	combout => \ula|Mux27~10_combout\);

-- Location: LCCOMB_X41_Y39_N24
\ula|a32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~9_combout\ = (\MuxShamt|MuxShamtExit[6]~31_combout\) # (\mux_ALUSrc|WriteR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[6]~31_combout\,
	datad => \mux_ALUSrc|WriteR\(6),
	combout => \ula|a32~9_combout\);

-- Location: LCCOMB_X41_Y35_N18
\ula|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~50_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (((!\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftRight1~0_combout\)))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~20_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \ula|ShiftRight1~0_combout\,
	combout => \ula|ShiftRight0~50_combout\);

-- Location: LCCOMB_X41_Y35_N8
\ula|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~64_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight1~17_combout\ & (!\MuxShamt|MuxShamtExit[3]~4_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (((\ula|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftRight1~17_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftRight0~50_combout\,
	combout => \ula|ShiftRight0~64_combout\);

-- Location: LCCOMB_X41_Y35_N20
\ula|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~2_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~20_combout\ & \ula|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~20_combout\,
	datad => \ula|ShiftLeft0~26_combout\,
	combout => \ula|Mux25~2_combout\);

-- Location: LCCOMB_X41_Y39_N18
\ula|a32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~10_combout\ = \MuxShamt|MuxShamtExit[6]~31_combout\ $ (\mux_ALUSrc|WriteR\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[6]~31_combout\,
	datad => \mux_ALUSrc|WriteR\(6),
	combout => \ula|a32~10_combout\);

-- Location: LCCOMB_X41_Y35_N30
\ula|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~3_combout\ = (\ula|Mux25~9_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[6]~12_combout\)))) # (!\ula|Mux25~9_combout\ & (!\controle|ctrula[1]~13_combout\ & (\ula|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux25~9_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Add0~12_combout\,
	datad => \ula|A_B_sum[6]~12_combout\,
	combout => \ula|Mux25~3_combout\);

-- Location: LCCOMB_X41_Y35_N0
\ula|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~4_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~10_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux25~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~10_combout\,
	datac => \ula|Mux29~18_combout\,
	datad => \ula|Mux25~3_combout\,
	combout => \ula|Mux25~4_combout\);

-- Location: LCCOMB_X41_Y35_N2
\ula|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~5_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux25~4_combout\ & ((\ula|Mux25~2_combout\))) # (!\ula|Mux25~4_combout\ & (\ula|ShiftRight0~64_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~19_combout\,
	datab => \ula|ShiftRight0~64_combout\,
	datac => \ula|Mux25~2_combout\,
	datad => \ula|Mux25~4_combout\,
	combout => \ula|Mux25~5_combout\);

-- Location: LCCOMB_X41_Y35_N28
\ula|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~6_combout\ = (\ula|Mux29~15_combout\ & (((\ula|Mux29~16_combout\)))) # (!\ula|Mux29~15_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~45_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~45_combout\,
	datab => \ula|Mux29~15_combout\,
	datac => \ula|Mux29~16_combout\,
	datad => \ula|Mux25~5_combout\,
	combout => \ula|Mux25~6_combout\);

-- Location: LCCOMB_X41_Y35_N22
\ula|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~7_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux25~6_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux25~6_combout\ & ((!\ula|a32~9_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~9_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux25~6_combout\,
	combout => \ula|Mux25~7_combout\);

-- Location: LCCOMB_X41_Y35_N16
\ula|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~8_combout\ = (\ula|Mux27~9_combout\ & ((\ula|ShiftRight0~65_combout\) # ((!\ula|Mux27~10_combout\)))) # (!\ula|Mux27~9_combout\ & (((\ula|Mux27~10_combout\ & \ula|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~9_combout\,
	datab => \ula|ShiftRight0~65_combout\,
	datac => \ula|Mux27~10_combout\,
	datad => \ula|Mux25~7_combout\,
	combout => \ula|Mux25~8_combout\);

-- Location: LCCOMB_X43_Y38_N16
\ula|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~24_combout\ = (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(8))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(8),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(6),
	combout => \ula|ShiftRight1~24_combout\);

-- Location: LCCOMB_X43_Y38_N12
\ula|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~26_combout\ = (\ula|ShiftRight1~24_combout\) # ((\MuxShamt|MuxShamtExit[0]~0_combout\ & \ula|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~24_combout\,
	datad => \ula|ShiftRight1~25_combout\,
	combout => \ula|ShiftRight1~26_combout\);

-- Location: LCCOMB_X41_Y35_N10
\ula|Mux25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux25~combout\ = (\ula|Mux27~0_combout\ & (((\ula|Mux25~8_combout\)))) # (!\ula|Mux27~0_combout\ & ((\ula|Mux25~8_combout\ & (\ula|ShiftRight1~30_combout\)) # (!\ula|Mux25~8_combout\ & ((\ula|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~0_combout\,
	datab => \ula|ShiftRight1~30_combout\,
	datac => \ula|Mux25~8_combout\,
	datad => \ula|ShiftRight1~26_combout\,
	combout => \ula|Mux25~combout\);

-- Location: LCCOMB_X48_Y37_N6
\ula|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~29_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(11))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(11),
	datac => \mux_ALUSrc|WriteR\(9),
	combout => \ula|ShiftRight0~29_combout\);

-- Location: LCCOMB_X43_Y33_N14
\ula|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~40_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~6_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~6_combout\,
	datad => \ula|ShiftRight0~29_combout\,
	combout => \ula|ShiftRight0~40_combout\);

-- Location: LCCOMB_X43_Y33_N0
\ula|ShiftRight1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~5_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(4)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \mux_ALUSrc|WriteR\(3),
	datad => \mux_ALUSrc|WriteR\(4),
	combout => \ula|ShiftRight1~5_combout\);

-- Location: LCCOMB_X43_Y36_N18
\ula|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~38_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(2))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(2),
	datab => \mux_ALUSrc|WriteR\(1),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight0~38_combout\);

-- Location: LCCOMB_X43_Y33_N10
\ula|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~39_combout\ = (\ula|ShiftRight0~78_combout\ & ((\ula|ShiftRight0~38_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftRight1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \ula|ShiftRight1~5_combout\,
	datac => \ula|ShiftRight0~38_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|ShiftRight0~39_combout\);

-- Location: LCCOMB_X43_Y33_N8
\ula|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~41_combout\ = (\ula|ShiftRight0~39_combout\) # ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~40_combout\ & !\MuxShamt|MuxShamtExit[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight0~40_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight0~39_combout\,
	combout => \ula|ShiftRight0~41_combout\);

-- Location: LCCOMB_X43_Y32_N14
\ula|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~34_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight1~3_combout\)) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight1~3_combout\,
	datad => \ula|ShiftRight0~21_combout\,
	combout => \ula|ShiftRight0~34_combout\);

-- Location: LCCOMB_X43_Y33_N6
\ula|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~37_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~34_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~34_combout\,
	datad => \ula|ShiftRight0~36_combout\,
	combout => \ula|ShiftRight0~37_combout\);

-- Location: LCCOMB_X44_Y31_N2
\ula|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~42_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & ((\ula|ShiftRight0~41_combout\) # (\ula|ShiftRight0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datac => \ula|ShiftRight0~41_combout\,
	datad => \ula|ShiftRight0~37_combout\,
	combout => \ula|ShiftRight0~42_combout\);

-- Location: LCCOMB_X44_Y31_N24
\ula|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~11_combout\ = (!\ula|ShiftLeft0~8_combout\ & ((\ula|ShiftRight0~42_combout\) # ((\MuxShamt|MuxShamtExit[4]~1_combout\ & \ula|ShiftRight1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \ula|ShiftLeft0~8_combout\,
	datac => \ula|ShiftRight1~14_combout\,
	datad => \ula|ShiftRight0~42_combout\,
	combout => \ula|Mux30~11_combout\);

-- Location: LCCOMB_X44_Y31_N18
\ula|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~12_combout\ = (\ula|Mux30~10_combout\ & ((\ula|Mux30~11_combout\) # ((\ula|ShiftLeft0~8_combout\ & \mux_ALUSrc|WriteR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~8_combout\,
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \ula|Mux30~11_combout\,
	datad => \ula|Mux30~10_combout\,
	combout => \ula|Mux30~12_combout\);

-- Location: LCCOMB_X44_Y39_N10
\ula|a32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~0_combout\ = (\mux_ALUSrc|WriteR\(1)) # ((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(7))) # (!\controle|controles\(11) & ((\breg|regA[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(7),
	datab => \controle|controles\(11),
	datac => \breg|regA[1]~2_combout\,
	datad => \mux_ALUSrc|WriteR\(1),
	combout => \ula|a32~0_combout\);

-- Location: LCCOMB_X49_Y39_N22
\ula|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~0_combout\ = (\controle|ctrula[1]~13_combout\) # ((\controle|ctrula[0]~11_combout\) # (\ula|a32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|a32~0_combout\,
	combout => \ula|Mux30~0_combout\);

-- Location: LCCOMB_X44_Y39_N4
\ula|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~6_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(7))) # (!\controle|controles\(11) & ((\breg|regA[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(7),
	datac => \breg|regA[1]~2_combout\,
	datad => \controle|controles\(11),
	combout => \ula|Mux30~6_combout\);

-- Location: LCCOMB_X44_Y39_N22
\ula|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~7_combout\ = (\controle|ctrula[0]~11_combout\ & (((\ula|Mux30~6_combout\ & \mux_ALUSrc|WriteR\(1))) # (!\controle|ctrula[1]~13_combout\))) # (!\controle|ctrula[0]~11_combout\ & (\controle|ctrula[1]~13_combout\ & ((\ula|Mux30~6_combout\) # 
-- (\mux_ALUSrc|WriteR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Mux30~6_combout\,
	datad => \mux_ALUSrc|WriteR\(1),
	combout => \ula|Mux30~7_combout\);

-- Location: LCCOMB_X44_Y39_N0
\ula|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~8_combout\ = (\ula|Mux30~7_combout\ & (((\controle|ctrula[1]~13_combout\) # (\ula|A_B_sum[1]~2_combout\)))) # (!\ula|Mux30~7_combout\ & (\ula|Add0~2_combout\ & (!\controle|ctrula[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~2_combout\,
	datab => \ula|Mux30~7_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|A_B_sum[1]~2_combout\,
	combout => \ula|Mux30~8_combout\);

-- Location: LCCOMB_X44_Y31_N8
\ula|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~3_combout\ = (!\controle|ctrula[0]~11_combout\ & (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(1) $ (\MuxShamt|MuxShamtExit[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \mux_ALUSrc|WriteR\(1),
	datac => \controle|ctrula[1]~13_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|Mux30~3_combout\);

-- Location: LCCOMB_X44_Y31_N30
\ula|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~2_combout\ = (\ula|Mux30~1_combout\ & ((\ula|ShiftRight0~42_combout\) # ((\ula|ShiftRight0~48_combout\ & \MuxShamt|MuxShamtExit[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux30~1_combout\,
	datab => \ula|ShiftRight0~48_combout\,
	datac => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datad => \ula|ShiftRight0~42_combout\,
	combout => \ula|Mux30~2_combout\);

-- Location: LCCOMB_X44_Y31_N22
\ula|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~5_combout\ = (\ula|Mux30~3_combout\) # ((\ula|Mux30~2_combout\) # ((\ula|Mux30~4_combout\ & \ula|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux30~4_combout\,
	datab => \ula|Mux30~3_combout\,
	datac => \ula|Mux0~0_combout\,
	datad => \ula|Mux30~2_combout\,
	combout => \ula|Mux30~5_combout\);

-- Location: LCCOMB_X43_Y31_N0
\ula|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~9_combout\ = (\controle|ctrula[2]~14_combout\ & (((\controle|ctrula[3]~15_combout\) # (\ula|Mux30~5_combout\)))) # (!\controle|ctrula[2]~14_combout\ & (\ula|Mux30~8_combout\ & (!\controle|ctrula[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \ula|Mux30~8_combout\,
	datac => \controle|ctrula[3]~15_combout\,
	datad => \ula|Mux30~5_combout\,
	combout => \ula|Mux30~9_combout\);

-- Location: LCCOMB_X43_Y31_N10
\ula|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux30~13_combout\ = (\controle|ctrula[3]~15_combout\ & ((\ula|Mux30~9_combout\ & (\ula|Mux30~12_combout\)) # (!\ula|Mux30~9_combout\ & ((!\ula|Mux30~0_combout\))))) # (!\controle|ctrula[3]~15_combout\ & (((\ula|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datab => \ula|Mux30~12_combout\,
	datac => \ula|Mux30~0_combout\,
	datad => \ula|Mux30~9_combout\,
	combout => \ula|Mux30~13_combout\);

-- Location: LCCOMB_X43_Y31_N2
\mux_MemReg|d_in_mux[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[1]~1_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(1))) # (!\controle|controles\(7) & ((\ula|Mux30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(7),
	datab => \MD|altsyncram_component|auto_generated|q_a\(1),
	datad => \ula|Mux30~13_combout\,
	combout => \mux_MemReg|d_in_mux[1]~1_combout\);

-- Location: LCFF_X43_Y31_N17
\breg|breg~935\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~935_regout\);

-- Location: LCCOMB_X53_Y31_N4
\breg|breg~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1106_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~679_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~551_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~679_regout\,
	datad => \breg|breg~551_regout\,
	combout => \breg|breg~1106_combout\);

-- Location: LCCOMB_X52_Y31_N2
\breg|breg~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1107_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1106_combout\ & (\breg|breg~935_regout\)) # (!\breg|breg~1106_combout\ & ((\breg|breg~807_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~935_regout\,
	datac => \breg|breg~807_regout\,
	datad => \breg|breg~1106_combout\,
	combout => \breg|breg~1107_combout\);

-- Location: LCFF_X56_Y30_N27
\breg|breg~615\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~615_regout\);

-- Location: LCFF_X56_Y30_N9
\breg|breg~743\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~743_regout\);

-- Location: LCCOMB_X56_Y30_N8
\breg|breg~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1104_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~743_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~615_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~615_regout\,
	datac => \breg|breg~743_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1104_combout\);

-- Location: LCCOMB_X54_Y30_N8
\breg|breg~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1105_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1104_combout\ & ((\breg|breg~999_regout\))) # (!\breg|breg~1104_combout\ & (\breg|breg~871_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~871_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~999_regout\,
	datad => \breg|breg~1104_combout\,
	combout => \breg|breg~1105_combout\);

-- Location: LCCOMB_X53_Y34_N24
\breg|breg~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1108_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~1105_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1107_combout\,
	datad => \breg|breg~1105_combout\,
	combout => \breg|breg~1108_combout\);

-- Location: LCFF_X53_Y31_N15
\breg|breg~647\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~647_regout\);

-- Location: LCCOMB_X53_Y31_N14
\breg|breg~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1109_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~903_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~647_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~903_regout\,
	datac => \breg|breg~647_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1109_combout\);

-- Location: LCCOMB_X53_Y33_N18
\breg|breg~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1110_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1109_combout\ & (\breg|breg~1031_regout\)) # (!\breg|breg~1109_combout\ & ((\breg|breg~775_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1031_regout\,
	datac => \breg|breg~775_regout\,
	datad => \breg|breg~1109_combout\,
	combout => \breg|breg~1110_combout\);

-- Location: LCCOMB_X53_Y34_N2
\breg|breg~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1111_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1108_combout\ & ((\breg|breg~1110_combout\))) # (!\breg|breg~1108_combout\ & (\breg|breg~1103_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1103_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1108_combout\,
	datad => \breg|breg~1110_combout\,
	combout => \breg|breg~1111_combout\);

-- Location: LCFF_X52_Y37_N15
\breg|breg~487\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[1]~1_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~487_regout\);

-- Location: LCFF_X43_Y31_N3
\breg|breg~519\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[1]~1_combout\,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~519_regout\);

-- Location: LCCOMB_X52_Y37_N14
\breg|breg~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1120_combout\ = (\breg|breg~1119_combout\ & (((\breg|breg~519_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|breg~1119_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~487_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1119_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~487_regout\,
	datad => \breg|breg~519_regout\,
	combout => \breg|breg~1120_combout\);

-- Location: LCCOMB_X53_Y34_N28
\breg|breg~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1116_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~103_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~39_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~39_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~103_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1116_combout\);

-- Location: LCCOMB_X53_Y34_N14
\breg|breg~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1117_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1116_combout\ & (\breg|breg~135_regout\)) # (!\breg|breg~1116_combout\ & ((\breg|breg~71_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1116_combout\,
	datac => \breg|breg~135_regout\,
	datad => \breg|breg~71_regout\,
	combout => \breg|breg~1117_combout\);

-- Location: LCCOMB_X53_Y36_N28
\breg|breg~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1114_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~359_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~295_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~359_regout\,
	datad => \breg|breg~295_regout\,
	combout => \breg|breg~1114_combout\);

-- Location: LCCOMB_X54_Y35_N20
\breg|breg~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1115_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1114_combout\ & ((\breg|breg~391_regout\))) # (!\breg|breg~1114_combout\ & (\breg|breg~327_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~327_regout\,
	datac => \breg|breg~391_regout\,
	datad => \breg|breg~1114_combout\,
	combout => \breg|breg~1115_combout\);

-- Location: LCCOMB_X53_Y34_N0
\breg|breg~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1118_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~1115_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~1117_combout\,
	datad => \breg|breg~1115_combout\,
	combout => \breg|breg~1118_combout\);

-- Location: LCCOMB_X53_Y34_N26
\breg|breg~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1121_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1118_combout\ & ((\breg|breg~1120_combout\))) # (!\breg|breg~1118_combout\ & (\breg|breg~1113_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1113_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1120_combout\,
	datad => \breg|breg~1118_combout\,
	combout => \breg|breg~1121_combout\);

-- Location: LCCOMB_X53_Y34_N4
\breg|regA[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[1]~2_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1111_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1111_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(25),
	datad => \breg|breg~1121_combout\,
	combout => \breg|regA[1]~2_combout\);

-- Location: LCCOMB_X44_Y34_N0
\MuxShamt|MuxShamtExit[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[1]~2_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(7))) # (!\controle|controles\(11) & ((\breg|regA[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(7),
	datac => \breg|regA[1]~2_combout\,
	datad => \controle|controles\(11),
	combout => \MuxShamt|MuxShamtExit[1]~2_combout\);

-- Location: LCCOMB_X43_Y38_N2
\ula|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~35_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(8))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(8),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(7),
	combout => \ula|ShiftRight0~35_combout\);

-- Location: LCCOMB_X43_Y38_N28
\ula|ShiftRight1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~4_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(6))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(6),
	datac => \mux_ALUSrc|WriteR\(5),
	datad => \MuxShamt|MuxShamtExit[0]~0_combout\,
	combout => \ula|ShiftRight1~4_combout\);

-- Location: LCCOMB_X43_Y38_N6
\ula|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~36_combout\ = (\ula|ShiftRight0~35_combout\) # ((!\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftRight1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~35_combout\,
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \ula|ShiftRight1~4_combout\,
	combout => \ula|ShiftRight0~36_combout\);

-- Location: LCCOMB_X51_Y39_N24
\ula|a32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~7_combout\ = (\mux_ALUSrc|WriteR\(5)) # (\MuxShamt|MuxShamtExit[5]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(5),
	datad => \MuxShamt|MuxShamtExit[5]~32_combout\,
	combout => \ula|a32~7_combout\);

-- Location: LCCOMB_X50_Y39_N12
\ula|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~1_combout\ = (\controle|ctrula[1]~13_combout\ & ((\MuxShamt|MuxShamtExit[5]~32_combout\ & ((\mux_ALUSrc|WriteR\(5)) # (!\controle|ctrula[0]~11_combout\))) # (!\MuxShamt|MuxShamtExit[5]~32_combout\ & (\mux_ALUSrc|WriteR\(5) & 
-- !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[5]~32_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \mux_ALUSrc|WriteR\(5),
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux26~1_combout\);

-- Location: LCCOMB_X40_Y35_N16
\ula|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~2_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux26~1_combout\)))) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux26~1_combout\ & ((\ula|A_B_sum[5]~10_combout\))) # (!\ula|Mux26~1_combout\ & (\ula|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~10_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Mux26~1_combout\,
	datad => \ula|A_B_sum[5]~10_combout\,
	combout => \ula|Mux26~2_combout\);

-- Location: LCCOMB_X51_Y39_N2
\ula|a32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~8_combout\ = \mux_ALUSrc|WriteR\(5) $ (\MuxShamt|MuxShamtExit[5]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ALUSrc|WriteR\(5),
	datad => \MuxShamt|MuxShamtExit[5]~32_combout\,
	combout => \ula|a32~8_combout\);

-- Location: LCCOMB_X40_Y35_N2
\ula|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~3_combout\ = (\ula|Mux29~18_combout\ & (!\ula|Mux29~35_combout\ & ((\ula|a32~8_combout\)))) # (!\ula|Mux29~18_combout\ & ((\ula|Mux29~35_combout\) # ((\ula|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~18_combout\,
	datab => \ula|Mux29~35_combout\,
	datac => \ula|Mux26~2_combout\,
	datad => \ula|a32~8_combout\,
	combout => \ula|Mux26~3_combout\);

-- Location: LCCOMB_X44_Y35_N4
\ula|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~0_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~20_combout\ & \ula|ShiftLeft0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight0~20_combout\,
	datad => \ula|ShiftLeft0~23_combout\,
	combout => \ula|Mux26~0_combout\);

-- Location: LCCOMB_X40_Y35_N28
\ula|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~4_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux26~3_combout\ & (\ula|Mux26~0_combout\)) # (!\ula|Mux26~3_combout\ & ((\ula|ShiftRight0~62_combout\))))) # (!\ula|Mux29~19_combout\ & (\ula|Mux26~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~19_combout\,
	datab => \ula|Mux26~3_combout\,
	datac => \ula|Mux26~0_combout\,
	datad => \ula|ShiftRight0~62_combout\,
	combout => \ula|Mux26~4_combout\);

-- Location: LCCOMB_X40_Y35_N6
\ula|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~5_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~43_combout\) # ((\ula|Mux29~15_combout\)))) # (!\ula|Mux29~16_combout\ & (((!\ula|Mux29~15_combout\ & \ula|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|ShiftRight1~43_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux26~4_combout\,
	combout => \ula|Mux26~5_combout\);

-- Location: LCCOMB_X40_Y35_N0
\ula|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~6_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux26~5_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux26~5_combout\ & ((!\ula|a32~7_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~7_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux26~5_combout\,
	combout => \ula|Mux26~6_combout\);

-- Location: LCCOMB_X40_Y35_N10
\ula|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~7_combout\ = (\ula|Mux27~10_combout\ & ((\ula|Mux27~9_combout\ & (\ula|ShiftRight0~63_combout\)) # (!\ula|Mux27~9_combout\ & ((\ula|Mux26~6_combout\))))) # (!\ula|Mux27~10_combout\ & (((\ula|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~10_combout\,
	datab => \ula|ShiftRight0~63_combout\,
	datac => \ula|Mux27~9_combout\,
	datad => \ula|Mux26~6_combout\,
	combout => \ula|Mux26~7_combout\);

-- Location: LCCOMB_X40_Y35_N20
\ula|Mux26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux26~combout\ = (\ula|Mux27~0_combout\ & (((\ula|Mux26~7_combout\)))) # (!\ula|Mux27~0_combout\ & ((\ula|Mux26~7_combout\ & ((\ula|ShiftRight0~40_combout\))) # (!\ula|Mux26~7_combout\ & (\ula|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~0_combout\,
	datab => \ula|ShiftRight0~36_combout\,
	datac => \ula|ShiftRight0~40_combout\,
	datad => \ula|Mux26~7_combout\,
	combout => \ula|Mux26~combout\);

-- Location: LCCOMB_X54_Y34_N24
\mux_MemReg|d_in_mux[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[3]~3_combout\ = (\controle|controles\(7) & ((\MD|altsyncram_component|auto_generated|q_a\(3)))) # (!\controle|controles\(7) & (\ula|Mux28~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(7),
	datac => \ula|Mux28~9_combout\,
	datad => \MD|altsyncram_component|auto_generated|q_a\(3),
	combout => \mux_MemReg|d_in_mux[3]~3_combout\);

-- Location: LCFF_X52_Y37_N13
\breg|breg~521\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~521_regout\);

-- Location: LCCOMB_X52_Y37_N18
\breg|breg~2288\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2288_combout\ = (\breg|breg~2287_combout\ & ((\breg|breg~521_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2287_combout\ & (((\breg|breg~489_regout\ & \MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2287_combout\,
	datab => \breg|breg~521_regout\,
	datac => \breg|breg~489_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2288_combout\);

-- Location: LCCOMB_X53_Y35_N8
\breg|breg~2280\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2280_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17)) # ((\breg|breg~201_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~169_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~201_regout\,
	datad => \breg|breg~169_regout\,
	combout => \breg|breg~2280_combout\);

-- Location: LCFF_X52_Y35_N25
\breg|breg~233\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~233_regout\);

-- Location: LCCOMB_X52_Y35_N24
\breg|breg~2281\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2281_combout\ = (\breg|breg~2280_combout\ & ((\breg|breg~265_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\breg|breg~2280_combout\ & (((\breg|breg~233_regout\ & \MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~265_regout\,
	datab => \breg|breg~2280_combout\,
	datac => \breg|breg~233_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2281_combout\);

-- Location: LCCOMB_X54_Y36_N2
\breg|breg~2282\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2282_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (\MI|altsyncram_component|auto_generated|q_a\(17))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~361_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~297_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~297_regout\,
	datad => \breg|breg~361_regout\,
	combout => \breg|breg~2282_combout\);

-- Location: LCCOMB_X54_Y36_N0
\breg|breg~2283\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2283_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2282_combout\ & (\breg|breg~393_regout\)) # (!\breg|breg~2282_combout\ & ((\breg|breg~329_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~393_regout\,
	datac => \breg|breg~329_regout\,
	datad => \breg|breg~2282_combout\,
	combout => \breg|breg~2283_combout\);

-- Location: LCFF_X45_Y37_N25
\breg|breg~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~73_regout\);

-- Location: LCFF_X49_Y37_N19
\breg|breg~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~137_regout\);

-- Location: LCFF_X49_Y37_N9
\breg|breg~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~105_regout\);

-- Location: LCCOMB_X49_Y37_N8
\breg|breg~2284\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2284_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\breg|breg~105_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~41_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~105_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~2284_combout\);

-- Location: LCCOMB_X49_Y37_N18
\breg|breg~2285\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2285_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2284_combout\ & ((\breg|breg~137_regout\))) # (!\breg|breg~2284_combout\ & (\breg|breg~73_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~73_regout\,
	datac => \breg|breg~137_regout\,
	datad => \breg|breg~2284_combout\,
	combout => \breg|breg~2285_combout\);

-- Location: LCCOMB_X49_Y37_N6
\breg|breg~2286\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2286_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~2283_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2285_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~2283_combout\,
	datad => \breg|breg~2285_combout\,
	combout => \breg|breg~2286_combout\);

-- Location: LCCOMB_X49_Y37_N16
\breg|breg~2289\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2289_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~2286_combout\ & (\breg|breg~2288_combout\)) # (!\breg|breg~2286_combout\ & ((\breg|breg~2281_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~2286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~2288_combout\,
	datac => \breg|breg~2281_combout\,
	datad => \breg|breg~2286_combout\,
	combout => \breg|breg~2289_combout\);

-- Location: LCFF_X54_Y31_N27
\breg|breg~1033\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[3]~3_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1033_regout\);

-- Location: LCCOMB_X54_Y31_N26
\breg|breg~2278\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2278_combout\ = (\breg|breg~2277_combout\ & (((\breg|breg~1033_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18)))) # (!\breg|breg~2277_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~777_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2277_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~1033_regout\,
	datad => \breg|breg~777_regout\,
	combout => \breg|breg~2278_combout\);

-- Location: LCCOMB_X56_Y35_N30
\breg|breg~2272\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2272_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19)) # ((\breg|breg~745_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(19) & (\breg|breg~617_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~617_regout\,
	datad => \breg|breg~745_regout\,
	combout => \breg|breg~2272_combout\);

-- Location: LCCOMB_X51_Y35_N12
\breg|breg~2273\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2273_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2272_combout\ & ((\breg|breg~1001_regout\))) # (!\breg|breg~2272_combout\ & (\breg|breg~873_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~873_regout\,
	datac => \breg|breg~1001_regout\,
	datad => \breg|breg~2272_combout\,
	combout => \breg|breg~2273_combout\);

-- Location: LCCOMB_X51_Y31_N14
\breg|breg~2274\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2274_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\breg|breg~681_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (\breg|breg~553_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~553_regout\,
	datad => \breg|breg~681_regout\,
	combout => \breg|breg~2274_combout\);

-- Location: LCCOMB_X51_Y35_N22
\breg|breg~2275\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2275_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~2274_combout\ & ((\breg|breg~937_regout\))) # (!\breg|breg~2274_combout\ & (\breg|breg~809_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~2274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~809_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~937_regout\,
	datad => \breg|breg~2274_combout\,
	combout => \breg|breg~2275_combout\);

-- Location: LCCOMB_X49_Y37_N26
\breg|breg~2276\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2276_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~2273_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2273_combout\,
	datad => \breg|breg~2275_combout\,
	combout => \breg|breg~2276_combout\);

-- Location: LCCOMB_X49_Y37_N12
\breg|breg~2279\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~2279_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~2276_combout\ & ((\breg|breg~2278_combout\))) # (!\breg|breg~2276_combout\ & (\breg|breg~2271_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~2276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~2271_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~2278_combout\,
	datad => \breg|breg~2276_combout\,
	combout => \breg|breg~2279_combout\);

-- Location: LCCOMB_X49_Y37_N10
\breg|regB[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[3]~26_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~2279_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~2289_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal1~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(20),
	datac => \breg|breg~2289_combout\,
	datad => \breg|breg~2279_combout\,
	combout => \breg|regB[3]~26_combout\);

-- Location: LCCOMB_X49_Y37_N28
\mux_ALUSrc|WriteR[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[3]~27_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(3))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[3]~26_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ULAsrc\(1),
	datab => \MI|altsyncram_component|auto_generated|q_a\(3),
	datac => \controle|comb~0_combout\,
	datad => \breg|regB[3]~26_combout\,
	combout => \mux_ALUSrc|WriteR[3]~27_combout\);

-- Location: LCCOMB_X49_Y37_N30
\mux_ALUSrc|WriteR[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(3) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[3]~27_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(3),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[3]~27_combout\,
	combout => \mux_ALUSrc|WriteR\(3));

-- Location: LCCOMB_X42_Y38_N20
\ula|a32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~3_combout\ = (\mux_ALUSrc|WriteR\(3)) # ((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(9))) # (!\controle|controles\(11) & ((\breg|regA[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(9),
	datab => \mux_ALUSrc|WriteR\(3),
	datac => \breg|regA[3]~4_combout\,
	datad => \controle|controles\(11),
	combout => \ula|a32~3_combout\);

-- Location: LCCOMB_X42_Y38_N6
\ula|a32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~4_combout\ = \mux_ALUSrc|WriteR\(3) $ (((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(9))) # (!\controle|controles\(11) & ((\breg|regA[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(9),
	datab => \mux_ALUSrc|WriteR\(3),
	datac => \breg|regA[3]~4_combout\,
	datad => \controle|controles\(11),
	combout => \ula|a32~4_combout\);

-- Location: LCCOMB_X45_Y38_N18
\ula|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~1_combout\ = (\controle|ctrula[0]~11_combout\ & (((\controle|ctrula[1]~13_combout\) # (\ula|A_B_sum[3]~6_combout\)))) # (!\controle|ctrula[0]~11_combout\ & (\ula|Add0~6_combout\ & (!\controle|ctrula[1]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~6_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|A_B_sum[3]~6_combout\,
	combout => \ula|Mux28~1_combout\);

-- Location: LCCOMB_X45_Y38_N28
\ula|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~2_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(3) & ((\MuxShamt|MuxShamtExit[3]~4_combout\) # (!\ula|Mux28~1_combout\))) # (!\mux_ALUSrc|WriteR\(3) & (\MuxShamt|MuxShamtExit[3]~4_combout\ & !\ula|Mux28~1_combout\)))) # 
-- (!\controle|ctrula[1]~13_combout\ & (((\ula|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(3),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|Mux28~1_combout\,
	combout => \ula|Mux28~2_combout\);

-- Location: LCCOMB_X45_Y38_N30
\ula|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~3_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~4_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux28~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~4_combout\,
	datac => \ula|Mux29~18_combout\,
	datad => \ula|Mux28~2_combout\,
	combout => \ula|Mux28~3_combout\);

-- Location: LCCOMB_X45_Y38_N0
\ula|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~4_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux28~3_combout\ & (\ula|Mux28~0_combout\)) # (!\ula|Mux28~3_combout\ & ((\ula|ShiftRight0~56_combout\))))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux28~0_combout\,
	datab => \ula|Mux29~19_combout\,
	datac => \ula|ShiftRight0~56_combout\,
	datad => \ula|Mux28~3_combout\,
	combout => \ula|Mux28~4_combout\);

-- Location: LCCOMB_X45_Y38_N26
\ula|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~5_combout\ = (\ula|Mux29~15_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux29~15_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~36_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux28~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~15_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|ShiftRight1~36_combout\,
	datad => \ula|Mux28~4_combout\,
	combout => \ula|Mux28~5_combout\);

-- Location: LCCOMB_X45_Y38_N20
\ula|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~6_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux28~5_combout\ & (\mux_ALUSrc|WriteR\(31))) # (!\ula|Mux28~5_combout\ & ((!\ula|a32~3_combout\))))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~3_combout\,
	datac => \ula|Mux29~15_combout\,
	datad => \ula|Mux28~5_combout\,
	combout => \ula|Mux28~6_combout\);

-- Location: LCCOMB_X43_Y33_N30
\ula|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~7_combout\ = (\ula|Mux29~30_combout\ & (((!\ula|ShiftRight0~78_combout\)))) # (!\ula|Mux29~30_combout\ & ((\ula|ShiftRight0~78_combout\ & (\ula|ShiftRight1~5_combout\)) # (!\ula|ShiftRight0~78_combout\ & ((\ula|ShiftRight1~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~5_combout\,
	datab => \ula|Mux29~30_combout\,
	datac => \ula|ShiftRight1~37_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|Mux28~7_combout\);

-- Location: LCCOMB_X45_Y38_N22
\ula|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~8_combout\ = (\ula|Mux29~30_combout\ & ((\ula|Mux28~7_combout\ & ((\ula|ShiftRight0~57_combout\))) # (!\ula|Mux28~7_combout\ & (\ula|ShiftRight1~4_combout\)))) # (!\ula|Mux29~30_combout\ & (((\ula|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~4_combout\,
	datab => \ula|ShiftRight0~57_combout\,
	datac => \ula|Mux29~30_combout\,
	datad => \ula|Mux28~7_combout\,
	combout => \ula|Mux28~8_combout\);

-- Location: LCCOMB_X45_Y38_N16
\ula|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux28~9_combout\ = (\ula|Mux29~28_combout\ & (\ula|Mux29~29_combout\ & (\ula|Mux28~6_combout\))) # (!\ula|Mux29~28_combout\ & ((\ula|Mux28~8_combout\) # ((\ula|Mux29~29_combout\ & \ula|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~28_combout\,
	datab => \ula|Mux29~29_combout\,
	datac => \ula|Mux28~6_combout\,
	datad => \ula|Mux28~8_combout\,
	combout => \ula|Mux28~9_combout\);

-- Location: LCCOMB_X43_Y35_N24
\ula|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~2_combout\ = (\controle|ctrula[2]~14_combout\) # ((\controle|ctrula[0]~11_combout\) # ((\MuxShamt|MuxShamtExit[0]~0_combout\) # (\mux_ALUSrc|WriteR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(0),
	combout => \ula|Mux31~2_combout\);

-- Location: LCCOMB_X43_Y35_N10
\ula|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~5_combout\ = (\controle|ctrula[0]~11_combout\ & (((!\controle|ctrula[2]~14_combout\ & \ula|A_B_sum[0]~0_combout\)))) # (!\controle|ctrula[0]~11_combout\ & ((\controle|ctrula[2]~14_combout\ & ((\ula|A_B_sum[0]~0_combout\))) # 
-- (!\controle|ctrula[2]~14_combout\ & (\ula|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Add0~0_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \controle|ctrula[2]~14_combout\,
	datad => \ula|A_B_sum[0]~0_combout\,
	combout => \ula|Mux31~5_combout\);

-- Location: LCCOMB_X43_Y35_N26
\ula|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~3_combout\ = (\controle|ctrula[2]~14_combout\ & (\controle|ctrula[0]~11_combout\)) # (!\controle|ctrula[2]~14_combout\ & ((\controle|ctrula[0]~11_combout\ & (\MuxShamt|MuxShamtExit[0]~0_combout\ & \mux_ALUSrc|WriteR\(0))) # 
-- (!\controle|ctrula[0]~11_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\) # (\mux_ALUSrc|WriteR\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(0),
	combout => \ula|Mux31~3_combout\);

-- Location: LCCOMB_X42_Y36_N24
\ula|ShiftRight1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~1_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(5))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(5),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(4),
	combout => \ula|ShiftRight1~1_combout\);

-- Location: LCCOMB_X43_Y38_N24
\ula|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~24_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(7))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(7),
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(6),
	combout => \ula|ShiftRight0~24_combout\);

-- Location: LCCOMB_X42_Y36_N10
\ula|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~25_combout\ = (\ula|ShiftRight0~24_combout\) # ((!\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftRight1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datac => \ula|ShiftRight1~1_combout\,
	datad => \ula|ShiftRight0~24_combout\,
	combout => \ula|ShiftRight0~25_combout\);

-- Location: LCCOMB_X43_Y33_N16
\ula|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~26_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~23_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datac => \ula|ShiftRight0~23_combout\,
	datad => \ula|ShiftRight0~25_combout\,
	combout => \ula|ShiftRight0~26_combout\);

-- Location: LCCOMB_X43_Y36_N8
\ula|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~27_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(1))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datab => \mux_ALUSrc|WriteR\(1),
	datac => \mux_ALUSrc|WriteR\(0),
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftRight0~27_combout\);

-- Location: LCCOMB_X42_Y36_N14
\ula|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~28_combout\ = (\ula|ShiftRight0~78_combout\ & ((\ula|ShiftRight0~27_combout\) # ((\ula|ShiftRight1~2_combout\ & \MuxShamt|MuxShamtExit[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~2_combout\,
	datab => \ula|ShiftRight0~27_combout\,
	datac => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datad => \ula|ShiftRight0~78_combout\,
	combout => \ula|ShiftRight0~28_combout\);

-- Location: LCCOMB_X43_Y33_N12
\ula|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~32_combout\ = (\ula|ShiftRight0~28_combout\) # ((!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~31_combout\ & \MuxShamt|MuxShamtExit[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftRight0~31_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftRight0~28_combout\,
	combout => \ula|ShiftRight0~32_combout\);

-- Location: LCCOMB_X44_Y32_N4
\ula|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~33_combout\ = (\ula|ShiftRight0~19_combout\) # ((\ula|ShiftRight0~20_combout\ & ((\ula|ShiftRight0~26_combout\) # (\ula|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~19_combout\,
	datab => \ula|ShiftRight0~20_combout\,
	datac => \ula|ShiftRight0~26_combout\,
	datad => \ula|ShiftRight0~32_combout\,
	combout => \ula|ShiftRight0~33_combout\);

-- Location: LCCOMB_X43_Y35_N16
\ula|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~4_combout\ = (\ula|Mux31~3_combout\ & ((\ula|ShiftLeft0~10_combout\) # ((!\controle|ctrula[2]~14_combout\)))) # (!\ula|Mux31~3_combout\ & (((\controle|ctrula[2]~14_combout\ & \ula|ShiftRight0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~10_combout\,
	datab => \ula|Mux31~3_combout\,
	datac => \controle|ctrula[2]~14_combout\,
	datad => \ula|ShiftRight0~33_combout\,
	combout => \ula|Mux31~4_combout\);

-- Location: LCCOMB_X43_Y31_N28
\ula|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~6_combout\ = (\controle|ctrula[3]~15_combout\ & (((\controle|ctrula[1]~13_combout\)))) # (!\controle|ctrula[3]~15_combout\ & ((\controle|ctrula[1]~13_combout\ & ((\ula|Mux31~4_combout\))) # (!\controle|ctrula[1]~13_combout\ & 
-- (\ula|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[3]~15_combout\,
	datab => \ula|Mux31~5_combout\,
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux31~4_combout\,
	combout => \ula|Mux31~6_combout\);

-- Location: LCCOMB_X43_Y31_N22
\ula|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux31~8_combout\ = (\controle|ctrula[3]~15_combout\ & ((\ula|Mux31~6_combout\ & (\ula|Mux31~7_combout\)) # (!\ula|Mux31~6_combout\ & ((!\ula|Mux31~2_combout\))))) # (!\controle|ctrula[3]~15_combout\ & (((\ula|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux31~7_combout\,
	datab => \controle|ctrula[3]~15_combout\,
	datac => \ula|Mux31~2_combout\,
	datad => \ula|Mux31~6_combout\,
	combout => \ula|Mux31~8_combout\);

-- Location: LCCOMB_X51_Y35_N2
\mux_MemReg|d_in_mux[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[0]~0_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(0))) # (!\controle|controles\(7) & ((\ula|Mux31~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MD|altsyncram_component|auto_generated|q_a\(0),
	datac => \ula|Mux31~8_combout\,
	datad => \controle|controles\(7),
	combout => \mux_MemReg|d_in_mux[0]~0_combout\);

-- Location: LCFF_X52_Y35_N19
\breg|breg~262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~262_regout\);

-- Location: LCFF_X53_Y35_N17
\breg|breg~198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~198_regout\);

-- Location: LCCOMB_X53_Y35_N18
\breg|breg~1074\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1074_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~230_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~166_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~230_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~166_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1074_combout\);

-- Location: LCCOMB_X53_Y35_N16
\breg|breg~1075\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1075_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1074_combout\ & (\breg|breg~262_regout\)) # (!\breg|breg~1074_combout\ & ((\breg|breg~198_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~262_regout\,
	datac => \breg|breg~198_regout\,
	datad => \breg|breg~1074_combout\,
	combout => \breg|breg~1075_combout\);

-- Location: LCCOMB_X47_Y34_N8
\breg|breg~1078\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1078_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~1075_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1077_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1075_combout\,
	combout => \breg|breg~1078_combout\);

-- Location: LCFF_X53_Y37_N11
\breg|breg~422\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~422_regout\);

-- Location: LCCOMB_X53_Y37_N10
\breg|breg~1079\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1079_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~486_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (((\breg|breg~422_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~486_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~422_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1079_combout\);

-- Location: LCCOMB_X53_Y37_N0
\breg|breg~1080\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1080_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1079_combout\ & (\breg|breg~518_regout\)) # (!\breg|breg~1079_combout\ & ((\breg|breg~454_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~518_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~454_regout\,
	datad => \breg|breg~1079_combout\,
	combout => \breg|breg~1080_combout\);

-- Location: LCFF_X52_Y36_N9
\breg|breg~326\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~326_regout\);

-- Location: LCFF_X51_Y36_N17
\breg|breg~294\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~294_regout\);

-- Location: LCCOMB_X51_Y36_N16
\breg|breg~1072\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1072_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~326_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~294_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~326_regout\,
	datac => \breg|breg~294_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1072_combout\);

-- Location: LCCOMB_X53_Y36_N0
\breg|breg~1073\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1073_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1072_combout\ & (\breg|breg~390_regout\)) # (!\breg|breg~1072_combout\ & ((\breg|breg~358_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~390_regout\,
	datac => \breg|breg~358_regout\,
	datad => \breg|breg~1072_combout\,
	combout => \breg|breg~1073_combout\);

-- Location: LCCOMB_X47_Y34_N2
\breg|breg~1081\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1081_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1078_combout\ & (\breg|breg~1080_combout\)) # (!\breg|breg~1078_combout\ & ((\breg|breg~1073_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1078_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1078_combout\,
	datac => \breg|breg~1080_combout\,
	datad => \breg|breg~1073_combout\,
	combout => \breg|breg~1081_combout\);

-- Location: LCFF_X54_Y33_N9
\breg|breg~582\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~582_regout\);

-- Location: LCFF_X53_Y33_N25
\breg|breg~710\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~710_regout\);

-- Location: LCCOMB_X54_Y33_N8
\breg|breg~1064\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1064_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~710_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~582_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~582_regout\,
	datad => \breg|breg~710_regout\,
	combout => \breg|breg~1064_combout\);

-- Location: LCFF_X54_Y33_N27
\breg|breg~966\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~966_regout\);

-- Location: LCFF_X51_Y33_N25
\breg|breg~838\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[0]~0_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~838_regout\);

-- Location: LCCOMB_X54_Y33_N26
\breg|breg~1065\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1065_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1064_combout\ & (\breg|breg~966_regout\)) # (!\breg|breg~1064_combout\ & ((\breg|breg~838_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1064_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1064_combout\,
	datac => \breg|breg~966_regout\,
	datad => \breg|breg~838_regout\,
	combout => \breg|breg~1065_combout\);

-- Location: LCCOMB_X52_Y31_N10
\breg|breg~1066\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1066_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~806_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~550_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~806_regout\,
	datad => \breg|breg~550_regout\,
	combout => \breg|breg~1066_combout\);

-- Location: LCCOMB_X50_Y34_N16
\breg|breg~1067\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1067_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1066_combout\ & (\breg|breg~934_regout\)) # (!\breg|breg~1066_combout\ & ((\breg|breg~678_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~934_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~678_regout\,
	datad => \breg|breg~1066_combout\,
	combout => \breg|breg~1067_combout\);

-- Location: LCCOMB_X47_Y34_N16
\breg|breg~1068\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1068_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1065_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1065_combout\,
	datad => \breg|breg~1067_combout\,
	combout => \breg|breg~1068_combout\);

-- Location: LCCOMB_X56_Y35_N10
\breg|breg~1062\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1062_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~870_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~614_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~614_regout\,
	datad => \breg|breg~870_regout\,
	combout => \breg|breg~1062_combout\);

-- Location: LCCOMB_X51_Y35_N16
\breg|breg~1063\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1063_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1062_combout\ & ((\breg|breg~998_regout\))) # (!\breg|breg~1062_combout\ & (\breg|breg~742_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~742_regout\,
	datac => \breg|breg~998_regout\,
	datad => \breg|breg~1062_combout\,
	combout => \breg|breg~1063_combout\);

-- Location: LCCOMB_X47_Y34_N26
\breg|breg~1071\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1071_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1068_combout\ & (\breg|breg~1070_combout\)) # (!\breg|breg~1068_combout\ & ((\breg|breg~1063_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1070_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1068_combout\,
	datad => \breg|breg~1063_combout\,
	combout => \breg|breg~1071_combout\);

-- Location: LCCOMB_X47_Y34_N4
\breg|regA[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[0]~0_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1071_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1081_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1081_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(25),
	datad => \breg|breg~1071_combout\,
	combout => \breg|regA[0]~0_combout\);

-- Location: LCCOMB_X47_Y34_N14
\MuxShamt|MuxShamtExit[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[0]~0_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(6))) # (!\controle|controles\(11) & ((\breg|regA[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(6),
	datac => \breg|regA[0]~0_combout\,
	datad => \controle|controles\(11),
	combout => \MuxShamt|MuxShamtExit[0]~0_combout\);

-- Location: LCCOMB_X43_Y33_N2
\ula|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~31_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\ula|ShiftRight0~29_combout\))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\ula|ShiftRight0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftRight0~30_combout\,
	datad => \ula|ShiftRight0~29_combout\,
	combout => \ula|ShiftRight0~31_combout\);

-- Location: LCCOMB_X45_Y32_N8
\ula|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~60_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftRight0~11_combout\)) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight0~11_combout\,
	datad => \ula|ShiftRight0~23_combout\,
	combout => \ula|ShiftRight0~60_combout\);

-- Location: LCCOMB_X49_Y35_N0
\ula|a32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~5_combout\ = (\mux_ALUSrc|WriteR\(4)) # ((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|controles\(11) & ((\breg|regA[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(11),
	datab => \mux_ALUSrc|WriteR\(4),
	datac => \MI|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|regA[4]~1_combout\,
	combout => \ula|a32~5_combout\);

-- Location: LCCOMB_X44_Y35_N20
\ula|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~1_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight0~20_combout\ & \ula|ShiftLeft0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datab => \ula|ShiftRight0~20_combout\,
	datad => \ula|ShiftLeft0~19_combout\,
	combout => \ula|Mux27~1_combout\);

-- Location: LCCOMB_X49_Y35_N26
\ula|a32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~6_combout\ = \mux_ALUSrc|WriteR\(4) $ (((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|controles\(11) & ((\breg|regA[4]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(10),
	datab => \controle|controles\(11),
	datac => \mux_ALUSrc|WriteR\(4),
	datad => \breg|regA[4]~1_combout\,
	combout => \ula|a32~6_combout\);

-- Location: LCCOMB_X45_Y38_N12
\ula|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~4_combout\ = (\ula|Mux27~3_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[4]~8_combout\)))) # (!\ula|Mux27~3_combout\ & (!\controle|ctrula[1]~13_combout\ & (\ula|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~3_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Add0~8_combout\,
	datad => \ula|A_B_sum[4]~8_combout\,
	combout => \ula|Mux27~4_combout\);

-- Location: LCCOMB_X45_Y38_N6
\ula|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~5_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~6_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux27~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~6_combout\,
	datac => \ula|Mux29~18_combout\,
	datad => \ula|Mux27~4_combout\,
	combout => \ula|Mux27~5_combout\);

-- Location: LCCOMB_X44_Y35_N14
\ula|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~6_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux27~5_combout\ & ((\ula|Mux27~1_combout\))) # (!\ula|Mux27~5_combout\ & (\ula|ShiftRight0~59_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~19_combout\,
	datab => \ula|ShiftRight0~59_combout\,
	datac => \ula|Mux27~1_combout\,
	datad => \ula|Mux27~5_combout\,
	combout => \ula|Mux27~6_combout\);

-- Location: LCCOMB_X44_Y35_N8
\ula|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~7_combout\ = (\ula|Mux29~15_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux29~15_combout\ & ((\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~41_combout\))) # (!\ula|Mux29~16_combout\ & (\ula|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~15_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|Mux27~6_combout\,
	datad => \ula|ShiftRight1~41_combout\,
	combout => \ula|Mux27~7_combout\);

-- Location: LCCOMB_X44_Y35_N18
\ula|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~8_combout\ = (\ula|Mux27~7_combout\ & ((\mux_ALUSrc|WriteR\(31)) # ((!\ula|Mux29~15_combout\)))) # (!\ula|Mux27~7_combout\ & (((!\ula|a32~5_combout\ & \ula|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \ula|a32~5_combout\,
	datac => \ula|Mux27~7_combout\,
	datad => \ula|Mux29~15_combout\,
	combout => \ula|Mux27~8_combout\);

-- Location: LCCOMB_X44_Y35_N24
\ula|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~11_combout\ = (\ula|Mux27~10_combout\ & ((\ula|Mux27~9_combout\ & (\ula|ShiftRight0~60_combout\)) # (!\ula|Mux27~9_combout\ & ((\ula|Mux27~8_combout\))))) # (!\ula|Mux27~10_combout\ & (\ula|Mux27~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux27~10_combout\,
	datab => \ula|Mux27~9_combout\,
	datac => \ula|ShiftRight0~60_combout\,
	datad => \ula|Mux27~8_combout\,
	combout => \ula|Mux27~11_combout\);

-- Location: LCCOMB_X44_Y35_N26
\ula|Mux27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux27~combout\ = (\ula|Mux27~11_combout\ & (((\ula|ShiftRight0~31_combout\) # (\ula|Mux27~0_combout\)))) # (!\ula|Mux27~11_combout\ & (\ula|ShiftRight0~25_combout\ & ((!\ula|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~25_combout\,
	datab => \ula|ShiftRight0~31_combout\,
	datac => \ula|Mux27~11_combout\,
	datad => \ula|Mux27~0_combout\,
	combout => \ula|Mux27~combout\);

-- Location: LCCOMB_X50_Y38_N16
\mux_MemReg|d_in_mux[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[4]~4_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(4))) # (!\controle|controles\(7) & ((\ula|Mux27~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MD|altsyncram_component|auto_generated|q_a\(4),
	datab => \controle|controles\(7),
	datad => \ula|Mux27~combout\,
	combout => \mux_MemReg|d_in_mux[4]~4_combout\);

-- Location: LCFF_X53_Y37_N13
\breg|breg~458\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~458_regout\);

-- Location: LCFF_X52_Y34_N11
\breg|breg~522\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~522_regout\);

-- Location: LCFF_X53_Y37_N15
\breg|breg~426\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~426_regout\);

-- Location: LCFF_X52_Y37_N29
\breg|breg~490\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~490_regout\);

-- Location: LCCOMB_X53_Y37_N14
\breg|breg~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1099_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~490_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~426_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~426_regout\,
	datad => \breg|breg~490_regout\,
	combout => \breg|breg~1099_combout\);

-- Location: LCCOMB_X52_Y34_N10
\breg|breg~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1100_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1099_combout\ & ((\breg|breg~522_regout\))) # (!\breg|breg~1099_combout\ & (\breg|breg~458_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~458_regout\,
	datac => \breg|breg~522_regout\,
	datad => \breg|breg~1099_combout\,
	combout => \breg|breg~1100_combout\);

-- Location: LCFF_X52_Y35_N31
\breg|breg~266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~266_regout\);

-- Location: LCFF_X52_Y35_N29
\breg|breg~234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~234_regout\);

-- Location: LCCOMB_X52_Y35_N28
\breg|breg~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1094_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~234_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~170_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~170_regout\,
	datac => \breg|breg~234_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1094_combout\);

-- Location: LCCOMB_X52_Y35_N30
\breg|breg~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1095_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1094_combout\ & ((\breg|breg~266_regout\))) # (!\breg|breg~1094_combout\ & (\breg|breg~202_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~202_regout\,
	datac => \breg|breg~266_regout\,
	datad => \breg|breg~1094_combout\,
	combout => \breg|breg~1095_combout\);

-- Location: LCFF_X49_Y35_N31
\breg|breg~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~138_regout\);

-- Location: LCCOMB_X49_Y35_N30
\breg|breg~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1097_combout\ = (\breg|breg~1096_combout\ & (((\breg|breg~138_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22)))) # (!\breg|breg~1096_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~106_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1096_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~138_regout\,
	datad => \breg|breg~106_regout\,
	combout => \breg|breg~1097_combout\);

-- Location: LCCOMB_X49_Y35_N8
\breg|breg~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1098_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1095_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1097_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1095_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1097_combout\,
	combout => \breg|breg~1098_combout\);

-- Location: LCFF_X51_Y36_N3
\breg|breg~298\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~298_regout\);

-- Location: LCCOMB_X51_Y36_N2
\breg|breg~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1092_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~330_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~298_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~330_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~298_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1092_combout\);

-- Location: LCCOMB_X54_Y35_N26
\breg|breg~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1093_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1092_combout\ & ((\breg|breg~394_regout\))) # (!\breg|breg~1092_combout\ & (\breg|breg~362_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~362_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~394_regout\,
	datad => \breg|breg~1092_combout\,
	combout => \breg|breg~1093_combout\);

-- Location: LCCOMB_X49_Y35_N18
\breg|breg~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1101_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1098_combout\ & (\breg|breg~1100_combout\)) # (!\breg|breg~1098_combout\ & ((\breg|breg~1093_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1100_combout\,
	datac => \breg|breg~1098_combout\,
	datad => \breg|breg~1093_combout\,
	combout => \breg|breg~1101_combout\);

-- Location: LCFF_X52_Y31_N23
\breg|breg~810\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~810_regout\);

-- Location: LCCOMB_X52_Y31_N22
\breg|breg~1086\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1086_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~810_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~554_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~554_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~810_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1086_combout\);

-- Location: LCCOMB_X51_Y35_N30
\breg|breg~1087\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1087_combout\ = (\breg|breg~1086_combout\ & (((\breg|breg~938_regout\) # (!\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|breg~1086_combout\ & (\breg|breg~682_regout\ & ((\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~682_regout\,
	datab => \breg|breg~1086_combout\,
	datac => \breg|breg~938_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1087_combout\);

-- Location: LCCOMB_X53_Y33_N12
\breg|breg~1084\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1084_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~714_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~586_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~714_regout\,
	datad => \breg|breg~586_regout\,
	combout => \breg|breg~1084_combout\);

-- Location: LCCOMB_X50_Y33_N0
\breg|breg~1085\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1085_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1084_combout\ & (\breg|breg~970_regout\)) # (!\breg|breg~1084_combout\ & ((\breg|breg~842_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~970_regout\,
	datac => \breg|breg~842_regout\,
	datad => \breg|breg~1084_combout\,
	combout => \breg|breg~1085_combout\);

-- Location: LCCOMB_X49_Y35_N24
\breg|breg~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1088_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~1085_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1087_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1087_combout\,
	datad => \breg|breg~1085_combout\,
	combout => \breg|breg~1088_combout\);

-- Location: LCFF_X53_Y31_N3
\breg|breg~650\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~650_regout\);

-- Location: LCFF_X53_Y33_N23
\breg|breg~778\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[4]~4_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~778_regout\);

-- Location: LCCOMB_X53_Y31_N2
\breg|breg~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1089_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~778_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~650_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~650_regout\,
	datad => \breg|breg~778_regout\,
	combout => \breg|breg~1089_combout\);

-- Location: LCCOMB_X54_Y31_N28
\breg|breg~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1090_combout\ = (\breg|breg~1089_combout\ & ((\breg|breg~1034_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1089_combout\ & (((\breg|breg~906_regout\ & \MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1034_regout\,
	datab => \breg|breg~1089_combout\,
	datac => \breg|breg~906_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1090_combout\);

-- Location: LCCOMB_X49_Y35_N10
\breg|breg~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1091_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1088_combout\ & ((\breg|breg~1090_combout\))) # (!\breg|breg~1088_combout\ & (\breg|breg~1083_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1083_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1088_combout\,
	datad => \breg|breg~1090_combout\,
	combout => \breg|breg~1091_combout\);

-- Location: LCCOMB_X49_Y35_N28
\breg|regA[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[4]~1_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1091_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1101_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(25),
	datad => \breg|breg~1091_combout\,
	combout => \breg|regA[4]~1_combout\);

-- Location: LCCOMB_X49_Y35_N6
\MuxShamt|MuxShamtExit[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[4]~1_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|controles\(11) & ((\breg|regA[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(11),
	datac => \MI|altsyncram_component|auto_generated|q_a\(10),
	datad => \breg|regA[4]~1_combout\,
	combout => \MuxShamt|MuxShamtExit[4]~1_combout\);

-- Location: LCCOMB_X44_Y37_N28
\ula|Mux29~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~28_combout\ = (\ula|ShiftLeft0~4_combout\) # ((\MuxShamt|MuxShamtExit[4]~1_combout\) # ((\ula|Mux29~27_combout\) # (\ula|ShiftLeft0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~4_combout\,
	datab => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datac => \ula|Mux29~27_combout\,
	datad => \ula|ShiftLeft0~7_combout\,
	combout => \ula|Mux29~28_combout\);

-- Location: LCCOMB_X42_Y35_N8
\ula|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight1~23_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight1~18_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~18_combout\,
	datab => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|Mux21~2_combout\,
	combout => \ula|ShiftRight1~23_combout\);

-- Location: LCCOMB_X42_Y35_N2
\ula|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~49_combout\ = (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\MuxShamt|MuxShamtExit[3]~4_combout\ & (\ula|ShiftRight1~17_combout\)) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftRight1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~17_combout\,
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftRight1~22_combout\,
	datad => \MuxShamt|MuxShamtExit[3]~4_combout\,
	combout => \ula|ShiftRight0~49_combout\);

-- Location: LCCOMB_X42_Y35_N4
\ula|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftRight0~51_combout\ = (\ula|ShiftRight0~49_combout\) # ((\MuxShamt|MuxShamtExit[2]~3_combout\ & \ula|ShiftRight0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftRight0~49_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftRight0~50_combout\,
	combout => \ula|ShiftRight0~51_combout\);

-- Location: LCCOMB_X42_Y35_N14
\ula|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~17_combout\ = (\ula|ShiftLeft0~13_combout\ & (\ula|ShiftRight0~78_combout\ & \ula|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~13_combout\,
	datac => \ula|ShiftRight0~78_combout\,
	datad => \ula|ShiftRight0~20_combout\,
	combout => \ula|Mux29~17_combout\);

-- Location: LCCOMB_X42_Y38_N10
\ula|a32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~2_combout\ = \mux_ALUSrc|WriteR\(2) $ (((\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|controles\(11) & ((\breg|regA[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(8),
	datab => \breg|regA[2]~3_combout\,
	datac => \mux_ALUSrc|WriteR\(2),
	datad => \controle|controles\(11),
	combout => \ula|a32~2_combout\);

-- Location: LCCOMB_X51_Y36_N22
\ula|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~20_combout\ = (\controle|controles\(11) & (\MI|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|controles\(11) & ((\breg|regA[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(8),
	datac => \controle|controles\(11),
	datad => \breg|regA[2]~3_combout\,
	combout => \ula|Mux29~20_combout\);

-- Location: LCCOMB_X44_Y39_N18
\ula|Mux29~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~21_combout\ = (\controle|ctrula[0]~11_combout\ & (((\mux_ALUSrc|WriteR\(2) & \ula|Mux29~20_combout\)) # (!\controle|ctrula[1]~13_combout\))) # (!\controle|ctrula[0]~11_combout\ & (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(2)) # 
-- (\ula|Mux29~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[0]~11_combout\,
	datab => \mux_ALUSrc|WriteR\(2),
	datac => \controle|ctrula[1]~13_combout\,
	datad => \ula|Mux29~20_combout\,
	combout => \ula|Mux29~21_combout\);

-- Location: LCCOMB_X42_Y35_N0
\ula|Mux29~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~22_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux29~21_combout\)))) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux29~21_combout\ & (\ula|A_B_sum[2]~4_combout\)) # (!\ula|Mux29~21_combout\ & ((\ula|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|A_B_sum[2]~4_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|Add0~4_combout\,
	datad => \ula|Mux29~21_combout\,
	combout => \ula|Mux29~22_combout\);

-- Location: LCCOMB_X42_Y35_N26
\ula|Mux29~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~23_combout\ = (\ula|Mux29~35_combout\ & (!\ula|Mux29~18_combout\)) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~2_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux29~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|Mux29~18_combout\,
	datac => \ula|a32~2_combout\,
	datad => \ula|Mux29~22_combout\,
	combout => \ula|Mux29~23_combout\);

-- Location: LCCOMB_X42_Y35_N28
\ula|Mux29~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~24_combout\ = (\ula|Mux29~19_combout\ & ((\ula|Mux29~23_combout\ & ((\ula|Mux29~17_combout\))) # (!\ula|Mux29~23_combout\ & (\ula|ShiftRight0~51_combout\)))) # (!\ula|Mux29~19_combout\ & (((\ula|Mux29~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~19_combout\,
	datab => \ula|ShiftRight0~51_combout\,
	datac => \ula|Mux29~17_combout\,
	datad => \ula|Mux29~23_combout\,
	combout => \ula|Mux29~24_combout\);

-- Location: LCCOMB_X42_Y35_N30
\ula|Mux29~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~25_combout\ = (\ula|Mux29~16_combout\ & ((\ula|Mux29~15_combout\) # ((\ula|ShiftRight1~23_combout\)))) # (!\ula|Mux29~16_combout\ & (!\ula|Mux29~15_combout\ & ((\ula|Mux29~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datab => \ula|Mux29~15_combout\,
	datac => \ula|ShiftRight1~23_combout\,
	datad => \ula|Mux29~24_combout\,
	combout => \ula|Mux29~25_combout\);

-- Location: LCCOMB_X42_Y35_N16
\ula|Mux29~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~26_combout\ = (\ula|Mux29~15_combout\ & ((\ula|Mux29~25_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\ula|Mux29~25_combout\ & (!\ula|a32~1_combout\)))) # (!\ula|Mux29~15_combout\ & (((\ula|Mux29~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|a32~1_combout\,
	datab => \ula|Mux29~15_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|Mux29~25_combout\,
	combout => \ula|Mux29~26_combout\);

-- Location: LCCOMB_X42_Y35_N18
\ula|Mux29~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux29~33_combout\ = (\ula|Mux29~32_combout\ & (((\ula|Mux29~26_combout\ & \ula|Mux29~29_combout\)) # (!\ula|Mux29~28_combout\))) # (!\ula|Mux29~32_combout\ & (((\ula|Mux29~26_combout\ & \ula|Mux29~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~32_combout\,
	datab => \ula|Mux29~28_combout\,
	datac => \ula|Mux29~26_combout\,
	datad => \ula|Mux29~29_combout\,
	combout => \ula|Mux29~33_combout\);

-- Location: LCCOMB_X47_Y35_N14
\ula|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~7_combout\ = (\controle|ctrula[1]~13_combout\ & ((\controle|ctrula[0]~11_combout\ & (\mux_ALUSrc|WriteR\(18) & \MuxShamt|MuxShamtExit[18]~19_combout\)) # (!\controle|ctrula[0]~11_combout\ & ((\mux_ALUSrc|WriteR\(18)) # 
-- (\MuxShamt|MuxShamtExit[18]~19_combout\))))) # (!\controle|ctrula[1]~13_combout\ & (\controle|ctrula[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \mux_ALUSrc|WriteR\(18),
	datad => \MuxShamt|MuxShamtExit[18]~19_combout\,
	combout => \ula|Mux13~7_combout\);

-- Location: LCCOMB_X47_Y35_N24
\ula|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~8_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux13~7_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux13~7_combout\ & ((\ula|A_B_sum[18]~36_combout\))) # (!\ula|Mux13~7_combout\ & (\ula|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux13~7_combout\,
	datac => \ula|Add0~36_combout\,
	datad => \ula|A_B_sum[18]~36_combout\,
	combout => \ula|Mux13~8_combout\);

-- Location: LCCOMB_X47_Y35_N10
\ula|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~9_combout\ = (\ula|Mux29~16_combout\ & ((\ula|ShiftRight1~23_combout\) # ((\ula|Mux13~4_combout\)))) # (!\ula|Mux29~16_combout\ & (((\ula|Mux13~8_combout\ & !\ula|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight1~23_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|Mux13~8_combout\,
	datad => \ula|Mux13~4_combout\,
	combout => \ula|Mux13~9_combout\);

-- Location: LCCOMB_X47_Y35_N4
\ula|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~10_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux13~9_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\ula|Mux13~9_combout\ & (!\ula|a32~28_combout\)))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|a32~28_combout\,
	datab => \ula|Mux13~4_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|Mux13~9_combout\,
	combout => \ula|Mux13~10_combout\);

-- Location: LCCOMB_X43_Y35_N30
\ula|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~16_combout\ = (\ula|ShiftLeft0~13_combout\ & (!\ula|ShiftLeft0~7_combout\ & (\ula|ShiftRight0~78_combout\ & !\ula|ShiftLeft0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~13_combout\,
	datab => \ula|ShiftLeft0~7_combout\,
	datac => \ula|ShiftRight0~78_combout\,
	datad => \ula|ShiftLeft0~4_combout\,
	combout => \ula|Mux13~16_combout\);

-- Location: LCCOMB_X47_Y35_N22
\ula|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~11_combout\ = (\ula|Mux13~15_combout\ & ((\ula|Mux13~6_combout\ & (\ula|ShiftRight0~51_combout\)) # (!\ula|Mux13~6_combout\ & ((\ula|Mux13~16_combout\))))) # (!\ula|Mux13~15_combout\ & (!\ula|Mux13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~15_combout\,
	datab => \ula|Mux13~6_combout\,
	datac => \ula|ShiftRight0~51_combout\,
	datad => \ula|Mux13~16_combout\,
	combout => \ula|Mux13~11_combout\);

-- Location: LCCOMB_X47_Y35_N0
\ula|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~12_combout\ = (\ula|Mux29~34_combout\ & ((\ula|Mux13~11_combout\ & ((\ula|ShiftLeft0~67_combout\))) # (!\ula|Mux13~11_combout\ & (\ula|ShiftLeft0~40_combout\)))) # (!\ula|Mux29~34_combout\ & (((\ula|Mux13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~40_combout\,
	datab => \ula|ShiftLeft0~67_combout\,
	datac => \ula|Mux29~34_combout\,
	datad => \ula|Mux13~11_combout\,
	combout => \ula|Mux13~12_combout\);

-- Location: LCCOMB_X47_Y35_N18
\ula|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~13_combout\ = (\controle|ctrula[1]~13_combout\ & (((\ula|Mux13~12_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\MuxShamt|MuxShamtExit[18]~19_combout\ $ ((\mux_ALUSrc|WriteR\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[18]~19_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \mux_ALUSrc|WriteR\(18),
	datad => \ula|Mux13~12_combout\,
	combout => \ula|Mux13~13_combout\);

-- Location: LCCOMB_X47_Y35_N20
\ula|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux13~14_combout\ = (\ula|Mux13~5_combout\ & ((\ula|Mux13~13_combout\) # ((\ula|Mux8~0_combout\ & \ula|Mux13~10_combout\)))) # (!\ula|Mux13~5_combout\ & (\ula|Mux8~0_combout\ & (\ula|Mux13~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~5_combout\,
	datab => \ula|Mux8~0_combout\,
	datac => \ula|Mux13~10_combout\,
	datad => \ula|Mux13~13_combout\,
	combout => \ula|Mux13~14_combout\);

-- Location: LCCOMB_X47_Y35_N26
\mux_MemReg|d_in_mux[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[18]~18_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(18))) # (!\controle|controles\(7) & ((\ula|Mux13~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MD|altsyncram_component|auto_generated|q_a\(18),
	datac => \ula|Mux13~14_combout\,
	datad => \controle|controles\(7),
	combout => \mux_MemReg|d_in_mux[18]~18_combout\);

-- Location: LCFF_X58_Y37_N23
\breg|breg~376\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~376_regout\);

-- Location: LCCOMB_X58_Y37_N22
\breg|breg~1901\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1901_combout\ = (\breg|breg~1900_combout\ & (((\breg|breg~408_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(17)))) # (!\breg|breg~1900_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(17) & (\breg|breg~376_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1900_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~376_regout\,
	datad => \breg|breg~408_regout\,
	combout => \breg|breg~1901_combout\);

-- Location: LCFF_X59_Y36_N25
\breg|breg~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~120_regout\);

-- Location: LCFF_X58_Y34_N23
\breg|breg~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~56_regout\);

-- Location: LCCOMB_X58_Y34_N22
\breg|breg~1904\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1904_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~88_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~56_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~88_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~56_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~1904_combout\);

-- Location: LCCOMB_X59_Y36_N24
\breg|breg~1905\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1905_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1904_combout\ & (\breg|breg~152_regout\)) # (!\breg|breg~1904_combout\ & ((\breg|breg~120_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~152_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~120_regout\,
	datad => \breg|breg~1904_combout\,
	combout => \breg|breg~1905_combout\);

-- Location: LCCOMB_X58_Y31_N14
\breg|breg~1906\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1906_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & (((\MI|altsyncram_component|auto_generated|q_a\(18))))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (\breg|breg~1903_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1905_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1903_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \MI|altsyncram_component|auto_generated|q_a\(18),
	datad => \breg|breg~1905_combout\,
	combout => \breg|breg~1906_combout\);

-- Location: LCFF_X54_Y39_N19
\breg|breg~440\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~440_regout\);

-- Location: LCFF_X57_Y38_N1
\breg|breg~504\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~504_regout\);

-- Location: LCCOMB_X54_Y39_N18
\breg|breg~1907\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1907_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~504_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~440_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~440_regout\,
	datad => \breg|breg~504_regout\,
	combout => \breg|breg~1907_combout\);

-- Location: LCCOMB_X47_Y35_N8
\breg|breg~1908\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1908_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1907_combout\ & ((\breg|breg~536_regout\))) # (!\breg|breg~1907_combout\ & (\breg|breg~472_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~472_regout\,
	datab => \breg|breg~536_regout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(16),
	datad => \breg|breg~1907_combout\,
	combout => \breg|breg~1908_combout\);

-- Location: LCCOMB_X58_Y31_N8
\breg|breg~1909\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1909_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1906_combout\ & ((\breg|breg~1908_combout\))) # (!\breg|breg~1906_combout\ & (\breg|breg~1901_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(19),
	datab => \breg|breg~1901_combout\,
	datac => \breg|breg~1906_combout\,
	datad => \breg|breg~1908_combout\,
	combout => \breg|breg~1909_combout\);

-- Location: LCFF_X58_Y30_N31
\breg|breg~664\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~664_regout\);

-- Location: LCCOMB_X58_Y30_N30
\breg|breg~1897\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1897_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~792_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~664_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~792_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~664_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1897_combout\);

-- Location: LCFF_X59_Y30_N15
\breg|breg~920\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~920_regout\);

-- Location: LCCOMB_X59_Y30_N14
\breg|breg~1898\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1898_combout\ = (\breg|breg~1897_combout\ & ((\breg|breg~1048_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\breg|breg~1897_combout\ & (((\breg|breg~920_regout\ & \MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1048_regout\,
	datab => \breg|breg~1897_combout\,
	datac => \breg|breg~920_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1898_combout\);

-- Location: LCFF_X47_Y35_N17
\breg|breg~984\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~984_regout\);

-- Location: LCFF_X49_Y32_N7
\breg|breg~600\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~600_regout\);

-- Location: LCCOMB_X49_Y32_N6
\breg|breg~1892\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1892_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~728_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(19))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & (((\breg|breg~600_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~728_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \breg|breg~600_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(19),
	combout => \breg|breg~1892_combout\);

-- Location: LCCOMB_X47_Y35_N16
\breg|breg~1893\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1893_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1892_combout\ & ((\breg|breg~984_regout\))) # (!\breg|breg~1892_combout\ & (\breg|breg~856_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\breg|breg~1892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~856_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~984_regout\,
	datad => \breg|breg~1892_combout\,
	combout => \breg|breg~1893_combout\);

-- Location: LCCOMB_X58_Y34_N6
\breg|breg~1896\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1896_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & (((\breg|breg~1893_combout\) # (\MI|altsyncram_component|auto_generated|q_a\(17))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & (\breg|breg~1895_combout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1895_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~1893_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \breg|breg~1896_combout\);

-- Location: LCCOMB_X58_Y34_N8
\breg|breg~1899\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1899_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1896_combout\ & ((\breg|breg~1898_combout\))) # (!\breg|breg~1896_combout\ & (\breg|breg~1891_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1891_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~1898_combout\,
	datad => \breg|breg~1896_combout\,
	combout => \breg|breg~1899_combout\);

-- Location: LCCOMB_X58_Y31_N26
\breg|regB[18]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[18]~7_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (((\breg|breg~1899_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (!\breg|Equal1~0_combout\ & (\breg|breg~1909_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(20),
	datab => \breg|Equal1~0_combout\,
	datac => \breg|breg~1909_combout\,
	datad => \breg|breg~1899_combout\,
	combout => \breg|regB[18]~7_combout\);

-- Location: LCCOMB_X49_Y35_N14
\MuxShamt|MuxShamtExit[31]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[31]~33_combout\ = (\controle|controles\(11)) # ((!\MI|altsyncram_component|auto_generated|q_a\(25) & \breg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \controle|controles\(11),
	datad => \breg|Equal0~0_combout\,
	combout => \MuxShamt|MuxShamtExit[31]~33_combout\);

-- Location: LCFF_X58_Y36_N11
\breg|breg~421\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~421_regout\);

-- Location: LCFF_X44_Y32_N23
\breg|breg~357\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1755_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~357_regout\);

-- Location: LCCOMB_X58_Y36_N10
\breg|breg~1695\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1695_combout\ = (\breg|breg~1694_combout\ & (((\breg|breg~421_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1694_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~357_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1694_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~421_regout\,
	datad => \breg|breg~357_regout\,
	combout => \breg|breg~1695_combout\);

-- Location: LCCOMB_X48_Y32_N20
\breg|breg~1698\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1698_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23)) # (\breg|breg~1695_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~1697_combout\ & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1697_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \MI|altsyncram_component|auto_generated|q_a\(23),
	datad => \breg|breg~1695_combout\,
	combout => \breg|breg~1698_combout\);

-- Location: LCFF_X59_Y37_N17
\breg|breg~485\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~485_regout\);

-- Location: LCCOMB_X59_Y37_N16
\breg|breg~1699\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1699_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (((\breg|breg~485_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(22))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~453_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~453_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~485_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(22),
	combout => \breg|breg~1699_combout\);

-- Location: LCCOMB_X56_Y37_N16
\breg|breg~1700\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1700_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1699_combout\ & ((\breg|breg~549_regout\))) # (!\breg|breg~1699_combout\ & (\breg|breg~517_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~517_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~549_regout\,
	datad => \breg|breg~1699_combout\,
	combout => \breg|breg~1700_combout\);

-- Location: LCCOMB_X48_Y32_N14
\breg|breg~1701\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1701_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1698_combout\ & ((\breg|breg~1700_combout\))) # (!\breg|breg~1698_combout\ & (\breg|breg~1693_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1693_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1698_combout\,
	datad => \breg|breg~1700_combout\,
	combout => \breg|breg~1701_combout\);

-- Location: LCFF_X49_Y34_N17
\breg|breg~1029\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1029_regout\);

-- Location: LCFF_X53_Y29_N25
\breg|breg~901\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~901_regout\);

-- Location: LCFF_X53_Y29_N19
\breg|breg~773\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~773_regout\);

-- Location: LCFF_X57_Y29_N21
\breg|breg~645\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~645_regout\);

-- Location: LCCOMB_X53_Y29_N18
\breg|breg~1684\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1684_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~773_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~645_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~773_regout\,
	datad => \breg|breg~645_regout\,
	combout => \breg|breg~1684_combout\);

-- Location: LCCOMB_X53_Y29_N24
\breg|breg~1685\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1685_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1684_combout\ & (\breg|breg~1029_regout\)) # (!\breg|breg~1684_combout\ & ((\breg|breg~901_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1029_regout\,
	datac => \breg|breg~901_regout\,
	datad => \breg|breg~1684_combout\,
	combout => \breg|breg~1685_combout\);

-- Location: LCFF_X48_Y32_N23
\breg|breg~965\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~965_regout\);

-- Location: LCFF_X49_Y34_N3
\breg|breg~837\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~837_regout\);

-- Location: LCCOMB_X48_Y32_N22
\breg|breg~1687\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1687_combout\ = (\breg|breg~1686_combout\ & (((\breg|breg~965_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24)))) # (!\breg|breg~1686_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~837_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1686_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~965_regout\,
	datad => \breg|breg~837_regout\,
	combout => \breg|breg~1687_combout\);

-- Location: LCCOMB_X48_Y32_N8
\breg|breg~1688\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1688_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~1685_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1685_combout\,
	datad => \breg|breg~1687_combout\,
	combout => \breg|breg~1688_combout\);

-- Location: LCFF_X50_Y31_N27
\breg|breg~805\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~805_regout\);

-- Location: LCFF_X49_Y31_N25
\breg|breg~933\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~933_regout\);

-- Location: LCCOMB_X49_Y31_N24
\breg|breg~1689\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1689_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\breg|breg~933_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~677_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~677_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~933_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1689_combout\);

-- Location: LCCOMB_X50_Y31_N26
\breg|breg~1690\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1690_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1689_combout\ & (\breg|breg~1061_regout\)) # (!\breg|breg~1689_combout\ & ((\breg|breg~805_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1061_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~805_regout\,
	datad => \breg|breg~1689_combout\,
	combout => \breg|breg~1690_combout\);

-- Location: LCCOMB_X48_Y32_N2
\breg|breg~1691\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1691_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1688_combout\ & ((\breg|breg~1690_combout\))) # (!\breg|breg~1688_combout\ & (\breg|breg~1683_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1683_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1688_combout\,
	datad => \breg|breg~1690_combout\,
	combout => \breg|breg~1691_combout\);

-- Location: LCCOMB_X48_Y32_N24
\MuxShamt|MuxShamtExit[31]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \MuxShamt|MuxShamtExit[31]~34_combout\ = (!\MuxShamt|MuxShamtExit[31]~33_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(25) & ((\breg|breg~1691_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(25),
	datab => \MuxShamt|MuxShamtExit[31]~33_combout\,
	datac => \breg|breg~1701_combout\,
	datad => \breg|breg~1691_combout\,
	combout => \MuxShamt|MuxShamtExit[31]~34_combout\);

-- Location: LCCOMB_X44_Y32_N20
\ula|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~3_combout\ = (\mux_ALUSrc|WriteR\(31)) # ((\controle|ctrula[1]~13_combout\) # ((\MuxShamt|MuxShamtExit[31]~34_combout\) # (\controle|ctrula[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[31]~34_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux0~3_combout\);

-- Location: LCCOMB_X44_Y32_N30
\ula|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~4_combout\ = (\controle|ctrula[1]~13_combout\ & ((\mux_ALUSrc|WriteR\(31) & ((\MuxShamt|MuxShamtExit[31]~34_combout\) # (!\controle|ctrula[0]~11_combout\))) # (!\mux_ALUSrc|WriteR\(31) & (\MuxShamt|MuxShamtExit[31]~34_combout\ & 
-- !\controle|ctrula[0]~11_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (((\controle|ctrula[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[31]~34_combout\,
	datad => \controle|ctrula[0]~11_combout\,
	combout => \ula|Mux0~4_combout\);

-- Location: LCCOMB_X47_Y36_N30
\ula|A_B_sum[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|A_B_sum[31]~62_combout\ = \mux_ALUSrc|WriteR\(31) $ (\ula|A_B_sum[30]~61\ $ (\MuxShamt|MuxShamtExit[31]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(31),
	datad => \MuxShamt|MuxShamtExit[31]~34_combout\,
	cin => \ula|A_B_sum[30]~61\,
	combout => \ula|A_B_sum[31]~62_combout\);

-- Location: LCCOMB_X45_Y34_N30
\ula|tmp[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|tmp[31]~0_combout\ = \mux_ALUSrc|WriteR\(31) $ (\ula|Add0~61\ $ (!\MuxShamt|MuxShamtExit[31]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(31),
	datad => \MuxShamt|MuxShamtExit[31]~34_combout\,
	cin => \ula|Add0~61\,
	combout => \ula|tmp[31]~0_combout\);

-- Location: LCCOMB_X44_Y32_N0
\ula|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~5_combout\ = (\controle|ctrula[1]~13_combout\ & (\ula|Mux0~4_combout\)) # (!\controle|ctrula[1]~13_combout\ & ((\ula|Mux0~4_combout\ & (\ula|A_B_sum[31]~62_combout\)) # (!\ula|Mux0~4_combout\ & ((\ula|tmp[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[1]~13_combout\,
	datab => \ula|Mux0~4_combout\,
	datac => \ula|A_B_sum[31]~62_combout\,
	datad => \ula|tmp[31]~0_combout\,
	combout => \ula|Mux0~5_combout\);

-- Location: LCCOMB_X44_Y32_N18
\ula|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~6_combout\ = (\controle|ctrula[2]~14_combout\ & (\controle|ctrula[3]~15_combout\)) # (!\controle|ctrula[2]~14_combout\ & ((\controle|ctrula[3]~15_combout\ & (!\ula|Mux0~3_combout\)) # (!\controle|ctrula[3]~15_combout\ & 
-- ((\ula|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \controle|ctrula[3]~15_combout\,
	datac => \ula|Mux0~3_combout\,
	datad => \ula|Mux0~5_combout\,
	combout => \ula|Mux0~6_combout\);

-- Location: LCCOMB_X47_Y35_N30
\ula|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~7_combout\ = (\controle|ctrula[0]~11_combout\ & (\mux_ALUSrc|WriteR\(31) & \controle|ctrula[1]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|ctrula[0]~11_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \controle|ctrula[1]~13_combout\,
	combout => \ula|Mux0~7_combout\);

-- Location: LCCOMB_X44_Y32_N8
\ula|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~1_combout\ = (\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(31) & ((!\ula|ShiftLeft0~102_combout\)))) # (!\controle|ctrula[1]~13_combout\ & (\mux_ALUSrc|WriteR\(31) $ ((\MuxShamt|MuxShamtExit[31]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \controle|ctrula[1]~13_combout\,
	datac => \MuxShamt|MuxShamtExit[31]~34_combout\,
	datad => \ula|ShiftLeft0~102_combout\,
	combout => \ula|Mux0~1_combout\);

-- Location: LCCOMB_X42_Y36_N4
\ula|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~103_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(30)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(31),
	datab => \mux_ALUSrc|WriteR\(30),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X42_Y36_N18
\ula|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~96_combout\ = (\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(28)))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(29),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \mux_ALUSrc|WriteR\(28),
	combout => \ula|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X42_Y36_N30
\ula|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~104_combout\ = (!\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~103_combout\) # ((\MuxShamt|MuxShamtExit[1]~2_combout\ & \ula|ShiftLeft0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \ula|ShiftLeft0~103_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~96_combout\,
	combout => \ula|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X45_Y33_N26
\ula|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~105_combout\ = (!\MuxShamt|MuxShamtExit[3]~4_combout\ & ((\ula|ShiftLeft0~104_combout\) # ((\MuxShamt|MuxShamtExit[2]~3_combout\ & \ula|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftLeft0~92_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftLeft0~104_combout\,
	combout => \ula|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X45_Y33_N6
\ula|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~82_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~69_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datac => \ula|ShiftLeft0~81_combout\,
	datad => \ula|ShiftLeft0~69_combout\,
	combout => \ula|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X45_Y33_N20
\ula|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~106_combout\ = (!\MuxShamt|MuxShamtExit[4]~1_combout\ & ((\ula|ShiftLeft0~105_combout\) # ((\MuxShamt|MuxShamtExit[3]~4_combout\ & \ula|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datab => \ula|ShiftLeft0~105_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftLeft0~82_combout\,
	combout => \ula|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X44_Y32_N6
\ula|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~107_combout\ = (\ula|ShiftLeft0~106_combout\) # ((\MuxShamt|MuxShamtExit[4]~1_combout\ & \ula|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[4]~1_combout\,
	datac => \ula|ShiftLeft0~58_combout\,
	datad => \ula|ShiftLeft0~106_combout\,
	combout => \ula|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X44_Y32_N2
\ula|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~2_combout\ = (\ula|Mux0~0_combout\ & ((\ula|ShiftLeft0~107_combout\) # ((!\controle|ctrula[0]~11_combout\ & \ula|Mux0~1_combout\)))) # (!\ula|Mux0~0_combout\ & (!\controle|ctrula[0]~11_combout\ & (\ula|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux0~0_combout\,
	datab => \controle|ctrula[0]~11_combout\,
	datac => \ula|Mux0~1_combout\,
	datad => \ula|ShiftLeft0~107_combout\,
	combout => \ula|Mux0~2_combout\);

-- Location: LCCOMB_X44_Y32_N12
\ula|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux0~8_combout\ = (\controle|ctrula[2]~14_combout\ & ((\ula|Mux0~6_combout\ & (\ula|Mux0~7_combout\)) # (!\ula|Mux0~6_combout\ & ((\ula|Mux0~2_combout\))))) # (!\controle|ctrula[2]~14_combout\ & (\ula|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|ctrula[2]~14_combout\,
	datab => \ula|Mux0~6_combout\,
	datac => \ula|Mux0~7_combout\,
	datad => \ula|Mux0~2_combout\,
	combout => \ula|Mux0~8_combout\);

-- Location: LCCOMB_X44_Y32_N24
\mux_MemReg|d_in_mux[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_MemReg|d_in_mux[31]~31_combout\ = (\controle|controles\(7) & (\MD|altsyncram_component|auto_generated|q_a\(31))) # (!\controle|controles\(7) & ((\ula|Mux0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MD|altsyncram_component|auto_generated|q_a\(31),
	datac => \controle|controles\(7),
	datad => \ula|Mux0~8_combout\,
	combout => \mux_MemReg|d_in_mux[31]~31_combout\);

-- Location: LCFF_X56_Y37_N17
\breg|breg~549\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~549_regout\);

-- Location: LCFF_X54_Y37_N5
\breg|breg~517\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~517_regout\);

-- Location: LCFF_X56_Y37_N15
\breg|breg~453\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1768_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~453_regout\);

-- Location: LCCOMB_X56_Y37_N14
\breg|breg~1987\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1987_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~485_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~453_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~485_regout\,
	datac => \breg|breg~453_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1987_combout\);

-- Location: LCCOMB_X54_Y37_N4
\breg|breg~1988\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1988_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1987_combout\ & (\breg|breg~549_regout\)) # (!\breg|breg~1987_combout\ & ((\breg|breg~517_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1987_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~549_regout\,
	datac => \breg|breg~517_regout\,
	datad => \breg|breg~1987_combout\,
	combout => \breg|breg~1988_combout\);

-- Location: LCFF_X58_Y36_N7
\breg|breg~389\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~389_regout\);

-- Location: LCFF_X44_Y32_N25
\breg|breg~325\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[31]~31_combout\,
	ena => \breg|breg~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~325_regout\);

-- Location: LCCOMB_X58_Y36_N6
\breg|breg~1982\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1982_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16)) # ((\breg|breg~389_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~325_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \MI|altsyncram_component|auto_generated|q_a\(16),
	datac => \breg|breg~389_regout\,
	datad => \breg|breg~325_regout\,
	combout => \breg|breg~1982_combout\);

-- Location: LCCOMB_X44_Y32_N22
\breg|breg~1983\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1983_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1982_combout\ & (\breg|breg~421_regout\)) # (!\breg|breg~1982_combout\ & ((\breg|breg~357_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~421_regout\,
	datac => \breg|breg~357_regout\,
	datad => \breg|breg~1982_combout\,
	combout => \breg|breg~1983_combout\);

-- Location: LCFF_X54_Y37_N27
\breg|breg~165\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~165_regout\);

-- Location: LCFF_X59_Y34_N9
\breg|breg~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~101_regout\);

-- Location: LCFF_X53_Y38_N27
\breg|breg~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~133_regout\);

-- Location: LCFF_X59_Y34_N11
\breg|breg~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~69_regout\);

-- Location: LCCOMB_X59_Y34_N10
\breg|breg~1984\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1984_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~133_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & (((\breg|breg~69_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~133_regout\,
	datac => \breg|breg~69_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1984_combout\);

-- Location: LCCOMB_X59_Y34_N8
\breg|breg~1985\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1985_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~1984_combout\ & (\breg|breg~165_regout\)) # (!\breg|breg~1984_combout\ & ((\breg|breg~101_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\breg|breg~1984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \breg|breg~165_regout\,
	datac => \breg|breg~101_regout\,
	datad => \breg|breg~1984_combout\,
	combout => \breg|breg~1985_combout\);

-- Location: LCCOMB_X48_Y32_N4
\breg|breg~1986\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1986_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & ((\MI|altsyncram_component|auto_generated|q_a\(19) & 
-- (\breg|breg~1983_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(19) & ((\breg|breg~1985_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \breg|breg~1983_combout\,
	datad => \breg|breg~1985_combout\,
	combout => \breg|breg~1986_combout\);

-- Location: LCFF_X56_Y32_N9
\breg|breg~293\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~293_regout\);

-- Location: LCFF_X57_Y39_N19
\breg|breg~261\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~261_regout\);

-- Location: LCFF_X56_Y32_N15
\breg|breg~197\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[31]~31_combout\,
	sload => VCC,
	ena => \breg|breg~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~197_regout\);

-- Location: LCCOMB_X56_Y32_N14
\breg|breg~1980\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1980_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & (((\MI|altsyncram_component|auto_generated|q_a\(16))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & ((\MI|altsyncram_component|auto_generated|q_a\(16) & 
-- (\breg|breg~229_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(16) & ((\breg|breg~197_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~229_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(17),
	datac => \breg|breg~197_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(16),
	combout => \breg|breg~1980_combout\);

-- Location: LCCOMB_X57_Y39_N18
\breg|breg~1981\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1981_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(17) & ((\breg|breg~1980_combout\ & (\breg|breg~293_regout\)) # (!\breg|breg~1980_combout\ & ((\breg|breg~261_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\breg|breg~1980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(17),
	datab => \breg|breg~293_regout\,
	datac => \breg|breg~261_regout\,
	datad => \breg|breg~1980_combout\,
	combout => \breg|breg~1981_combout\);

-- Location: LCCOMB_X48_Y32_N6
\breg|breg~1989\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1989_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(18) & ((\breg|breg~1986_combout\ & (\breg|breg~1988_combout\)) # (!\breg|breg~1986_combout\ & ((\breg|breg~1981_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\breg|breg~1986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datab => \breg|breg~1988_combout\,
	datac => \breg|breg~1986_combout\,
	datad => \breg|breg~1981_combout\,
	combout => \breg|breg~1989_combout\);

-- Location: LCCOMB_X49_Y34_N8
\breg|regB[31]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regB[31]~11_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(20) & (\breg|breg~1979_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(20) & (((!\breg|Equal1~0_combout\ & \breg|breg~1989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1979_combout\,
	datab => \breg|Equal1~0_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \breg|breg~1989_combout\,
	combout => \breg|regB[31]~11_combout\);

-- Location: LCCOMB_X49_Y34_N10
\mux_ALUSrc|WriteR[31]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR[31]~12_combout\ = (\controle|ULAsrc\(1) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|ULAsrc\(1) & ((\controle|comb~0_combout\ & ((\breg|regB[31]~11_combout\))) # (!\controle|comb~0_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \controle|ULAsrc\(1),
	datac => \breg|regB[31]~11_combout\,
	datad => \controle|comb~0_combout\,
	combout => \mux_ALUSrc|WriteR[31]~12_combout\);

-- Location: LCCOMB_X49_Y34_N18
\mux_ALUSrc|WriteR[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ALUSrc|WriteR\(31) = (GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & ((\mux_ALUSrc|WriteR[31]~12_combout\))) # (!GLOBAL(\mux_ALUSrc|WriteR[31]~1clkctrl_outclk\) & (\mux_ALUSrc|WriteR\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ALUSrc|WriteR\(31),
	datac => \mux_ALUSrc|WriteR[31]~1clkctrl_outclk\,
	datad => \mux_ALUSrc|WriteR[31]~12_combout\,
	combout => \mux_ALUSrc|WriteR\(31));

-- Location: LCCOMB_X42_Y32_N8
\ula|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~83_combout\ = (\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(22))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \mux_ALUSrc|WriteR\(22),
	datac => \mux_ALUSrc|WriteR\(24),
	combout => \ula|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X42_Y32_N30
\ula|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~85_combout\ = (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\MuxShamt|MuxShamtExit[1]~2_combout\ & (\mux_ALUSrc|WriteR\(23))) # (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\mux_ALUSrc|WriteR\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[1]~2_combout\,
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \mux_ALUSrc|WriteR\(23),
	datad => \mux_ALUSrc|WriteR\(25),
	combout => \ula|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X42_Y32_N16
\ula|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~86_combout\ = (\ula|ShiftLeft0~85_combout\) # ((\MuxShamt|MuxShamtExit[0]~0_combout\ & \ula|ShiftLeft0~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datac => \ula|ShiftLeft0~83_combout\,
	datad => \ula|ShiftLeft0~85_combout\,
	combout => \ula|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X42_Y32_N18
\ula|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~2_combout\ = (\ula|Mux7~12_combout\ & (\ula|Mux7~19_combout\)) # (!\ula|Mux7~12_combout\ & ((\ula|Mux7~19_combout\ & ((\ula|ShiftLeft0~64_combout\))) # (!\ula|Mux7~19_combout\ & (\ula|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~12_combout\,
	datab => \ula|Mux7~19_combout\,
	datac => \ula|ShiftLeft0~86_combout\,
	datad => \ula|ShiftLeft0~64_combout\,
	combout => \ula|Mux6~2_combout\);

-- Location: LCCOMB_X43_Y36_N24
\ula|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~36_combout\ = (!\MuxShamt|MuxShamtExit[1]~2_combout\ & ((\MuxShamt|MuxShamtExit[0]~0_combout\ & (\mux_ALUSrc|WriteR\(0))) # (!\MuxShamt|MuxShamtExit[0]~0_combout\ & ((\mux_ALUSrc|WriteR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ALUSrc|WriteR\(0),
	datab => \mux_ALUSrc|WriteR\(1),
	datac => \MuxShamt|MuxShamtExit[0]~0_combout\,
	datad => \MuxShamt|MuxShamtExit[1]~2_combout\,
	combout => \ula|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X44_Y38_N10
\ula|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~35_combout\ = (\MuxShamt|MuxShamtExit[2]~3_combout\ & ((\ula|ShiftLeft0~22_combout\))) # (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftLeft0~34_combout\,
	datac => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datad => \ula|ShiftLeft0~22_combout\,
	combout => \ula|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X44_Y38_N28
\ula|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|ShiftLeft0~37_combout\ = (\MuxShamt|MuxShamtExit[3]~4_combout\ & (!\MuxShamt|MuxShamtExit[2]~3_combout\ & (\ula|ShiftLeft0~36_combout\))) # (!\MuxShamt|MuxShamtExit[3]~4_combout\ & (((\ula|ShiftLeft0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxShamt|MuxShamtExit[2]~3_combout\,
	datab => \ula|ShiftLeft0~36_combout\,
	datac => \MuxShamt|MuxShamtExit[3]~4_combout\,
	datad => \ula|ShiftLeft0~35_combout\,
	combout => \ula|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X42_Y32_N12
\ula|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~3_combout\ = (\ula|Mux7~12_combout\ & ((\ula|Mux6~2_combout\ & ((\ula|ShiftLeft0~37_combout\))) # (!\ula|Mux6~2_combout\ & (\ula|ShiftLeft0~75_combout\)))) # (!\ula|Mux7~12_combout\ & (\ula|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~12_combout\,
	datab => \ula|Mux6~2_combout\,
	datac => \ula|ShiftLeft0~75_combout\,
	datad => \ula|ShiftLeft0~37_combout\,
	combout => \ula|Mux6~3_combout\);

-- Location: LCCOMB_X42_Y32_N14
\ula|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~11_combout\ = (!\ula|ShiftLeft0~4_combout\ & (!\ula|ShiftLeft0~7_combout\ & \ula|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|ShiftLeft0~4_combout\,
	datac => \ula|ShiftLeft0~7_combout\,
	datad => \ula|Mux6~3_combout\,
	combout => \ula|Mux6~11_combout\);

-- Location: LCCOMB_X54_Y33_N22
\ula|a32~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|a32~36_combout\ = \MuxShamt|MuxShamtExit[25]~12_combout\ $ (\mux_ALUSrc|WriteR\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MuxShamt|MuxShamtExit[25]~12_combout\,
	datad => \mux_ALUSrc|WriteR\(25),
	combout => \ula|a32~36_combout\);

-- Location: LCCOMB_X42_Y34_N2
\ula|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~5_combout\ = (\ula|Mux6~4_combout\ & ((\controle|ctrula[1]~13_combout\) # ((\ula|A_B_sum[25]~50_combout\)))) # (!\ula|Mux6~4_combout\ & (!\controle|ctrula[1]~13_combout\ & ((\ula|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux6~4_combout\,
	datab => \controle|ctrula[1]~13_combout\,
	datac => \ula|A_B_sum[25]~50_combout\,
	datad => \ula|Add0~50_combout\,
	combout => \ula|Mux6~5_combout\);

-- Location: LCCOMB_X42_Y34_N20
\ula|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~6_combout\ = (\ula|Mux29~35_combout\ & (((!\ula|Mux29~18_combout\)))) # (!\ula|Mux29~35_combout\ & ((\ula|Mux29~18_combout\ & (\ula|a32~36_combout\)) # (!\ula|Mux29~18_combout\ & ((\ula|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~35_combout\,
	datab => \ula|a32~36_combout\,
	datac => \ula|Mux29~18_combout\,
	datad => \ula|Mux6~5_combout\,
	combout => \ula|Mux6~6_combout\);

-- Location: LCCOMB_X41_Y33_N30
\ula|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~7_combout\ = (\ula|Mux7~8_combout\ & ((\ula|Mux6~6_combout\ & ((\ula|Mux6~11_combout\))) # (!\ula|Mux6~6_combout\ & (\ula|ShiftRight0~70_combout\)))) # (!\ula|Mux7~8_combout\ & (((\ula|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|ShiftRight0~70_combout\,
	datab => \ula|Mux7~8_combout\,
	datac => \ula|Mux6~11_combout\,
	datad => \ula|Mux6~6_combout\,
	combout => \ula|Mux6~7_combout\);

-- Location: LCCOMB_X41_Y33_N0
\ula|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~8_combout\ = (\ula|Mux13~4_combout\ & (\ula|Mux29~16_combout\)) # (!\ula|Mux13~4_combout\ & ((\ula|Mux29~16_combout\ & (\ula|ShiftRight1~48_combout\)) # (!\ula|Mux29~16_combout\ & ((\ula|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~4_combout\,
	datab => \ula|Mux29~16_combout\,
	datac => \ula|ShiftRight1~48_combout\,
	datad => \ula|Mux6~7_combout\,
	combout => \ula|Mux6~8_combout\);

-- Location: LCCOMB_X41_Y33_N26
\ula|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~9_combout\ = (\ula|Mux13~4_combout\ & ((\ula|Mux6~8_combout\ & ((\mux_ALUSrc|WriteR\(31)))) # (!\ula|Mux6~8_combout\ & (!\ula|a32~35_combout\)))) # (!\ula|Mux13~4_combout\ & (((\ula|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~4_combout\,
	datab => \ula|a32~35_combout\,
	datac => \mux_ALUSrc|WriteR\(31),
	datad => \ula|Mux6~8_combout\,
	combout => \ula|Mux6~9_combout\);

-- Location: LCCOMB_X41_Y33_N28
\ula|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Mux6~10_combout\ = (\ula|Mux6~9_combout\ & ((\controle|ctrula[0]~11_combout\) # (!\ula|Mux29~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux29~16_combout\,
	datac => \controle|ctrula[0]~11_combout\,
	datad => \ula|Mux6~9_combout\,
	combout => \ula|Mux6~10_combout\);

-- Location: LCCOMB_X41_Y33_N14
\ula|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~1_combout\ = (!\ula|Mux7~17_combout\ & (!\ula|Mux6~10_combout\ & (!\ula|Mux4~10_combout\ & !\ula|Mux5~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux7~17_combout\,
	datab => \ula|Mux6~10_combout\,
	datac => \ula|Mux4~10_combout\,
	datad => \ula|Mux5~11_combout\,
	combout => \ula|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y33_N26
\ula|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~2_combout\ = (!\ula|Mux13~14_combout\ & (!\ula|Mux14~8_combout\ & (!\ula|Mux12~9_combout\ & !\ula|Mux11~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux13~14_combout\,
	datab => \ula|Mux14~8_combout\,
	datac => \ula|Mux12~9_combout\,
	datad => \ula|Mux11~10_combout\,
	combout => \ula|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y33_N4
\ula|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~3_combout\ = (!\ula|Mux9~8_combout\ & !\ula|Mux10~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ula|Mux9~8_combout\,
	datad => \ula|Mux10~9_combout\,
	combout => \ula|Equal0~3_combout\);

-- Location: LCCOMB_X47_Y33_N6
\ula|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~4_combout\ = (!\ula|Mux8~9_combout\ & (!\ula|Mux22~11_combout\ & (!\ula|Mux0~8_combout\ & !\ula|Mux1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux8~9_combout\,
	datab => \ula|Mux22~11_combout\,
	datac => \ula|Mux0~8_combout\,
	datad => \ula|Mux1~9_combout\,
	combout => \ula|Equal0~4_combout\);

-- Location: LCCOMB_X47_Y33_N0
\ula|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~5_combout\ = (!\ula|Mux23~10_combout\ & (\ula|Equal0~2_combout\ & (\ula|Equal0~3_combout\ & \ula|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux23~10_combout\,
	datab => \ula|Equal0~2_combout\,
	datac => \ula|Equal0~3_combout\,
	datad => \ula|Equal0~4_combout\,
	combout => \ula|Equal0~5_combout\);

-- Location: LCCOMB_X40_Y34_N8
\ula|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~7_combout\ = (!\ula|Mux18~9_combout\ & (!\ula|Mux21~10_combout\ & (!\ula|Mux20~10_combout\ & !\ula|Mux19~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux18~9_combout\,
	datab => \ula|Mux21~10_combout\,
	datac => \ula|Mux20~10_combout\,
	datad => \ula|Mux19~9_combout\,
	combout => \ula|Equal0~7_combout\);

-- Location: LCCOMB_X43_Y31_N8
\ula|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~9_combout\ = (!\ula|Mux30~13_combout\ & (!\ula|Mux16~10_combout\ & (!\ula|Mux15~11_combout\ & !\ula|Mux31~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Mux30~13_combout\,
	datab => \ula|Mux16~10_combout\,
	datac => \ula|Mux15~11_combout\,
	datad => \ula|Mux31~8_combout\,
	combout => \ula|Equal0~9_combout\);

-- Location: LCCOMB_X40_Y34_N6
\ula|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~6_combout\ = (!\ula|Mux3~14_combout\ & !\ula|Mux2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ula|Mux3~14_combout\,
	datad => \ula|Mux2~8_combout\,
	combout => \ula|Equal0~6_combout\);

-- Location: LCCOMB_X40_Y34_N26
\ula|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~10_combout\ = (\ula|Equal0~8_combout\ & (\ula|Equal0~7_combout\ & (\ula|Equal0~9_combout\ & \ula|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal0~8_combout\,
	datab => \ula|Equal0~7_combout\,
	datac => \ula|Equal0~9_combout\,
	datad => \ula|Equal0~6_combout\,
	combout => \ula|Equal0~10_combout\);

-- Location: LCCOMB_X40_Y34_N12
\ula|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ula|Equal0~11_combout\ = (\ula|Equal0~0_combout\ & (\ula|Equal0~1_combout\ & (\ula|Equal0~5_combout\ & \ula|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ula|Equal0~0_combout\,
	datab => \ula|Equal0~1_combout\,
	datac => \ula|Equal0~5_combout\,
	datad => \ula|Equal0~10_combout\,
	combout => \ula|Equal0~11_combout\);

-- Location: LCCOMB_X40_Y34_N22
\ORBne|OR_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ORBne|OR_out~0_combout\ = (\ula|Equal0~11_combout\ & ((\controle|controles\(3)))) # (!\ula|Equal0~11_combout\ & (\controle|controles\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(10),
	datac => \controle|controles\(3),
	datad => \ula|Equal0~11_combout\,
	combout => \ORBne|OR_out~0_combout\);

-- Location: LCCOMB_X39_Y34_N18
\muxBranch|MuxBranchExit[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[3]~1_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[3]~2_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumBranch|sumBranch_out[3]~2_combout\,
	datab => \sumPC|sumPC_out[3]~6_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[3]~1_combout\);

-- Location: LCCOMB_X39_Y34_N10
\muxJump|MuxJumpExit[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[3]~3_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(1))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(1),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[3]~1_combout\,
	combout => \muxJump|MuxJumpExit[3]~3_combout\);

-- Location: LCFF_X39_Y34_N11
\pc|ExitPC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[3]~3_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(3));

-- Location: LCCOMB_X39_Y34_N0
\muxBranch|MuxBranchExit[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[2]~0_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[2]~0_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumBranch|sumBranch_out[2]~0_combout\,
	datab => \sumPC|sumPC_out[2]~4_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[2]~0_combout\);

-- Location: LCCOMB_X39_Y34_N16
\muxJump|MuxJumpExit[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[2]~2_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(0))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(0),
	datad => \muxBranch|MuxBranchExit[2]~0_combout\,
	combout => \muxJump|MuxJumpExit[2]~2_combout\);

-- Location: LCFF_X39_Y34_N17
\pc|ExitPC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[2]~2_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(2));

-- Location: LCCOMB_X38_Y32_N4
\controle|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|Equal6~0_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(29) & (\MI|altsyncram_component|auto_generated|q_a\(31) & (\MI|altsyncram_component|auto_generated|q_a\(26) & \controle|Equal9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(29),
	datab => \MI|altsyncram_component|auto_generated|q_a\(31),
	datac => \MI|altsyncram_component|auto_generated|q_a\(26),
	datad => \controle|Equal9~1_combout\,
	combout => \controle|Equal6~0_combout\);

-- Location: LCCOMB_X38_Y32_N26
\controle|controles[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[0]~3_combout\ = (\controle|Equal3~0_combout\ & (!\controle|Equal6~0_combout\ & (\controle|controles[1]~2_combout\ & !\controle|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|Equal3~0_combout\,
	datab => \controle|Equal6~0_combout\,
	datac => \controle|controles[1]~2_combout\,
	datad => \controle|Equal5~0_combout\,
	combout => \controle|controles[0]~3_combout\);

-- Location: LCCOMB_X38_Y32_N16
\controle|controles[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(0) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles[0]~3_combout\)) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((\controle|controles\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles[0]~3_combout\,
	datac => \controle|controles\(0),
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(0));

-- Location: LCCOMB_X41_Y31_N8
\muxJump|MuxJumpExit[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[0]~0_combout\ = (!\controle|controles\(0) & \sumPC|sumPC_out[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controle|controles\(0),
	datad => \sumPC|sumPC_out[0]~0_combout\,
	combout => \muxJump|MuxJumpExit[0]~0_combout\);

-- Location: LCFF_X41_Y31_N9
\pc|ExitPC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[0]~0_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(0));

-- Location: LCCOMB_X41_Y31_N2
\muxJump|MuxJumpExit[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[1]~1_combout\ = (!\controle|controles\(0) & \sumPC|sumPC_out[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controle|controles\(0),
	datad => \sumPC|sumPC_out[1]~2_combout\,
	combout => \muxJump|MuxJumpExit[1]~1_combout\);

-- Location: LCFF_X41_Y31_N3
\pc|ExitPC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[1]~1_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(1));

-- Location: LCCOMB_X40_Y33_N18
\sumBranch|sumBranch_out[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[10]~16_combout\ = ((\sumPC|sumPC_out[10]~20_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(8) $ (!\sumBranch|sumBranch_out[9]~15\)))) # (GND)
-- \sumBranch|sumBranch_out[10]~17\ = CARRY((\sumPC|sumPC_out[10]~20_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(8)) # (!\sumBranch|sumBranch_out[9]~15\))) # (!\sumPC|sumPC_out[10]~20_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(8) 
-- & !\sumBranch|sumBranch_out[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[10]~20_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(8),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[9]~15\,
	combout => \sumBranch|sumBranch_out[10]~16_combout\,
	cout => \sumBranch|sumBranch_out[10]~17\);

-- Location: LCCOMB_X39_Y33_N8
\muxBranch|MuxBranchExit[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[10]~8_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[10]~16_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[10]~20_combout\,
	datac => \sumBranch|sumBranch_out[10]~16_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[10]~8_combout\);

-- Location: LCCOMB_X39_Y33_N16
\muxJump|MuxJumpExit[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[10]~10_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(8))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(0),
	datab => \MI|altsyncram_component|auto_generated|q_a\(8),
	datac => \muxBranch|MuxBranchExit[10]~8_combout\,
	combout => \muxJump|MuxJumpExit[10]~10_combout\);

-- Location: LCFF_X39_Y33_N17
\pc|ExitPC[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[10]~10_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(10));

-- Location: LCCOMB_X40_Y33_N20
\sumBranch|sumBranch_out[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[11]~18_combout\ = (\sumPC|sumPC_out[11]~22_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(9) & (\sumBranch|sumBranch_out[10]~17\ & VCC)) # (!\MI|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\sumBranch|sumBranch_out[10]~17\)))) # (!\sumPC|sumPC_out[11]~22_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(9) & (!\sumBranch|sumBranch_out[10]~17\)) # (!\MI|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\sumBranch|sumBranch_out[10]~17\) # (GND)))))
-- \sumBranch|sumBranch_out[11]~19\ = CARRY((\sumPC|sumPC_out[11]~22_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(9) & !\sumBranch|sumBranch_out[10]~17\)) # (!\sumPC|sumPC_out[11]~22_combout\ & ((!\sumBranch|sumBranch_out[10]~17\) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[11]~22_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(9),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[10]~17\,
	combout => \sumBranch|sumBranch_out[11]~18_combout\,
	cout => \sumBranch|sumBranch_out[11]~19\);

-- Location: LCCOMB_X39_Y33_N18
\muxBranch|MuxBranchExit[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[11]~9_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[11]~18_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[11]~22_combout\,
	datab => \sumBranch|sumBranch_out[11]~18_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[11]~9_combout\);

-- Location: LCCOMB_X39_Y33_N26
\muxJump|MuxJumpExit[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[11]~11_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(9))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[11]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(9),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[11]~9_combout\,
	combout => \muxJump|MuxJumpExit[11]~11_combout\);

-- Location: LCFF_X39_Y33_N27
\pc|ExitPC[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[11]~11_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(11));

-- Location: LCCOMB_X40_Y33_N22
\sumBranch|sumBranch_out[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[12]~20_combout\ = ((\sumPC|sumPC_out[12]~24_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(10) $ (!\sumBranch|sumBranch_out[11]~19\)))) # (GND)
-- \sumBranch|sumBranch_out[12]~21\ = CARRY((\sumPC|sumPC_out[12]~24_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(10)) # (!\sumBranch|sumBranch_out[11]~19\))) # (!\sumPC|sumPC_out[12]~24_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(10) & !\sumBranch|sumBranch_out[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[12]~24_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[11]~19\,
	combout => \sumBranch|sumBranch_out[12]~20_combout\,
	cout => \sumBranch|sumBranch_out[12]~21\);

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(10),
	combout => \quatro~combout\(10));

-- Location: LCCOMB_X39_Y32_N20
\sumPC|sumPC_out[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[10]~20_combout\ = ((\pc|ExitPC\(10) $ (\quatro~combout\(10) $ (!\sumPC|sumPC_out[9]~19\)))) # (GND)
-- \sumPC|sumPC_out[10]~21\ = CARRY((\pc|ExitPC\(10) & ((\quatro~combout\(10)) # (!\sumPC|sumPC_out[9]~19\))) # (!\pc|ExitPC\(10) & (\quatro~combout\(10) & !\sumPC|sumPC_out[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(10),
	datab => \quatro~combout\(10),
	datad => VCC,
	cin => \sumPC|sumPC_out[9]~19\,
	combout => \sumPC|sumPC_out[10]~20_combout\,
	cout => \sumPC|sumPC_out[10]~21\);

-- Location: LCCOMB_X39_Y32_N22
\sumPC|sumPC_out[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[11]~22_combout\ = (\quatro~combout\(11) & ((\pc|ExitPC\(11) & (\sumPC|sumPC_out[10]~21\ & VCC)) # (!\pc|ExitPC\(11) & (!\sumPC|sumPC_out[10]~21\)))) # (!\quatro~combout\(11) & ((\pc|ExitPC\(11) & (!\sumPC|sumPC_out[10]~21\)) # 
-- (!\pc|ExitPC\(11) & ((\sumPC|sumPC_out[10]~21\) # (GND)))))
-- \sumPC|sumPC_out[11]~23\ = CARRY((\quatro~combout\(11) & (!\pc|ExitPC\(11) & !\sumPC|sumPC_out[10]~21\)) # (!\quatro~combout\(11) & ((!\sumPC|sumPC_out[10]~21\) # (!\pc|ExitPC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(11),
	datab => \pc|ExitPC\(11),
	datad => VCC,
	cin => \sumPC|sumPC_out[10]~21\,
	combout => \sumPC|sumPC_out[11]~22_combout\,
	cout => \sumPC|sumPC_out[11]~23\);

-- Location: LCCOMB_X39_Y32_N24
\sumPC|sumPC_out[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[12]~24_combout\ = ((\quatro~combout\(12) $ (\pc|ExitPC\(12) $ (!\sumPC|sumPC_out[11]~23\)))) # (GND)
-- \sumPC|sumPC_out[12]~25\ = CARRY((\quatro~combout\(12) & ((\pc|ExitPC\(12)) # (!\sumPC|sumPC_out[11]~23\))) # (!\quatro~combout\(12) & (\pc|ExitPC\(12) & !\sumPC|sumPC_out[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(12),
	datab => \pc|ExitPC\(12),
	datad => VCC,
	cin => \sumPC|sumPC_out[11]~23\,
	combout => \sumPC|sumPC_out[12]~24_combout\,
	cout => \sumPC|sumPC_out[12]~25\);

-- Location: LCCOMB_X39_Y33_N12
\muxBranch|MuxBranchExit[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[12]~10_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[12]~20_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumBranch|sumBranch_out[12]~20_combout\,
	datac => \sumPC|sumPC_out[12]~24_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[12]~10_combout\);

-- Location: LCCOMB_X39_Y33_N20
\muxJump|MuxJumpExit[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[12]~12_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(10))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[12]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(10),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[12]~10_combout\,
	combout => \muxJump|MuxJumpExit[12]~12_combout\);

-- Location: LCFF_X39_Y33_N21
\pc|ExitPC[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[12]~12_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(12));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(13),
	combout => \quatro~combout\(13));

-- Location: LCCOMB_X39_Y32_N26
\sumPC|sumPC_out[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[13]~26_combout\ = (\pc|ExitPC\(13) & ((\quatro~combout\(13) & (\sumPC|sumPC_out[12]~25\ & VCC)) # (!\quatro~combout\(13) & (!\sumPC|sumPC_out[12]~25\)))) # (!\pc|ExitPC\(13) & ((\quatro~combout\(13) & (!\sumPC|sumPC_out[12]~25\)) # 
-- (!\quatro~combout\(13) & ((\sumPC|sumPC_out[12]~25\) # (GND)))))
-- \sumPC|sumPC_out[13]~27\ = CARRY((\pc|ExitPC\(13) & (!\quatro~combout\(13) & !\sumPC|sumPC_out[12]~25\)) # (!\pc|ExitPC\(13) & ((!\sumPC|sumPC_out[12]~25\) # (!\quatro~combout\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(13),
	datab => \quatro~combout\(13),
	datad => VCC,
	cin => \sumPC|sumPC_out[12]~25\,
	combout => \sumPC|sumPC_out[13]~26_combout\,
	cout => \sumPC|sumPC_out[13]~27\);

-- Location: LCCOMB_X40_Y33_N24
\sumBranch|sumBranch_out[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[13]~22_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(11) & ((\sumPC|sumPC_out[13]~26_combout\ & (\sumBranch|sumBranch_out[12]~21\ & VCC)) # (!\sumPC|sumPC_out[13]~26_combout\ & (!\sumBranch|sumBranch_out[12]~21\)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(11) & ((\sumPC|sumPC_out[13]~26_combout\ & (!\sumBranch|sumBranch_out[12]~21\)) # (!\sumPC|sumPC_out[13]~26_combout\ & ((\sumBranch|sumBranch_out[12]~21\) # (GND)))))
-- \sumBranch|sumBranch_out[13]~23\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(11) & (!\sumPC|sumPC_out[13]~26_combout\ & !\sumBranch|sumBranch_out[12]~21\)) # (!\MI|altsyncram_component|auto_generated|q_a\(11) & 
-- ((!\sumBranch|sumBranch_out[12]~21\) # (!\sumPC|sumPC_out[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(11),
	datab => \sumPC|sumPC_out[13]~26_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[12]~21\,
	combout => \sumBranch|sumBranch_out[13]~22_combout\,
	cout => \sumBranch|sumBranch_out[13]~23\);

-- Location: LCCOMB_X39_Y33_N6
\muxBranch|MuxBranchExit[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[13]~11_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[13]~22_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[13]~26_combout\,
	datab => \sumBranch|sumBranch_out[13]~22_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[13]~11_combout\);

-- Location: LCCOMB_X39_Y33_N14
\muxJump|MuxJumpExit[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[13]~13_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(11))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[13]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(11),
	datad => \muxBranch|MuxBranchExit[13]~11_combout\,
	combout => \muxJump|MuxJumpExit[13]~13_combout\);

-- Location: LCFF_X39_Y33_N15
\pc|ExitPC[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[13]~13_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(13));

-- Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(14),
	combout => \quatro~combout\(14));

-- Location: LCCOMB_X39_Y32_N28
\sumPC|sumPC_out[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[14]~28_combout\ = ((\pc|ExitPC\(14) $ (\quatro~combout\(14) $ (!\sumPC|sumPC_out[13]~27\)))) # (GND)
-- \sumPC|sumPC_out[14]~29\ = CARRY((\pc|ExitPC\(14) & ((\quatro~combout\(14)) # (!\sumPC|sumPC_out[13]~27\))) # (!\pc|ExitPC\(14) & (\quatro~combout\(14) & !\sumPC|sumPC_out[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(14),
	datab => \quatro~combout\(14),
	datad => VCC,
	cin => \sumPC|sumPC_out[13]~27\,
	combout => \sumPC|sumPC_out[14]~28_combout\,
	cout => \sumPC|sumPC_out[14]~29\);

-- Location: LCCOMB_X41_Y32_N28
\muxBranch|MuxBranchExit[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[14]~12_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[14]~24_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumBranch|sumBranch_out[14]~24_combout\,
	datab => \sumPC|sumPC_out[14]~28_combout\,
	datac => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[14]~12_combout\);

-- Location: LCCOMB_X41_Y32_N0
\muxJump|MuxJumpExit[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[14]~14_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(12))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[14]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(12),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[14]~12_combout\,
	combout => \muxJump|MuxJumpExit[14]~14_combout\);

-- Location: LCFF_X41_Y32_N1
\pc|ExitPC[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[14]~14_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(14));

-- Location: LCCOMB_X39_Y32_N30
\sumPC|sumPC_out[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[15]~30_combout\ = (\quatro~combout\(15) & ((\pc|ExitPC\(15) & (\sumPC|sumPC_out[14]~29\ & VCC)) # (!\pc|ExitPC\(15) & (!\sumPC|sumPC_out[14]~29\)))) # (!\quatro~combout\(15) & ((\pc|ExitPC\(15) & (!\sumPC|sumPC_out[14]~29\)) # 
-- (!\pc|ExitPC\(15) & ((\sumPC|sumPC_out[14]~29\) # (GND)))))
-- \sumPC|sumPC_out[15]~31\ = CARRY((\quatro~combout\(15) & (!\pc|ExitPC\(15) & !\sumPC|sumPC_out[14]~29\)) # (!\quatro~combout\(15) & ((!\sumPC|sumPC_out[14]~29\) # (!\pc|ExitPC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(15),
	datab => \pc|ExitPC\(15),
	datad => VCC,
	cin => \sumPC|sumPC_out[14]~29\,
	combout => \sumPC|sumPC_out[15]~30_combout\,
	cout => \sumPC|sumPC_out[15]~31\);

-- Location: LCCOMB_X40_Y33_N26
\sumBranch|sumBranch_out[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[14]~24_combout\ = ((\sumPC|sumPC_out[14]~28_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(12) $ (!\sumBranch|sumBranch_out[13]~23\)))) # (GND)
-- \sumBranch|sumBranch_out[14]~25\ = CARRY((\sumPC|sumPC_out[14]~28_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(12)) # (!\sumBranch|sumBranch_out[13]~23\))) # (!\sumPC|sumPC_out[14]~28_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(12) & !\sumBranch|sumBranch_out[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[14]~28_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(12),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[13]~23\,
	combout => \sumBranch|sumBranch_out[14]~24_combout\,
	cout => \sumBranch|sumBranch_out[14]~25\);

-- Location: LCCOMB_X40_Y33_N28
\sumBranch|sumBranch_out[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[15]~26_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(13) & ((\sumPC|sumPC_out[15]~30_combout\ & (\sumBranch|sumBranch_out[14]~25\ & VCC)) # (!\sumPC|sumPC_out[15]~30_combout\ & (!\sumBranch|sumBranch_out[14]~25\)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(13) & ((\sumPC|sumPC_out[15]~30_combout\ & (!\sumBranch|sumBranch_out[14]~25\)) # (!\sumPC|sumPC_out[15]~30_combout\ & ((\sumBranch|sumBranch_out[14]~25\) # (GND)))))
-- \sumBranch|sumBranch_out[15]~27\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(13) & (!\sumPC|sumPC_out[15]~30_combout\ & !\sumBranch|sumBranch_out[14]~25\)) # (!\MI|altsyncram_component|auto_generated|q_a\(13) & 
-- ((!\sumBranch|sumBranch_out[14]~25\) # (!\sumPC|sumPC_out[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(13),
	datab => \sumPC|sumPC_out[15]~30_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[14]~25\,
	combout => \sumBranch|sumBranch_out[15]~26_combout\,
	cout => \sumBranch|sumBranch_out[15]~27\);

-- Location: LCCOMB_X40_Y31_N0
\muxBranch|MuxBranchExit[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[15]~13_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[15]~26_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumBranch|sumBranch_out[15]~26_combout\,
	datac => \sumPC|sumPC_out[15]~30_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[15]~13_combout\);

-- Location: LCCOMB_X40_Y31_N16
\muxJump|MuxJumpExit[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[15]~15_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(13))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[15]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(13),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[15]~13_combout\,
	combout => \muxJump|MuxJumpExit[15]~15_combout\);

-- Location: LCFF_X40_Y31_N17
\pc|ExitPC[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[15]~15_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(15));

-- Location: LCCOMB_X39_Y31_N0
\sumPC|sumPC_out[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[16]~32_combout\ = ((\quatro~combout\(16) $ (\pc|ExitPC\(16) $ (!\sumPC|sumPC_out[15]~31\)))) # (GND)
-- \sumPC|sumPC_out[16]~33\ = CARRY((\quatro~combout\(16) & ((\pc|ExitPC\(16)) # (!\sumPC|sumPC_out[15]~31\))) # (!\quatro~combout\(16) & (\pc|ExitPC\(16) & !\sumPC|sumPC_out[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(16),
	datab => \pc|ExitPC\(16),
	datad => VCC,
	cin => \sumPC|sumPC_out[15]~31\,
	combout => \sumPC|sumPC_out[16]~32_combout\,
	cout => \sumPC|sumPC_out[16]~33\);

-- Location: LCCOMB_X40_Y33_N30
\sumBranch|sumBranch_out[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[16]~28_combout\ = ((\sumPC|sumPC_out[16]~32_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(14) $ (!\sumBranch|sumBranch_out[15]~27\)))) # (GND)
-- \sumBranch|sumBranch_out[16]~29\ = CARRY((\sumPC|sumPC_out[16]~32_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(14)) # (!\sumBranch|sumBranch_out[15]~27\))) # (!\sumPC|sumPC_out[16]~32_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(14) & !\sumBranch|sumBranch_out[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[16]~32_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(14),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[15]~27\,
	combout => \sumBranch|sumBranch_out[16]~28_combout\,
	cout => \sumBranch|sumBranch_out[16]~29\);

-- Location: LCCOMB_X40_Y31_N26
\muxBranch|MuxBranchExit[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[16]~14_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[16]~28_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[16]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumPC|sumPC_out[16]~32_combout\,
	datac => \sumBranch|sumBranch_out[16]~28_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[16]~14_combout\);

-- Location: LCCOMB_X40_Y31_N18
\muxJump|MuxJumpExit[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[16]~16_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(14))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[16]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(14),
	datad => \muxBranch|MuxBranchExit[16]~14_combout\,
	combout => \muxJump|MuxJumpExit[16]~16_combout\);

-- Location: LCFF_X40_Y31_N19
\pc|ExitPC[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[16]~16_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(16));

-- Location: LCCOMB_X40_Y32_N0
\sumBranch|sumBranch_out[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[17]~30_combout\ = (\sumPC|sumPC_out[17]~34_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (\sumBranch|sumBranch_out[16]~29\ & VCC)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\sumBranch|sumBranch_out[16]~29\)))) # (!\sumPC|sumPC_out[17]~34_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (!\sumBranch|sumBranch_out[16]~29\)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\sumBranch|sumBranch_out[16]~29\) # (GND)))))
-- \sumBranch|sumBranch_out[17]~31\ = CARRY((\sumPC|sumPC_out[17]~34_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(15) & !\sumBranch|sumBranch_out[16]~29\)) # (!\sumPC|sumPC_out[17]~34_combout\ & ((!\sumBranch|sumBranch_out[16]~29\) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[17]~34_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[16]~29\,
	combout => \sumBranch|sumBranch_out[17]~30_combout\,
	cout => \sumBranch|sumBranch_out[17]~31\);

-- Location: LCCOMB_X40_Y31_N12
\muxBranch|MuxBranchExit[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[17]~15_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[17]~30_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[17]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[17]~34_combout\,
	datab => \sumBranch|sumBranch_out[17]~30_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[17]~15_combout\);

-- Location: LCCOMB_X40_Y31_N20
\muxJump|MuxJumpExit[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[17]~17_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(15))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[17]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[17]~15_combout\,
	combout => \muxJump|MuxJumpExit[17]~17_combout\);

-- Location: LCFF_X40_Y31_N21
\pc|ExitPC[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[17]~17_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(17));

-- Location: LCCOMB_X40_Y32_N2
\sumBranch|sumBranch_out[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[18]~32_combout\ = ((\sumPC|sumPC_out[18]~36_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(15) $ (!\sumBranch|sumBranch_out[17]~31\)))) # (GND)
-- \sumBranch|sumBranch_out[18]~33\ = CARRY((\sumPC|sumPC_out[18]~36_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15)) # (!\sumBranch|sumBranch_out[17]~31\))) # (!\sumPC|sumPC_out[18]~36_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15) & !\sumBranch|sumBranch_out[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[18]~36_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[17]~31\,
	combout => \sumBranch|sumBranch_out[18]~32_combout\,
	cout => \sumBranch|sumBranch_out[18]~33\);

-- Location: LCCOMB_X39_Y31_N2
\sumPC|sumPC_out[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[17]~34_combout\ = (\quatro~combout\(17) & ((\pc|ExitPC\(17) & (\sumPC|sumPC_out[16]~33\ & VCC)) # (!\pc|ExitPC\(17) & (!\sumPC|sumPC_out[16]~33\)))) # (!\quatro~combout\(17) & ((\pc|ExitPC\(17) & (!\sumPC|sumPC_out[16]~33\)) # 
-- (!\pc|ExitPC\(17) & ((\sumPC|sumPC_out[16]~33\) # (GND)))))
-- \sumPC|sumPC_out[17]~35\ = CARRY((\quatro~combout\(17) & (!\pc|ExitPC\(17) & !\sumPC|sumPC_out[16]~33\)) # (!\quatro~combout\(17) & ((!\sumPC|sumPC_out[16]~33\) # (!\pc|ExitPC\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(17),
	datab => \pc|ExitPC\(17),
	datad => VCC,
	cin => \sumPC|sumPC_out[16]~33\,
	combout => \sumPC|sumPC_out[17]~34_combout\,
	cout => \sumPC|sumPC_out[17]~35\);

-- Location: LCCOMB_X39_Y31_N4
\sumPC|sumPC_out[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[18]~36_combout\ = ((\quatro~combout\(18) $ (\pc|ExitPC\(18) $ (!\sumPC|sumPC_out[17]~35\)))) # (GND)
-- \sumPC|sumPC_out[18]~37\ = CARRY((\quatro~combout\(18) & ((\pc|ExitPC\(18)) # (!\sumPC|sumPC_out[17]~35\))) # (!\quatro~combout\(18) & (\pc|ExitPC\(18) & !\sumPC|sumPC_out[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(18),
	datab => \pc|ExitPC\(18),
	datad => VCC,
	cin => \sumPC|sumPC_out[17]~35\,
	combout => \sumPC|sumPC_out[18]~36_combout\,
	cout => \sumPC|sumPC_out[18]~37\);

-- Location: LCCOMB_X40_Y31_N30
\muxBranch|MuxBranchExit[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[18]~16_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[18]~32_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumBranch|sumBranch_out[18]~32_combout\,
	datac => \sumPC|sumPC_out[18]~36_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[18]~16_combout\);

-- Location: LCCOMB_X40_Y31_N14
\muxJump|MuxJumpExit[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[18]~18_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(16))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[18]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(16),
	datab => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[18]~16_combout\,
	combout => \muxJump|MuxJumpExit[18]~18_combout\);

-- Location: LCFF_X40_Y31_N15
\pc|ExitPC[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[18]~18_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(18));

-- Location: LCCOMB_X40_Y32_N4
\sumBranch|sumBranch_out[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[19]~34_combout\ = (\sumPC|sumPC_out[19]~38_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (\sumBranch|sumBranch_out[18]~33\ & VCC)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\sumBranch|sumBranch_out[18]~33\)))) # (!\sumPC|sumPC_out[19]~38_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (!\sumBranch|sumBranch_out[18]~33\)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\sumBranch|sumBranch_out[18]~33\) # (GND)))))
-- \sumBranch|sumBranch_out[19]~35\ = CARRY((\sumPC|sumPC_out[19]~38_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(15) & !\sumBranch|sumBranch_out[18]~33\)) # (!\sumPC|sumPC_out[19]~38_combout\ & ((!\sumBranch|sumBranch_out[18]~33\) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[19]~38_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[18]~33\,
	combout => \sumBranch|sumBranch_out[19]~34_combout\,
	cout => \sumBranch|sumBranch_out[19]~35\);

-- Location: LCCOMB_X39_Y31_N6
\sumPC|sumPC_out[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[19]~38_combout\ = (\quatro~combout\(19) & ((\pc|ExitPC\(19) & (\sumPC|sumPC_out[18]~37\ & VCC)) # (!\pc|ExitPC\(19) & (!\sumPC|sumPC_out[18]~37\)))) # (!\quatro~combout\(19) & ((\pc|ExitPC\(19) & (!\sumPC|sumPC_out[18]~37\)) # 
-- (!\pc|ExitPC\(19) & ((\sumPC|sumPC_out[18]~37\) # (GND)))))
-- \sumPC|sumPC_out[19]~39\ = CARRY((\quatro~combout\(19) & (!\pc|ExitPC\(19) & !\sumPC|sumPC_out[18]~37\)) # (!\quatro~combout\(19) & ((!\sumPC|sumPC_out[18]~37\) # (!\pc|ExitPC\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(19),
	datab => \pc|ExitPC\(19),
	datad => VCC,
	cin => \sumPC|sumPC_out[18]~37\,
	combout => \sumPC|sumPC_out[19]~38_combout\,
	cout => \sumPC|sumPC_out[19]~39\);

-- Location: LCCOMB_X40_Y31_N8
\muxBranch|MuxBranchExit[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[19]~17_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[19]~34_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[19]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumBranch|sumBranch_out[19]~34_combout\,
	datac => \sumPC|sumPC_out[19]~38_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[19]~17_combout\);

-- Location: LCCOMB_X40_Y31_N24
\muxJump|MuxJumpExit[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[19]~19_combout\ = (\controle|controles\(0) & ((\MI|altsyncram_component|auto_generated|q_a\(17)))) # (!\controle|controles\(0) & (\muxBranch|MuxBranchExit[19]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(0),
	datac => \muxBranch|MuxBranchExit[19]~17_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(17),
	combout => \muxJump|MuxJumpExit[19]~19_combout\);

-- Location: LCFF_X40_Y31_N25
\pc|ExitPC[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[19]~19_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(19));

-- Location: LCCOMB_X40_Y32_N6
\sumBranch|sumBranch_out[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[20]~36_combout\ = ((\sumPC|sumPC_out[20]~40_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(15) $ (!\sumBranch|sumBranch_out[19]~35\)))) # (GND)
-- \sumBranch|sumBranch_out[20]~37\ = CARRY((\sumPC|sumPC_out[20]~40_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15)) # (!\sumBranch|sumBranch_out[19]~35\))) # (!\sumPC|sumPC_out[20]~40_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15) & !\sumBranch|sumBranch_out[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[20]~40_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[19]~35\,
	combout => \sumBranch|sumBranch_out[20]~36_combout\,
	cout => \sumBranch|sumBranch_out[20]~37\);

-- Location: LCCOMB_X40_Y31_N2
\muxBranch|MuxBranchExit[20]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[20]~18_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[20]~36_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[20]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[20]~40_combout\,
	datac => \sumBranch|sumBranch_out[20]~36_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[20]~18_combout\);

-- Location: LCCOMB_X40_Y31_N10
\muxJump|MuxJumpExit[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[20]~20_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(18))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[20]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(18),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[20]~18_combout\,
	combout => \muxJump|MuxJumpExit[20]~20_combout\);

-- Location: LCFF_X40_Y31_N11
\pc|ExitPC[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[20]~20_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(20));

-- Location: LCCOMB_X40_Y32_N8
\sumBranch|sumBranch_out[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[21]~38_combout\ = (\sumPC|sumPC_out[21]~42_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (\sumBranch|sumBranch_out[20]~37\ & VCC)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\sumBranch|sumBranch_out[20]~37\)))) # (!\sumPC|sumPC_out[21]~42_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (!\sumBranch|sumBranch_out[20]~37\)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\sumBranch|sumBranch_out[20]~37\) # (GND)))))
-- \sumBranch|sumBranch_out[21]~39\ = CARRY((\sumPC|sumPC_out[21]~42_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(15) & !\sumBranch|sumBranch_out[20]~37\)) # (!\sumPC|sumPC_out[21]~42_combout\ & ((!\sumBranch|sumBranch_out[20]~37\) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[21]~42_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[20]~37\,
	combout => \sumBranch|sumBranch_out[21]~38_combout\,
	cout => \sumBranch|sumBranch_out[21]~39\);

-- Location: LCCOMB_X40_Y31_N28
\muxBranch|MuxBranchExit[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[21]~19_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[21]~38_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[21]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[21]~42_combout\,
	datac => \sumBranch|sumBranch_out[21]~38_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[21]~19_combout\);

-- Location: LCCOMB_X40_Y31_N4
\muxJump|MuxJumpExit[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[21]~21_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(19))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[21]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(19),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[21]~19_combout\,
	combout => \muxJump|MuxJumpExit[21]~21_combout\);

-- Location: LCFF_X40_Y31_N5
\pc|ExitPC[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[21]~21_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(21));

-- Location: LCCOMB_X40_Y32_N10
\sumBranch|sumBranch_out[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[22]~40_combout\ = ((\sumPC|sumPC_out[22]~44_combout\ $ (\MI|altsyncram_component|auto_generated|q_a\(15) $ (!\sumBranch|sumBranch_out[21]~39\)))) # (GND)
-- \sumBranch|sumBranch_out[22]~41\ = CARRY((\sumPC|sumPC_out[22]~44_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15)) # (!\sumBranch|sumBranch_out[21]~39\))) # (!\sumPC|sumPC_out[22]~44_combout\ & 
-- (\MI|altsyncram_component|auto_generated|q_a\(15) & !\sumBranch|sumBranch_out[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[22]~44_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[21]~39\,
	combout => \sumBranch|sumBranch_out[22]~40_combout\,
	cout => \sumBranch|sumBranch_out[22]~41\);

-- Location: LCCOMB_X40_Y31_N22
\muxBranch|MuxBranchExit[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[22]~20_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[22]~40_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[22]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[22]~44_combout\,
	datac => \sumBranch|sumBranch_out[22]~40_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[22]~20_combout\);

-- Location: LCCOMB_X40_Y31_N6
\muxJump|MuxJumpExit[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[22]~22_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(20))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[22]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(0),
	datac => \MI|altsyncram_component|auto_generated|q_a\(20),
	datad => \muxBranch|MuxBranchExit[22]~20_combout\,
	combout => \muxJump|MuxJumpExit[22]~22_combout\);

-- Location: LCFF_X40_Y31_N7
\pc|ExitPC[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[22]~22_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(22));

-- Location: LCCOMB_X40_Y32_N12
\sumBranch|sumBranch_out[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[23]~42_combout\ = (\sumPC|sumPC_out[23]~46_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (\sumBranch|sumBranch_out[22]~41\ & VCC)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (!\sumBranch|sumBranch_out[22]~41\)))) # (!\sumPC|sumPC_out[23]~46_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(15) & (!\sumBranch|sumBranch_out[22]~41\)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- ((\sumBranch|sumBranch_out[22]~41\) # (GND)))))
-- \sumBranch|sumBranch_out[23]~43\ = CARRY((\sumPC|sumPC_out[23]~46_combout\ & (!\MI|altsyncram_component|auto_generated|q_a\(15) & !\sumBranch|sumBranch_out[22]~41\)) # (!\sumPC|sumPC_out[23]~46_combout\ & ((!\sumBranch|sumBranch_out[22]~41\) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[23]~46_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(15),
	datad => VCC,
	cin => \sumBranch|sumBranch_out[22]~41\,
	combout => \sumBranch|sumBranch_out[23]~42_combout\,
	cout => \sumBranch|sumBranch_out[23]~43\);

-- Location: LCCOMB_X41_Y31_N6
\muxBranch|MuxBranchExit[23]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[23]~21_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[23]~42_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[23]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[23]~46_combout\,
	datab => \sumBranch|sumBranch_out[23]~42_combout\,
	datac => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[23]~21_combout\);

-- Location: LCCOMB_X41_Y31_N28
\muxJump|MuxJumpExit[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[23]~23_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[23]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[23]~21_combout\,
	combout => \muxJump|MuxJumpExit[23]~23_combout\);

-- Location: LCFF_X41_Y31_N29
\pc|ExitPC[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[23]~23_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(23));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(23),
	combout => \quatro~combout\(23));

-- Location: LCCOMB_X39_Y31_N8
\sumPC|sumPC_out[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[20]~40_combout\ = ((\quatro~combout\(20) $ (\pc|ExitPC\(20) $ (!\sumPC|sumPC_out[19]~39\)))) # (GND)
-- \sumPC|sumPC_out[20]~41\ = CARRY((\quatro~combout\(20) & ((\pc|ExitPC\(20)) # (!\sumPC|sumPC_out[19]~39\))) # (!\quatro~combout\(20) & (\pc|ExitPC\(20) & !\sumPC|sumPC_out[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(20),
	datab => \pc|ExitPC\(20),
	datad => VCC,
	cin => \sumPC|sumPC_out[19]~39\,
	combout => \sumPC|sumPC_out[20]~40_combout\,
	cout => \sumPC|sumPC_out[20]~41\);

-- Location: LCCOMB_X39_Y31_N10
\sumPC|sumPC_out[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[21]~42_combout\ = (\quatro~combout\(21) & ((\pc|ExitPC\(21) & (\sumPC|sumPC_out[20]~41\ & VCC)) # (!\pc|ExitPC\(21) & (!\sumPC|sumPC_out[20]~41\)))) # (!\quatro~combout\(21) & ((\pc|ExitPC\(21) & (!\sumPC|sumPC_out[20]~41\)) # 
-- (!\pc|ExitPC\(21) & ((\sumPC|sumPC_out[20]~41\) # (GND)))))
-- \sumPC|sumPC_out[21]~43\ = CARRY((\quatro~combout\(21) & (!\pc|ExitPC\(21) & !\sumPC|sumPC_out[20]~41\)) # (!\quatro~combout\(21) & ((!\sumPC|sumPC_out[20]~41\) # (!\pc|ExitPC\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(21),
	datab => \pc|ExitPC\(21),
	datad => VCC,
	cin => \sumPC|sumPC_out[20]~41\,
	combout => \sumPC|sumPC_out[21]~42_combout\,
	cout => \sumPC|sumPC_out[21]~43\);

-- Location: LCCOMB_X39_Y31_N12
\sumPC|sumPC_out[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[22]~44_combout\ = ((\quatro~combout\(22) $ (\pc|ExitPC\(22) $ (!\sumPC|sumPC_out[21]~43\)))) # (GND)
-- \sumPC|sumPC_out[22]~45\ = CARRY((\quatro~combout\(22) & ((\pc|ExitPC\(22)) # (!\sumPC|sumPC_out[21]~43\))) # (!\quatro~combout\(22) & (\pc|ExitPC\(22) & !\sumPC|sumPC_out[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(22),
	datab => \pc|ExitPC\(22),
	datad => VCC,
	cin => \sumPC|sumPC_out[21]~43\,
	combout => \sumPC|sumPC_out[22]~44_combout\,
	cout => \sumPC|sumPC_out[22]~45\);

-- Location: LCCOMB_X39_Y31_N14
\sumPC|sumPC_out[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[23]~46_combout\ = (\pc|ExitPC\(23) & ((\quatro~combout\(23) & (\sumPC|sumPC_out[22]~45\ & VCC)) # (!\quatro~combout\(23) & (!\sumPC|sumPC_out[22]~45\)))) # (!\pc|ExitPC\(23) & ((\quatro~combout\(23) & (!\sumPC|sumPC_out[22]~45\)) # 
-- (!\quatro~combout\(23) & ((\sumPC|sumPC_out[22]~45\) # (GND)))))
-- \sumPC|sumPC_out[23]~47\ = CARRY((\pc|ExitPC\(23) & (!\quatro~combout\(23) & !\sumPC|sumPC_out[22]~45\)) # (!\pc|ExitPC\(23) & ((!\sumPC|sumPC_out[22]~45\) # (!\quatro~combout\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(23),
	datab => \quatro~combout\(23),
	datad => VCC,
	cin => \sumPC|sumPC_out[22]~45\,
	combout => \sumPC|sumPC_out[23]~46_combout\,
	cout => \sumPC|sumPC_out[23]~47\);

-- Location: LCCOMB_X39_Y31_N16
\sumPC|sumPC_out[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[24]~48_combout\ = ((\quatro~combout\(24) $ (\pc|ExitPC\(24) $ (!\sumPC|sumPC_out[23]~47\)))) # (GND)
-- \sumPC|sumPC_out[24]~49\ = CARRY((\quatro~combout\(24) & ((\pc|ExitPC\(24)) # (!\sumPC|sumPC_out[23]~47\))) # (!\quatro~combout\(24) & (\pc|ExitPC\(24) & !\sumPC|sumPC_out[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(24),
	datab => \pc|ExitPC\(24),
	datad => VCC,
	cin => \sumPC|sumPC_out[23]~47\,
	combout => \sumPC|sumPC_out[24]~48_combout\,
	cout => \sumPC|sumPC_out[24]~49\);

-- Location: LCCOMB_X40_Y32_N14
\sumBranch|sumBranch_out[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[24]~44_combout\ = ((\MI|altsyncram_component|auto_generated|q_a\(15) $ (\sumPC|sumPC_out[24]~48_combout\ $ (!\sumBranch|sumBranch_out[23]~43\)))) # (GND)
-- \sumBranch|sumBranch_out[24]~45\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[24]~48_combout\) # (!\sumBranch|sumBranch_out[23]~43\))) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (\sumPC|sumPC_out[24]~48_combout\ & !\sumBranch|sumBranch_out[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \sumPC|sumPC_out[24]~48_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[23]~43\,
	combout => \sumBranch|sumBranch_out[24]~44_combout\,
	cout => \sumBranch|sumBranch_out[24]~45\);

-- Location: LCCOMB_X41_Y31_N0
\muxBranch|MuxBranchExit[24]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[24]~22_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[24]~44_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[24]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[24]~48_combout\,
	datab => \sumBranch|sumBranch_out[24]~44_combout\,
	datac => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[24]~22_combout\);

-- Location: LCCOMB_X41_Y31_N22
\muxJump|MuxJumpExit[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[24]~24_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[24]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[24]~22_combout\,
	combout => \muxJump|MuxJumpExit[24]~24_combout\);

-- Location: LCFF_X41_Y31_N23
\pc|ExitPC[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[24]~24_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(24));

-- Location: LCCOMB_X39_Y31_N18
\sumPC|sumPC_out[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[25]~50_combout\ = (\quatro~combout\(25) & ((\pc|ExitPC\(25) & (\sumPC|sumPC_out[24]~49\ & VCC)) # (!\pc|ExitPC\(25) & (!\sumPC|sumPC_out[24]~49\)))) # (!\quatro~combout\(25) & ((\pc|ExitPC\(25) & (!\sumPC|sumPC_out[24]~49\)) # 
-- (!\pc|ExitPC\(25) & ((\sumPC|sumPC_out[24]~49\) # (GND)))))
-- \sumPC|sumPC_out[25]~51\ = CARRY((\quatro~combout\(25) & (!\pc|ExitPC\(25) & !\sumPC|sumPC_out[24]~49\)) # (!\quatro~combout\(25) & ((!\sumPC|sumPC_out[24]~49\) # (!\pc|ExitPC\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(25),
	datab => \pc|ExitPC\(25),
	datad => VCC,
	cin => \sumPC|sumPC_out[24]~49\,
	combout => \sumPC|sumPC_out[25]~50_combout\,
	cout => \sumPC|sumPC_out[25]~51\);

-- Location: LCCOMB_X40_Y32_N16
\sumBranch|sumBranch_out[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[25]~46_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[25]~50_combout\ & (\sumBranch|sumBranch_out[24]~45\ & VCC)) # (!\sumPC|sumPC_out[25]~50_combout\ & (!\sumBranch|sumBranch_out[24]~45\)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[25]~50_combout\ & (!\sumBranch|sumBranch_out[24]~45\)) # (!\sumPC|sumPC_out[25]~50_combout\ & ((\sumBranch|sumBranch_out[24]~45\) # (GND)))))
-- \sumBranch|sumBranch_out[25]~47\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(15) & (!\sumPC|sumPC_out[25]~50_combout\ & !\sumBranch|sumBranch_out[24]~45\)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- ((!\sumBranch|sumBranch_out[24]~45\) # (!\sumPC|sumPC_out[25]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \sumPC|sumPC_out[25]~50_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[24]~45\,
	combout => \sumBranch|sumBranch_out[25]~46_combout\,
	cout => \sumBranch|sumBranch_out[25]~47\);

-- Location: LCCOMB_X41_Y31_N26
\muxBranch|MuxBranchExit[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[25]~23_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[25]~46_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[25]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumPC|sumPC_out[25]~50_combout\,
	datac => \ORBne|OR_out~0_combout\,
	datad => \sumBranch|sumBranch_out[25]~46_combout\,
	combout => \muxBranch|MuxBranchExit[25]~23_combout\);

-- Location: LCCOMB_X41_Y31_N24
\muxJump|MuxJumpExit[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[25]~25_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[25]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[25]~23_combout\,
	combout => \muxJump|MuxJumpExit[25]~25_combout\);

-- Location: LCFF_X41_Y31_N25
\pc|ExitPC[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[25]~25_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(25));

-- Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(26),
	combout => \quatro~combout\(26));

-- Location: LCCOMB_X39_Y31_N20
\sumPC|sumPC_out[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[26]~52_combout\ = ((\pc|ExitPC\(26) $ (\quatro~combout\(26) $ (!\sumPC|sumPC_out[25]~51\)))) # (GND)
-- \sumPC|sumPC_out[26]~53\ = CARRY((\pc|ExitPC\(26) & ((\quatro~combout\(26)) # (!\sumPC|sumPC_out[25]~51\))) # (!\pc|ExitPC\(26) & (\quatro~combout\(26) & !\sumPC|sumPC_out[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(26),
	datab => \quatro~combout\(26),
	datad => VCC,
	cin => \sumPC|sumPC_out[25]~51\,
	combout => \sumPC|sumPC_out[26]~52_combout\,
	cout => \sumPC|sumPC_out[26]~53\);

-- Location: LCCOMB_X40_Y32_N18
\sumBranch|sumBranch_out[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[26]~48_combout\ = ((\MI|altsyncram_component|auto_generated|q_a\(15) $ (\sumPC|sumPC_out[26]~52_combout\ $ (!\sumBranch|sumBranch_out[25]~47\)))) # (GND)
-- \sumBranch|sumBranch_out[26]~49\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[26]~52_combout\) # (!\sumBranch|sumBranch_out[25]~47\))) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (\sumPC|sumPC_out[26]~52_combout\ & !\sumBranch|sumBranch_out[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \sumPC|sumPC_out[26]~52_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[25]~47\,
	combout => \sumBranch|sumBranch_out[26]~48_combout\,
	cout => \sumBranch|sumBranch_out[26]~49\);

-- Location: LCCOMB_X41_Y31_N12
\muxBranch|MuxBranchExit[26]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[26]~24_combout\ = (\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[26]~48_combout\)) # (!\ORBne|OR_out~0_combout\ & ((\sumPC|sumPC_out[26]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumBranch|sumBranch_out[26]~48_combout\,
	datac => \ORBne|OR_out~0_combout\,
	datad => \sumPC|sumPC_out[26]~52_combout\,
	combout => \muxBranch|MuxBranchExit[26]~24_combout\);

-- Location: LCCOMB_X41_Y31_N10
\muxJump|MuxJumpExit[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[26]~26_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[26]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[26]~24_combout\,
	combout => \muxJump|MuxJumpExit[26]~26_combout\);

-- Location: LCFF_X41_Y31_N11
\pc|ExitPC[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[26]~26_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(26));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(27),
	combout => \quatro~combout\(27));

-- Location: LCCOMB_X39_Y31_N22
\sumPC|sumPC_out[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[27]~54_combout\ = (\pc|ExitPC\(27) & ((\quatro~combout\(27) & (\sumPC|sumPC_out[26]~53\ & VCC)) # (!\quatro~combout\(27) & (!\sumPC|sumPC_out[26]~53\)))) # (!\pc|ExitPC\(27) & ((\quatro~combout\(27) & (!\sumPC|sumPC_out[26]~53\)) # 
-- (!\quatro~combout\(27) & ((\sumPC|sumPC_out[26]~53\) # (GND)))))
-- \sumPC|sumPC_out[27]~55\ = CARRY((\pc|ExitPC\(27) & (!\quatro~combout\(27) & !\sumPC|sumPC_out[26]~53\)) # (!\pc|ExitPC\(27) & ((!\sumPC|sumPC_out[26]~53\) # (!\quatro~combout\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(27),
	datab => \quatro~combout\(27),
	datad => VCC,
	cin => \sumPC|sumPC_out[26]~53\,
	combout => \sumPC|sumPC_out[27]~54_combout\,
	cout => \sumPC|sumPC_out[27]~55\);

-- Location: LCCOMB_X40_Y32_N20
\sumBranch|sumBranch_out[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[27]~50_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[27]~54_combout\ & (\sumBranch|sumBranch_out[26]~49\ & VCC)) # (!\sumPC|sumPC_out[27]~54_combout\ & (!\sumBranch|sumBranch_out[26]~49\)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[27]~54_combout\ & (!\sumBranch|sumBranch_out[26]~49\)) # (!\sumPC|sumPC_out[27]~54_combout\ & ((\sumBranch|sumBranch_out[26]~49\) # (GND)))))
-- \sumBranch|sumBranch_out[27]~51\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(15) & (!\sumPC|sumPC_out[27]~54_combout\ & !\sumBranch|sumBranch_out[26]~49\)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- ((!\sumBranch|sumBranch_out[26]~49\) # (!\sumPC|sumPC_out[27]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \sumPC|sumPC_out[27]~54_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[26]~49\,
	combout => \sumBranch|sumBranch_out[27]~50_combout\,
	cout => \sumBranch|sumBranch_out[27]~51\);

-- Location: LCCOMB_X41_Y31_N30
\muxBranch|MuxBranchExit[27]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[27]~25_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[27]~50_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[27]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[27]~54_combout\,
	datac => \ORBne|OR_out~0_combout\,
	datad => \sumBranch|sumBranch_out[27]~50_combout\,
	combout => \muxBranch|MuxBranchExit[27]~25_combout\);

-- Location: LCCOMB_X41_Y31_N20
\muxJump|MuxJumpExit[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[27]~27_combout\ = (\controle|controles\(0) & (\MI|altsyncram_component|auto_generated|q_a\(25))) # (!\controle|controles\(0) & ((\muxBranch|MuxBranchExit[27]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \controle|controles\(0),
	datad => \muxBranch|MuxBranchExit[27]~25_combout\,
	combout => \muxJump|MuxJumpExit[27]~27_combout\);

-- Location: LCFF_X41_Y31_N21
\pc|ExitPC[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[27]~27_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(27));

-- Location: LCCOMB_X39_Y31_N24
\sumPC|sumPC_out[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[28]~56_combout\ = ((\quatro~combout\(28) $ (\pc|ExitPC\(28) $ (!\sumPC|sumPC_out[27]~55\)))) # (GND)
-- \sumPC|sumPC_out[28]~57\ = CARRY((\quatro~combout\(28) & ((\pc|ExitPC\(28)) # (!\sumPC|sumPC_out[27]~55\))) # (!\quatro~combout\(28) & (\pc|ExitPC\(28) & !\sumPC|sumPC_out[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \quatro~combout\(28),
	datab => \pc|ExitPC\(28),
	datad => VCC,
	cin => \sumPC|sumPC_out[27]~55\,
	combout => \sumPC|sumPC_out[28]~56_combout\,
	cout => \sumPC|sumPC_out[28]~57\);

-- Location: LCCOMB_X40_Y32_N22
\sumBranch|sumBranch_out[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[28]~52_combout\ = ((\MI|altsyncram_component|auto_generated|q_a\(15) $ (\sumPC|sumPC_out[28]~56_combout\ $ (!\sumBranch|sumBranch_out[27]~51\)))) # (GND)
-- \sumBranch|sumBranch_out[28]~53\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[28]~56_combout\) # (!\sumBranch|sumBranch_out[27]~51\))) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (\sumPC|sumPC_out[28]~56_combout\ & !\sumBranch|sumBranch_out[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \sumPC|sumPC_out[28]~56_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[27]~51\,
	combout => \sumBranch|sumBranch_out[28]~52_combout\,
	cout => \sumBranch|sumBranch_out[28]~53\);

-- Location: LCCOMB_X39_Y34_N8
\muxJump|MuxJumpExit[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[28]~28_combout\ = (\controle|controles\(0) & (\sumPC|sumPC_out[28]~56_combout\)) # (!\controle|controles\(0) & ((\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[28]~52_combout\))) # (!\ORBne|OR_out~0_combout\ & 
-- (\sumPC|sumPC_out[28]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[28]~56_combout\,
	datab => \sumBranch|sumBranch_out[28]~52_combout\,
	datac => \controle|controles\(0),
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxJump|MuxJumpExit[28]~28_combout\);

-- Location: LCFF_X39_Y34_N9
\pc|ExitPC[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[28]~28_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(28));

-- Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(29),
	combout => \quatro~combout\(29));

-- Location: LCCOMB_X39_Y31_N26
\sumPC|sumPC_out[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[29]~58_combout\ = (\pc|ExitPC\(29) & ((\quatro~combout\(29) & (\sumPC|sumPC_out[28]~57\ & VCC)) # (!\quatro~combout\(29) & (!\sumPC|sumPC_out[28]~57\)))) # (!\pc|ExitPC\(29) & ((\quatro~combout\(29) & (!\sumPC|sumPC_out[28]~57\)) # 
-- (!\quatro~combout\(29) & ((\sumPC|sumPC_out[28]~57\) # (GND)))))
-- \sumPC|sumPC_out[29]~59\ = CARRY((\pc|ExitPC\(29) & (!\quatro~combout\(29) & !\sumPC|sumPC_out[28]~57\)) # (!\pc|ExitPC\(29) & ((!\sumPC|sumPC_out[28]~57\) # (!\quatro~combout\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(29),
	datab => \quatro~combout\(29),
	datad => VCC,
	cin => \sumPC|sumPC_out[28]~57\,
	combout => \sumPC|sumPC_out[29]~58_combout\,
	cout => \sumPC|sumPC_out[29]~59\);

-- Location: LCCOMB_X40_Y32_N24
\sumBranch|sumBranch_out[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[29]~54_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[29]~58_combout\ & (\sumBranch|sumBranch_out[28]~53\ & VCC)) # (!\sumPC|sumPC_out[29]~58_combout\ & (!\sumBranch|sumBranch_out[28]~53\)))) # 
-- (!\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[29]~58_combout\ & (!\sumBranch|sumBranch_out[28]~53\)) # (!\sumPC|sumPC_out[29]~58_combout\ & ((\sumBranch|sumBranch_out[28]~53\) # (GND)))))
-- \sumBranch|sumBranch_out[29]~55\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(15) & (!\sumPC|sumPC_out[29]~58_combout\ & !\sumBranch|sumBranch_out[28]~53\)) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- ((!\sumBranch|sumBranch_out[28]~53\) # (!\sumPC|sumPC_out[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \sumPC|sumPC_out[29]~58_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[28]~53\,
	combout => \sumBranch|sumBranch_out[29]~54_combout\,
	cout => \sumBranch|sumBranch_out[29]~55\);

-- Location: LCCOMB_X39_Y34_N26
\muxJump|MuxJumpExit[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[29]~29_combout\ = (\controle|controles\(0) & (\sumPC|sumPC_out[29]~58_combout\)) # (!\controle|controles\(0) & ((\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[29]~54_combout\))) # (!\ORBne|OR_out~0_combout\ & 
-- (\sumPC|sumPC_out[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles\(0),
	datab => \sumPC|sumPC_out[29]~58_combout\,
	datac => \sumBranch|sumBranch_out[29]~54_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxJump|MuxJumpExit[29]~29_combout\);

-- Location: LCFF_X39_Y34_N27
\pc|ExitPC[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[29]~29_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(29));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(30),
	combout => \quatro~combout\(30));

-- Location: LCCOMB_X39_Y31_N28
\sumPC|sumPC_out[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[30]~60_combout\ = ((\pc|ExitPC\(30) $ (\quatro~combout\(30) $ (!\sumPC|sumPC_out[29]~59\)))) # (GND)
-- \sumPC|sumPC_out[30]~61\ = CARRY((\pc|ExitPC\(30) & ((\quatro~combout\(30)) # (!\sumPC|sumPC_out[29]~59\))) # (!\pc|ExitPC\(30) & (\quatro~combout\(30) & !\sumPC|sumPC_out[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pc|ExitPC\(30),
	datab => \quatro~combout\(30),
	datad => VCC,
	cin => \sumPC|sumPC_out[29]~59\,
	combout => \sumPC|sumPC_out[30]~60_combout\,
	cout => \sumPC|sumPC_out[30]~61\);

-- Location: LCCOMB_X40_Y32_N26
\sumBranch|sumBranch_out[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[30]~56_combout\ = ((\MI|altsyncram_component|auto_generated|q_a\(15) $ (\sumPC|sumPC_out[30]~60_combout\ $ (!\sumBranch|sumBranch_out[29]~55\)))) # (GND)
-- \sumBranch|sumBranch_out[30]~57\ = CARRY((\MI|altsyncram_component|auto_generated|q_a\(15) & ((\sumPC|sumPC_out[30]~60_combout\) # (!\sumBranch|sumBranch_out[29]~55\))) # (!\MI|altsyncram_component|auto_generated|q_a\(15) & 
-- (\sumPC|sumPC_out[30]~60_combout\ & !\sumBranch|sumBranch_out[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(15),
	datab => \sumPC|sumPC_out[30]~60_combout\,
	datad => VCC,
	cin => \sumBranch|sumBranch_out[29]~55\,
	combout => \sumBranch|sumBranch_out[30]~56_combout\,
	cout => \sumBranch|sumBranch_out[30]~57\);

-- Location: LCCOMB_X39_Y34_N4
\muxJump|MuxJumpExit[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[30]~30_combout\ = (\controle|controles\(0) & (\sumPC|sumPC_out[30]~60_combout\)) # (!\controle|controles\(0) & ((\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[30]~56_combout\))) # (!\ORBne|OR_out~0_combout\ & 
-- (\sumPC|sumPC_out[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[30]~60_combout\,
	datab => \controle|controles\(0),
	datac => \sumBranch|sumBranch_out[30]~56_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxJump|MuxJumpExit[30]~30_combout\);

-- Location: LCFF_X39_Y34_N5
\pc|ExitPC[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[30]~30_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(30));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(31),
	combout => \quatro~combout\(31));

-- Location: LCCOMB_X39_Y31_N30
\sumPC|sumPC_out[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumPC|sumPC_out[31]~62_combout\ = \quatro~combout\(31) $ (\sumPC|sumPC_out[30]~61\ $ (\pc|ExitPC\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \quatro~combout\(31),
	datad => \pc|ExitPC\(31),
	cin => \sumPC|sumPC_out[30]~61\,
	combout => \sumPC|sumPC_out[31]~62_combout\);

-- Location: LCCOMB_X39_Y34_N14
\muxJump|MuxJumpExit[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxJump|MuxJumpExit[31]~31_combout\ = (\controle|controles\(0) & (((\sumPC|sumPC_out[31]~62_combout\)))) # (!\controle|controles\(0) & ((\ORBne|OR_out~0_combout\ & (\sumBranch|sumBranch_out[31]~58_combout\)) # (!\ORBne|OR_out~0_combout\ & 
-- ((\sumPC|sumPC_out[31]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumBranch|sumBranch_out[31]~58_combout\,
	datab => \sumPC|sumPC_out[31]~62_combout\,
	datac => \controle|controles\(0),
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxJump|MuxJumpExit[31]~31_combout\);

-- Location: LCFF_X39_Y34_N15
\pc|ExitPC[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \muxJump|MuxJumpExit[31]~31_combout\,
	ena => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|ExitPC\(31));

-- Location: LCFF_X48_Y36_N19
\breg|breg~587\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~587_regout\);

-- Location: LCCOMB_X48_Y36_N18
\breg|breg~1662\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1662_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~843_regout\) # ((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~587_regout\ & 
-- !\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~843_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~587_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1662_combout\);

-- Location: LCFF_X48_Y36_N5
\breg|breg~971\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1737_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~971_regout\);

-- Location: LCFF_X57_Y31_N1
\breg|breg~715\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[5]~5_combout\,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~715_regout\);

-- Location: LCCOMB_X48_Y36_N4
\breg|breg~1663\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1663_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1662_combout\ & (\breg|breg~971_regout\)) # (!\breg|breg~1662_combout\ & ((\breg|breg~715_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~1662_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1662_combout\,
	datac => \breg|breg~971_regout\,
	datad => \breg|breg~715_regout\,
	combout => \breg|breg~1663_combout\);

-- Location: LCFF_X50_Y31_N17
\breg|breg~779\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~779_regout\);

-- Location: LCFF_X49_Y30_N11
\breg|breg~651\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~651_regout\);

-- Location: LCFF_X49_Y31_N31
\breg|breg~907\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~907_regout\);

-- Location: LCCOMB_X49_Y30_N10
\breg|breg~1669\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1669_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~907_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~651_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~651_regout\,
	datad => \breg|breg~907_regout\,
	combout => \breg|breg~1669_combout\);

-- Location: LCCOMB_X50_Y31_N16
\breg|breg~1670\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1670_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1669_combout\ & (\breg|breg~1035_regout\)) # (!\breg|breg~1669_combout\ & ((\breg|breg~779_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1035_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~779_regout\,
	datad => \breg|breg~1669_combout\,
	combout => \breg|breg~1670_combout\);

-- Location: LCFF_X51_Y29_N13
\breg|breg~939\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~939_regout\);

-- Location: LCFF_X51_Y29_N27
\breg|breg~683\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~683_regout\);

-- Location: LCFF_X51_Y31_N7
\breg|breg~555\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~555_regout\);

-- Location: LCCOMB_X51_Y29_N26
\breg|breg~1666\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1666_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~683_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~555_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~683_regout\,
	datad => \breg|breg~555_regout\,
	combout => \breg|breg~1666_combout\);

-- Location: LCCOMB_X51_Y29_N12
\breg|breg~1667\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1667_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1666_combout\ & ((\breg|breg~939_regout\))) # (!\breg|breg~1666_combout\ & (\breg|breg~811_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~811_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~939_regout\,
	datad => \breg|breg~1666_combout\,
	combout => \breg|breg~1667_combout\);

-- Location: LCFF_X56_Y39_N1
\breg|breg~1003\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1003_regout\);

-- Location: LCFF_X56_Y39_N23
\breg|breg~875\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~875_regout\);

-- Location: LCFF_X56_Y30_N5
\breg|breg~747\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[5]~5_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~747_regout\);

-- Location: LCCOMB_X56_Y30_N4
\breg|breg~1664\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1664_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~747_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~619_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~619_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~747_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1664_combout\);

-- Location: LCCOMB_X56_Y39_N22
\breg|breg~1665\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1665_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1664_combout\ & (\breg|breg~1003_regout\)) # (!\breg|breg~1664_combout\ & ((\breg|breg~875_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1003_regout\,
	datac => \breg|breg~875_regout\,
	datad => \breg|breg~1664_combout\,
	combout => \breg|breg~1665_combout\);

-- Location: LCCOMB_X50_Y39_N30
\breg|breg~1668\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1668_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~1665_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1667_combout\,
	datad => \breg|breg~1665_combout\,
	combout => \breg|breg~1668_combout\);

-- Location: LCCOMB_X50_Y39_N16
\breg|breg~1671\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1671_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1668_combout\ & ((\breg|breg~1670_combout\))) # (!\breg|breg~1668_combout\ & (\breg|breg~1663_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1663_combout\,
	datac => \breg|breg~1670_combout\,
	datad => \breg|breg~1668_combout\,
	combout => \breg|breg~1671_combout\);

-- Location: LCCOMB_X50_Y39_N22
\breg|regA[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[5]~5_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1671_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (((!\breg|Equal0~0_combout\ & \breg|breg~1681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1671_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|Equal0~0_combout\,
	datad => \breg|breg~1681_combout\,
	combout => \breg|regA[5]~5_combout\);

-- Location: LCCOMB_X50_Y39_N24
\breg|regA[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[6]~6_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1651_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1651_combout\,
	datac => \breg|breg~1661_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[6]~6_combout\);

-- Location: LCCOMB_X54_Y28_N0
\breg|regA[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[7]~7_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1631_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1641_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1641_combout\,
	datab => \breg|breg~1631_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[7]~7_combout\);

-- Location: LCCOMB_X54_Y28_N18
\breg|regA[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[8]~8_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1611_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1621_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1621_combout\,
	datab => \breg|breg~1611_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[8]~8_combout\);

-- Location: LCCOMB_X52_Y28_N24
\breg|breg~1592\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1592_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~207_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~175_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~207_regout\,
	datad => \breg|breg~175_regout\,
	combout => \breg|breg~1592_combout\);

-- Location: LCCOMB_X51_Y32_N28
\breg|breg~1593\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1593_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1592_combout\ & (\breg|breg~271_regout\)) # (!\breg|breg~1592_combout\ & ((\breg|breg~239_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~1592_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1592_combout\,
	datac => \breg|breg~271_regout\,
	datad => \breg|breg~239_regout\,
	combout => \breg|breg~1593_combout\);

-- Location: LCCOMB_X54_Y36_N22
\breg|breg~1595\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1595_combout\ = (\breg|breg~1594_combout\ & (((\breg|breg~399_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21)))) # (!\breg|breg~1594_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~335_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1594_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~335_regout\,
	datad => \breg|breg~399_regout\,
	combout => \breg|breg~1595_combout\);

-- Location: LCFF_X54_Y37_N11
\breg|breg~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[9]~9_combout\,
	sload => VCC,
	ena => \breg|breg~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~143_regout\);

-- Location: LCCOMB_X53_Y38_N24
\breg|breg~1596\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1596_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~111_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~47_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~111_regout\,
	datad => \breg|breg~47_regout\,
	combout => \breg|breg~1596_combout\);

-- Location: LCCOMB_X54_Y37_N10
\breg|breg~1597\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1597_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1596_combout\ & ((\breg|breg~143_regout\))) # (!\breg|breg~1596_combout\ & (\breg|breg~79_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~79_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~143_regout\,
	datad => \breg|breg~1596_combout\,
	combout => \breg|breg~1597_combout\);

-- Location: LCCOMB_X54_Y36_N10
\breg|breg~1598\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1598_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1595_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1597_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1595_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(24),
	datad => \breg|breg~1597_combout\,
	combout => \breg|breg~1598_combout\);

-- Location: LCCOMB_X50_Y35_N20
\breg|breg~1601\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1601_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1598_combout\ & (\breg|breg~1600_combout\)) # (!\breg|breg~1598_combout\ & ((\breg|breg~1593_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1600_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1593_combout\,
	datad => \breg|breg~1598_combout\,
	combout => \breg|breg~1601_combout\);

-- Location: LCCOMB_X54_Y28_N4
\breg|regA[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[9]~9_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1591_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1601_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1601_combout\,
	datab => \breg|breg~1591_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[9]~9_combout\);

-- Location: LCCOMB_X56_Y39_N2
\breg|regA[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[10]~10_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1571_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1581_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1581_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(25),
	datad => \breg|breg~1571_combout\,
	combout => \breg|regA[10]~10_combout\);

-- Location: LCCOMB_X49_Y33_N8
\breg|breg~1543\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1543_combout\ = (\breg|breg~1542_combout\ & (((\breg|breg~977_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1542_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~721_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1542_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~721_regout\,
	datad => \breg|breg~977_regout\,
	combout => \breg|breg~1543_combout\);

-- Location: LCFF_X61_Y31_N19
\breg|breg~913\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~913_regout\);

-- Location: LCFF_X59_Y31_N17
\breg|breg~657\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~657_regout\);

-- Location: LCCOMB_X61_Y31_N18
\breg|breg~1549\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1549_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23)) # ((\breg|breg~913_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~657_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~913_regout\,
	datad => \breg|breg~657_regout\,
	combout => \breg|breg~1549_combout\);

-- Location: LCCOMB_X60_Y31_N24
\breg|breg~1550\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1550_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1549_combout\ & (\breg|breg~1041_regout\)) # (!\breg|breg~1549_combout\ & ((\breg|breg~785_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~1041_regout\,
	datac => \breg|breg~785_regout\,
	datad => \breg|breg~1549_combout\,
	combout => \breg|breg~1550_combout\);

-- Location: LCCOMB_X51_Y37_N4
\breg|breg~1546\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1546_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~689_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~561_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~689_regout\,
	datad => \breg|breg~561_regout\,
	combout => \breg|breg~1546_combout\);

-- Location: LCFF_X44_Y37_N11
\breg|breg~945\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mux_MemReg|d_in_mux[11]~11_combout\,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~945_regout\);

-- Location: LCCOMB_X51_Y37_N24
\breg|breg~1547\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1547_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1546_combout\ & (\breg|breg~945_regout\)) # (!\breg|breg~1546_combout\ & ((\breg|breg~817_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1546_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1546_combout\,
	datac => \breg|breg~945_regout\,
	datad => \breg|breg~817_regout\,
	combout => \breg|breg~1547_combout\);

-- Location: LCFF_X56_Y39_N25
\breg|breg~881\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[11]~11_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~881_regout\);

-- Location: LCCOMB_X56_Y35_N0
\breg|breg~1544\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1544_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~753_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~625_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~625_regout\,
	datac => \breg|breg~753_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1544_combout\);

-- Location: LCCOMB_X56_Y39_N24
\breg|breg~1545\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1545_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1544_combout\ & (\breg|breg~1009_regout\)) # (!\breg|breg~1544_combout\ & ((\breg|breg~881_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1009_regout\,
	datac => \breg|breg~881_regout\,
	datad => \breg|breg~1544_combout\,
	combout => \breg|breg~1545_combout\);

-- Location: LCCOMB_X51_Y37_N2
\breg|breg~1548\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1548_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\breg|breg~1545_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1547_combout\,
	datad => \breg|breg~1545_combout\,
	combout => \breg|breg~1548_combout\);

-- Location: LCCOMB_X51_Y37_N20
\breg|breg~1551\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1551_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1548_combout\ & ((\breg|breg~1550_combout\))) # (!\breg|breg~1548_combout\ & (\breg|breg~1543_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~1543_combout\,
	datac => \breg|breg~1550_combout\,
	datad => \breg|breg~1548_combout\,
	combout => \breg|breg~1551_combout\);

-- Location: LCCOMB_X51_Y37_N26
\breg|regA[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[11]~11_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1551_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (((!\breg|Equal0~0_combout\ & \breg|breg~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1551_combout\,
	datab => \breg|Equal0~0_combout\,
	datac => \breg|breg~1561_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[11]~11_combout\);

-- Location: LCFF_X52_Y37_N7
\breg|breg~530\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~530_regout\);

-- Location: LCCOMB_X53_Y39_N20
\breg|breg~1539\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1539_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~498_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~434_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~498_regout\,
	datad => \breg|breg~434_regout\,
	combout => \breg|breg~1539_combout\);

-- Location: LCCOMB_X52_Y37_N6
\breg|breg~1540\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1540_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1539_combout\ & ((\breg|breg~530_regout\))) # (!\breg|breg~1539_combout\ & (\breg|breg~466_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \breg|breg~466_regout\,
	datac => \breg|breg~530_regout\,
	datad => \breg|breg~1539_combout\,
	combout => \breg|breg~1540_combout\);

-- Location: LCFF_X51_Y38_N25
\breg|breg~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~82_regout\);

-- Location: LCCOMB_X51_Y38_N24
\breg|breg~1536\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1536_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~82_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~50_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~82_regout\,
	datad => \breg|breg~50_regout\,
	combout => \breg|breg~1536_combout\);

-- Location: LCCOMB_X50_Y38_N30
\breg|breg~1537\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1537_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1536_combout\ & ((\breg|breg~146_regout\))) # (!\breg|breg~1536_combout\ & (\breg|breg~114_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~114_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~146_regout\,
	datad => \breg|breg~1536_combout\,
	combout => \breg|breg~1537_combout\);

-- Location: LCFF_X52_Y39_N9
\breg|breg~210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~210_regout\);

-- Location: LCCOMB_X52_Y32_N26
\breg|breg~1534\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1534_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & (\MI|altsyncram_component|auto_generated|q_a\(22))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (\breg|breg~242_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~178_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~242_regout\,
	datad => \breg|breg~178_regout\,
	combout => \breg|breg~1534_combout\);

-- Location: LCCOMB_X52_Y39_N8
\breg|breg~1535\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1535_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1534_combout\ & (\breg|breg~274_regout\)) # (!\breg|breg~1534_combout\ & ((\breg|breg~210_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~274_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~210_regout\,
	datad => \breg|breg~1534_combout\,
	combout => \breg|breg~1535_combout\);

-- Location: LCCOMB_X49_Y39_N24
\breg|breg~1538\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1538_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~1535_combout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~1537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1537_combout\,
	datad => \breg|breg~1535_combout\,
	combout => \breg|breg~1538_combout\);

-- Location: LCFF_X56_Y36_N27
\breg|breg~402\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[12]~12_combout\,
	sload => VCC,
	ena => \breg|breg~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~402_regout\);

-- Location: LCCOMB_X57_Y36_N18
\breg|breg~1532\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1532_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (((\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\breg|breg~338_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~306_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~306_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~338_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1532_combout\);

-- Location: LCCOMB_X56_Y36_N26
\breg|breg~1533\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1533_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1532_combout\ & ((\breg|breg~402_regout\))) # (!\breg|breg~1532_combout\ & (\breg|breg~370_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~370_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~402_regout\,
	datad => \breg|breg~1532_combout\,
	combout => \breg|breg~1533_combout\);

-- Location: LCCOMB_X49_Y39_N10
\breg|breg~1541\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1541_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1538_combout\ & (\breg|breg~1540_combout\)) # (!\breg|breg~1538_combout\ & ((\breg|breg~1533_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1540_combout\,
	datac => \breg|breg~1538_combout\,
	datad => \breg|breg~1533_combout\,
	combout => \breg|breg~1541_combout\);

-- Location: LCCOMB_X49_Y39_N4
\breg|regA[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[12]~12_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1531_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1531_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(25),
	datad => \breg|breg~1541_combout\,
	combout => \breg|regA[12]~12_combout\);

-- Location: LCCOMB_X48_Y38_N16
\breg|regA[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[13]~13_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1511_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1511_combout\,
	datac => \breg|breg~1521_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[13]~13_combout\);

-- Location: LCCOMB_X48_Y38_N18
\breg|regA[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[14]~14_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1491_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1491_combout\,
	datac => \breg|breg~1501_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[14]~14_combout\);

-- Location: LCCOMB_X52_Y30_N6
\breg|regA[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[15]~15_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1471_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1481_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(25),
	datab => \breg|Equal0~0_combout\,
	datac => \breg|breg~1481_combout\,
	datad => \breg|breg~1471_combout\,
	combout => \breg|regA[15]~15_combout\);

-- Location: LCCOMB_X54_Y32_N2
\breg|regA[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[16]~16_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1451_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1461_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(25),
	datab => \breg|breg~1461_combout\,
	datac => \breg|breg~1451_combout\,
	datad => \breg|Equal0~0_combout\,
	combout => \breg|regA[16]~16_combout\);

-- Location: LCCOMB_X54_Y28_N30
\breg|regA[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[17]~17_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1431_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|breg~1431_combout\,
	datad => \breg|breg~1441_combout\,
	combout => \breg|regA[17]~17_combout\);

-- Location: LCFF_X59_Y30_N25
\breg|breg~1048\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1048_regout\);

-- Location: LCFF_X58_Y30_N21
\breg|breg~792\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~792_regout\);

-- Location: LCCOMB_X58_Y30_N20
\breg|breg~1409\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1409_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~792_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~664_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~792_regout\,
	datad => \breg|breg~664_regout\,
	combout => \breg|breg~1409_combout\);

-- Location: LCCOMB_X59_Y30_N24
\breg|breg~1410\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1410_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1409_combout\ & ((\breg|breg~1048_regout\))) # (!\breg|breg~1409_combout\ & (\breg|breg~920_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~920_regout\,
	datac => \breg|breg~1048_regout\,
	datad => \breg|breg~1409_combout\,
	combout => \breg|breg~1410_combout\);

-- Location: LCFF_X53_Y29_N3
\breg|breg~760\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~760_regout\);

-- Location: LCFF_X57_Y29_N17
\breg|breg~632\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~632_regout\);

-- Location: LCFF_X53_Y29_N13
\breg|breg~888\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~888_regout\);

-- Location: LCCOMB_X53_Y29_N12
\breg|breg~1402\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1402_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~888_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~632_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~632_regout\,
	datac => \breg|breg~888_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1402_combout\);

-- Location: LCCOMB_X53_Y29_N2
\breg|breg~1403\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1403_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1402_combout\ & (\breg|breg~1016_regout\)) # (!\breg|breg~1402_combout\ & ((\breg|breg~760_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1016_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~760_regout\,
	datad => \breg|breg~1402_combout\,
	combout => \breg|breg~1403_combout\);

-- Location: LCFF_X49_Y32_N5
\breg|breg~856\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~856_regout\);

-- Location: LCFF_X50_Y36_N5
\breg|breg~728\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~728_regout\);

-- Location: LCCOMB_X50_Y36_N4
\breg|breg~1404\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1404_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~728_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~600_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~600_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~728_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1404_combout\);

-- Location: LCCOMB_X49_Y32_N4
\breg|breg~1405\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1405_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1404_combout\ & (\breg|breg~984_regout\)) # (!\breg|breg~1404_combout\ & ((\breg|breg~856_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~984_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~856_regout\,
	datad => \breg|breg~1404_combout\,
	combout => \breg|breg~1405_combout\);

-- Location: LCFF_X58_Y35_N11
\breg|breg~952\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~952_regout\);

-- Location: LCFF_X58_Y31_N13
\breg|breg~824\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[18]~18_combout\,
	sload => VCC,
	ena => \breg|breg~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~824_regout\);

-- Location: LCCOMB_X58_Y31_N12
\breg|breg~1406\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1406_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~824_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~568_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~568_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~824_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1406_combout\);

-- Location: LCCOMB_X58_Y35_N10
\breg|breg~1407\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1407_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1406_combout\ & ((\breg|breg~952_regout\))) # (!\breg|breg~1406_combout\ & (\breg|breg~696_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~696_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~952_regout\,
	datad => \breg|breg~1406_combout\,
	combout => \breg|breg~1407_combout\);

-- Location: LCCOMB_X58_Y35_N28
\breg|breg~1408\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1408_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & (\MI|altsyncram_component|auto_generated|q_a\(21))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (\breg|breg~1405_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1407_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1405_combout\,
	datad => \breg|breg~1407_combout\,
	combout => \breg|breg~1408_combout\);

-- Location: LCCOMB_X58_Y35_N6
\breg|breg~1411\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1411_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1408_combout\ & (\breg|breg~1410_combout\)) # (!\breg|breg~1408_combout\ & ((\breg|breg~1403_combout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1410_combout\,
	datac => \breg|breg~1403_combout\,
	datad => \breg|breg~1408_combout\,
	combout => \breg|breg~1411_combout\);

-- Location: LCCOMB_X54_Y28_N8
\breg|regA[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[18]~18_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1411_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1421_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1421_combout\,
	datab => \breg|breg~1411_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[18]~18_combout\);

-- Location: LCCOMB_X58_Y30_N8
\breg|breg~1390\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1390_combout\ = (\breg|breg~1389_combout\ & (((\breg|breg~1049_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1389_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~793_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1389_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~793_regout\,
	datad => \breg|breg~1049_regout\,
	combout => \breg|breg~1390_combout\);

-- Location: LCFF_X51_Y30_N17
\breg|breg~953\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~953_regout\);

-- Location: LCCOMB_X53_Y31_N22
\breg|breg~1386\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1386_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24)) # ((\breg|breg~697_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~569_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~697_regout\,
	datad => \breg|breg~569_regout\,
	combout => \breg|breg~1386_combout\);

-- Location: LCCOMB_X51_Y30_N16
\breg|breg~1387\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1387_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1386_combout\ & ((\breg|breg~953_regout\))) # (!\breg|breg~1386_combout\ & (\breg|breg~825_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~825_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~953_regout\,
	datad => \breg|breg~1386_combout\,
	combout => \breg|breg~1387_combout\);

-- Location: LCFF_X53_Y29_N17
\breg|breg~761\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[19]~19_combout\,
	sload => VCC,
	ena => \breg|breg~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~761_regout\);

-- Location: LCCOMB_X53_Y29_N16
\breg|breg~1384\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1384_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~761_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~633_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~633_regout\,
	datac => \breg|breg~761_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1384_combout\);

-- Location: LCCOMB_X54_Y29_N28
\breg|breg~1385\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1385_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1384_combout\ & ((\breg|breg~1017_regout\))) # (!\breg|breg~1384_combout\ & (\breg|breg~889_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~889_regout\,
	datac => \breg|breg~1017_regout\,
	datad => \breg|breg~1384_combout\,
	combout => \breg|breg~1385_combout\);

-- Location: LCCOMB_X54_Y29_N22
\breg|breg~1388\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1388_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~1385_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & (\breg|breg~1387_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1387_combout\,
	datad => \breg|breg~1385_combout\,
	combout => \breg|breg~1388_combout\);

-- Location: LCCOMB_X54_Y29_N16
\breg|breg~1391\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1391_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1388_combout\ & ((\breg|breg~1390_combout\))) # (!\breg|breg~1388_combout\ & (\breg|breg~1383_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\breg|breg~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1383_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1390_combout\,
	datad => \breg|breg~1388_combout\,
	combout => \breg|breg~1391_combout\);

-- Location: LCCOMB_X57_Y37_N18
\breg|regA[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[19]~19_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1391_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1391_combout\,
	datac => \breg|breg~1401_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[19]~19_combout\);

-- Location: LCCOMB_X53_Y30_N14
\breg|regA[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[20]~20_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1371_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (((!\breg|Equal0~0_combout\ & \breg|breg~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1371_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|Equal0~0_combout\,
	datad => \breg|breg~1381_combout\,
	combout => \breg|regA[20]~20_combout\);

-- Location: LCCOMB_X54_Y28_N10
\breg|regA[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[21]~21_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1351_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1361_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1361_combout\,
	datab => \breg|breg~1351_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[21]~21_combout\);

-- Location: LCCOMB_X58_Y33_N22
\breg|regA[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[22]~22_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1331_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(25),
	datab => \breg|Equal0~0_combout\,
	datac => \breg|breg~1331_combout\,
	datad => \breg|breg~1341_combout\,
	combout => \breg|regA[22]~22_combout\);

-- Location: LCCOMB_X54_Y28_N12
\breg|regA[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[23]~23_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1311_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1321_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1321_combout\,
	datab => \breg|breg~1311_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[23]~23_combout\);

-- Location: LCFF_X58_Y29_N27
\breg|breg~798\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~798_regout\);

-- Location: LCFF_X59_Y31_N21
\breg|breg~670\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[24]~24_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~670_regout\);

-- Location: LCCOMB_X58_Y29_N26
\breg|breg~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1289_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~798_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~670_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~798_regout\,
	datad => \breg|breg~670_regout\,
	combout => \breg|breg~1289_combout\);

-- Location: LCCOMB_X59_Y30_N22
\breg|breg~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1290_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1289_combout\ & (\breg|breg~1054_regout\)) # (!\breg|breg~1289_combout\ & ((\breg|breg~926_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1054_regout\,
	datac => \breg|breg~926_regout\,
	datad => \breg|breg~1289_combout\,
	combout => \breg|breg~1290_combout\);

-- Location: LCCOMB_X51_Y30_N24
\breg|breg~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1286_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~830_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~574_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~574_regout\,
	datac => \breg|breg~830_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1286_combout\);

-- Location: LCCOMB_X51_Y29_N14
\breg|breg~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1287_combout\ = (\breg|breg~1286_combout\ & ((\breg|breg~958_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\breg|breg~1286_combout\ & (((\breg|breg~702_regout\ & \MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~958_regout\,
	datab => \breg|breg~1286_combout\,
	datac => \breg|breg~702_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1287_combout\);

-- Location: LCCOMB_X50_Y36_N30
\breg|breg~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1284_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (\MI|altsyncram_component|auto_generated|q_a\(23))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (\breg|breg~734_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~606_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~734_regout\,
	datad => \breg|breg~606_regout\,
	combout => \breg|breg~1284_combout\);

-- Location: LCCOMB_X50_Y36_N28
\breg|breg~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1285_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1284_combout\ & (\breg|breg~990_regout\)) # (!\breg|breg~1284_combout\ & ((\breg|breg~862_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~990_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~862_regout\,
	datad => \breg|breg~1284_combout\,
	combout => \breg|breg~1285_combout\);

-- Location: LCCOMB_X59_Y33_N6
\breg|breg~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1288_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~1285_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & (\breg|breg~1287_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1287_combout\,
	datad => \breg|breg~1285_combout\,
	combout => \breg|breg~1288_combout\);

-- Location: LCCOMB_X59_Y33_N8
\breg|breg~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1291_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1288_combout\ & ((\breg|breg~1290_combout\))) # (!\breg|breg~1288_combout\ & (\breg|breg~1283_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1283_combout\,
	datab => \breg|breg~1290_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(22),
	datad => \breg|breg~1288_combout\,
	combout => \breg|breg~1291_combout\);

-- Location: LCCOMB_X59_Y33_N18
\breg|regA[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[24]~24_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1291_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & ((\breg|breg~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \breg|breg~1291_combout\,
	datac => \MI|altsyncram_component|auto_generated|q_a\(25),
	datad => \breg|breg~1301_combout\,
	combout => \breg|regA[24]~24_combout\);

-- Location: LCCOMB_X58_Y29_N0
\breg|breg~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1264_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\breg|breg~767_regout\))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~639_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~639_regout\,
	datac => \breg|breg~767_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1264_combout\);

-- Location: LCCOMB_X57_Y30_N20
\breg|breg~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1265_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1264_combout\ & (\breg|breg~1023_regout\)) # (!\breg|breg~1264_combout\ & ((\breg|breg~895_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\breg|breg~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1023_regout\,
	datac => \breg|breg~895_regout\,
	datad => \breg|breg~1264_combout\,
	combout => \breg|breg~1265_combout\);

-- Location: LCFF_X53_Y31_N9
\breg|breg~703\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~703_regout\);

-- Location: LCCOMB_X53_Y31_N8
\breg|breg~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1266_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~703_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~575_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~575_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~703_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1266_combout\);

-- Location: LCCOMB_X52_Y33_N28
\breg|breg~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1267_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~1266_combout\ & ((\breg|breg~959_regout\))) # (!\breg|breg~1266_combout\ & (\breg|breg~831_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~1266_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~1266_combout\,
	datac => \breg|breg~831_regout\,
	datad => \breg|breg~959_regout\,
	combout => \breg|breg~1267_combout\);

-- Location: LCCOMB_X52_Y33_N30
\breg|breg~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1268_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\MI|altsyncram_component|auto_generated|q_a\(21)) # ((\breg|breg~1265_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(21) & ((\breg|breg~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \MI|altsyncram_component|auto_generated|q_a\(21),
	datac => \breg|breg~1265_combout\,
	datad => \breg|breg~1267_combout\,
	combout => \breg|breg~1268_combout\);

-- Location: LCFF_X59_Y31_N19
\breg|breg~671\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~671_regout\);

-- Location: LCFF_X59_Y30_N29
\breg|breg~927\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[25]~25_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~927_regout\);

-- Location: LCCOMB_X59_Y30_N28
\breg|breg~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1269_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(24) & (((\breg|breg~927_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(23))))) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & (\breg|breg~671_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(24),
	datab => \breg|breg~671_regout\,
	datac => \breg|breg~927_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(23),
	combout => \breg|breg~1269_combout\);

-- Location: LCCOMB_X57_Y31_N10
\breg|breg~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1270_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1269_combout\ & ((\breg|breg~1055_regout\))) # (!\breg|breg~1269_combout\ & (\breg|breg~799_regout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~799_regout\,
	datac => \breg|breg~1055_regout\,
	datad => \breg|breg~1269_combout\,
	combout => \breg|breg~1270_combout\);

-- Location: LCCOMB_X52_Y33_N16
\breg|breg~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1271_combout\ = (\breg|breg~1268_combout\ & (((\breg|breg~1270_combout\) # (!\MI|altsyncram_component|auto_generated|q_a\(21))))) # (!\breg|breg~1268_combout\ & (\breg|breg~1263_combout\ & ((\MI|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1263_combout\,
	datab => \breg|breg~1268_combout\,
	datac => \breg|breg~1270_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(21),
	combout => \breg|breg~1271_combout\);

-- Location: LCCOMB_X54_Y28_N14
\breg|regA[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[25]~25_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1271_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (((!\breg|Equal0~0_combout\ & \breg|breg~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1271_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|Equal0~0_combout\,
	datad => \breg|breg~1281_combout\,
	combout => \breg|regA[25]~25_combout\);

-- Location: LCCOMB_X57_Y30_N10
\breg|breg~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1243_combout\ = (\breg|breg~1242_combout\ & (((\breg|breg~1024_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(23)))) # (!\breg|breg~1242_combout\ & (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~768_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1242_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~1024_regout\,
	datad => \breg|breg~768_regout\,
	combout => \breg|breg~1243_combout\);

-- Location: LCFF_X59_Y31_N1
\breg|breg~1056\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~1056_regout\);

-- Location: LCFF_X59_Y30_N11
\breg|breg~928\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \mux_MemReg|d_in_mux[26]~26_combout\,
	sload => VCC,
	ena => \breg|breg~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \breg|breg~928_regout\);

-- Location: LCCOMB_X59_Y30_N10
\breg|breg~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1250_combout\ = (\breg|breg~1249_combout\ & ((\breg|breg~1056_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1249_combout\ & (((\breg|breg~928_regout\ & \MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1249_combout\,
	datab => \breg|breg~1056_regout\,
	datac => \breg|breg~928_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1250_combout\);

-- Location: LCCOMB_X50_Y36_N14
\breg|breg~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1244_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (((\breg|breg~736_regout\) # (\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & (\breg|breg~608_regout\ & 
-- ((!\MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~608_regout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(23),
	datac => \breg|breg~736_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1244_combout\);

-- Location: LCCOMB_X50_Y36_N20
\breg|breg~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1245_combout\ = (\breg|breg~1244_combout\ & ((\breg|breg~992_regout\) # ((!\MI|altsyncram_component|auto_generated|q_a\(24))))) # (!\breg|breg~1244_combout\ & (((\breg|breg~864_regout\ & \MI|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~992_regout\,
	datab => \breg|breg~1244_combout\,
	datac => \breg|breg~864_regout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(24),
	combout => \breg|breg~1245_combout\);

-- Location: LCCOMB_X52_Y33_N18
\breg|breg~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1246_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & (\MI|altsyncram_component|auto_generated|q_a\(24))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & ((\MI|altsyncram_component|auto_generated|q_a\(24) & 
-- (\breg|breg~832_regout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(24) & ((\breg|breg~576_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \MI|altsyncram_component|auto_generated|q_a\(24),
	datac => \breg|breg~832_regout\,
	datad => \breg|breg~576_regout\,
	combout => \breg|breg~1246_combout\);

-- Location: LCCOMB_X51_Y29_N20
\breg|breg~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1247_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(23) & ((\breg|breg~1246_combout\ & (\breg|breg~960_regout\)) # (!\breg|breg~1246_combout\ & ((\breg|breg~704_regout\))))) # (!\MI|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\breg|breg~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(23),
	datab => \breg|breg~960_regout\,
	datac => \breg|breg~704_regout\,
	datad => \breg|breg~1246_combout\,
	combout => \breg|breg~1247_combout\);

-- Location: LCCOMB_X53_Y35_N10
\breg|breg~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1248_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(21) & ((\MI|altsyncram_component|auto_generated|q_a\(22)) # ((\breg|breg~1245_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(21),
	datab => \MI|altsyncram_component|auto_generated|q_a\(22),
	datac => \breg|breg~1245_combout\,
	datad => \breg|breg~1247_combout\,
	combout => \breg|breg~1248_combout\);

-- Location: LCCOMB_X54_Y34_N20
\breg|breg~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|breg~1251_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(22) & ((\breg|breg~1248_combout\ & ((\breg|breg~1250_combout\))) # (!\breg|breg~1248_combout\ & (\breg|breg~1243_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\breg|breg~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(22),
	datab => \breg|breg~1243_combout\,
	datac => \breg|breg~1250_combout\,
	datad => \breg|breg~1248_combout\,
	combout => \breg|breg~1251_combout\);

-- Location: LCCOMB_X54_Y28_N16
\breg|regA[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[26]~26_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1251_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1261_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|Equal0~0_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|breg~1261_combout\,
	datad => \breg|breg~1251_combout\,
	combout => \breg|regA[26]~26_combout\);

-- Location: LCCOMB_X54_Y28_N26
\breg|regA[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[27]~27_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1231_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1241_combout\ & !\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1231_combout\,
	datab => \breg|breg~1241_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[27]~27_combout\);

-- Location: LCCOMB_X54_Y28_N28
\breg|regA[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[28]~28_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1211_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1221_combout\ & (!\breg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1221_combout\,
	datab => \MI|altsyncram_component|auto_generated|q_a\(25),
	datac => \breg|Equal0~0_combout\,
	datad => \breg|breg~1211_combout\,
	combout => \breg|regA[28]~28_combout\);

-- Location: LCCOMB_X54_Y28_N22
\breg|regA[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[29]~29_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1191_combout\)) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1201_combout\ & !\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1191_combout\,
	datab => \breg|breg~1201_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[29]~29_combout\);

-- Location: LCCOMB_X54_Y28_N24
\breg|regA[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[30]~30_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1181_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (\breg|breg~1171_combout\ & ((!\breg|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breg|breg~1171_combout\,
	datab => \breg|breg~1181_combout\,
	datac => \breg|Equal0~0_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(25),
	combout => \breg|regA[30]~30_combout\);

-- Location: LCCOMB_X48_Y32_N18
\breg|regA[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg|regA[31]~31_combout\ = (\MI|altsyncram_component|auto_generated|q_a\(25) & (((\breg|breg~1691_combout\)))) # (!\MI|altsyncram_component|auto_generated|q_a\(25) & (!\breg|Equal0~0_combout\ & (\breg|breg~1701_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MI|altsyncram_component|auto_generated|q_a\(25),
	datab => \breg|Equal0~0_combout\,
	datac => \breg|breg~1701_combout\,
	datad => \breg|breg~1691_combout\,
	combout => \breg|regA[31]~31_combout\);

-- Location: LCCOMB_X40_Y32_N28
\sumBranch|sumBranch_out[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \sumBranch|sumBranch_out[31]~58_combout\ = \sumPC|sumPC_out[31]~62_combout\ $ (\sumBranch|sumBranch_out[30]~57\ $ (\MI|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sumPC|sumPC_out[31]~62_combout\,
	datad => \MI|altsyncram_component|auto_generated|q_a\(15),
	cin => \sumBranch|sumBranch_out[30]~57\,
	combout => \sumBranch|sumBranch_out[31]~58_combout\);

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(8),
	combout => \quatro~combout\(8));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(11),
	combout => \quatro~combout\(11));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(17),
	combout => \quatro~combout\(17));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(20),
	combout => \quatro~combout\(20));

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(21),
	combout => \quatro~combout\(21));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\quatro[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_quatro(22),
	combout => \quatro~combout\(22));

-- Location: LCCOMB_X38_Y32_N12
\controle|controles[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles[8]~7_combout\ = (\controle|Equal3~0_combout\ & ((\controle|Equal4~1_combout\) # ((\controle|Equal5~0_combout\) # (\controle|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|Equal4~1_combout\,
	datab => \controle|Equal3~0_combout\,
	datac => \controle|Equal5~0_combout\,
	datad => \controle|Equal6~0_combout\,
	combout => \controle|controles[8]~7_combout\);

-- Location: LCCOMB_X38_Y32_N14
\controle|controles[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(8) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles[8]~7_combout\)) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((\controle|controles\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controle|controles[8]~7_combout\,
	datac => \controle|controles\(8),
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(8));

-- Location: LCCOMB_X59_Y38_N0
\controle|controles[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \controle|controles\(4) = (GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & ((\controle|Equal6~0_combout\))) # (!GLOBAL(\controle|controles[9]~4clkctrl_outclk\) & (\controle|controles\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controle|controles\(4),
	datac => \controle|Equal6~0_combout\,
	datad => \controle|controles[9]~4clkctrl_outclk\,
	combout => \controle|controles\(4));

-- Location: LCCOMB_X39_Y34_N24
\muxBranch|MuxBranchExit[28]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[28]~26_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[28]~52_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[28]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[28]~56_combout\,
	datab => \ORBne|OR_out~0_combout\,
	datad => \sumBranch|sumBranch_out[28]~52_combout\,
	combout => \muxBranch|MuxBranchExit[28]~26_combout\);

-- Location: LCCOMB_X39_Y34_N2
\muxBranch|MuxBranchExit[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[29]~27_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[29]~54_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[29]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sumPC|sumPC_out[29]~58_combout\,
	datac => \sumBranch|sumBranch_out[29]~54_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[29]~27_combout\);

-- Location: LCCOMB_X39_Y34_N28
\muxBranch|MuxBranchExit[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[30]~28_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[30]~56_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sumPC|sumPC_out[30]~60_combout\,
	datac => \sumBranch|sumBranch_out[30]~56_combout\,
	datad => \ORBne|OR_out~0_combout\,
	combout => \muxBranch|MuxBranchExit[30]~28_combout\);

-- Location: LCCOMB_X39_Y34_N6
\muxBranch|MuxBranchExit[31]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \muxBranch|MuxBranchExit[31]~29_combout\ = (\ORBne|OR_out~0_combout\ & ((\sumBranch|sumBranch_out[31]~58_combout\))) # (!\ORBne|OR_out~0_combout\ & (\sumPC|sumPC_out[31]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ORBne|OR_out~0_combout\,
	datac => \sumPC|sumPC_out[31]~62_combout\,
	datad => \sumBranch|sumBranch_out[31]~58_combout\,
	combout => \muxBranch|MuxBranchExit[31]~29_combout\);

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(0));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(1));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(2));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(3));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(4));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(5));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(6));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(7));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(8));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(9));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(10));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(11));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(12));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(13));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(14));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(15));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(16));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(17));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(18));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(19));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(20));

-- Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(21));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(22));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(23));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(24));

-- Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(25));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(26));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(27));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(28));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(29));

-- Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(30));

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_PC[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc|ExitPC\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_PC(31));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(0));

-- Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(1));

-- Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(2));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(3));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(4));

-- Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(5));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(6));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(7));

-- Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(8));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(9));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(10));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(11));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(12));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(13));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(14));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(15));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(16));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(17));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(18));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(19));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(20));

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(21));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(22));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(23));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(24));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(25));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(26));

-- Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(27));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(28));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(29));

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(30));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MI[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MI(31));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(0));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(1));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(2));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(3));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(4));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(5));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(6));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(7));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(8));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(9));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(10));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(11));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(12));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(13));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(14));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(15));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(16));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(17));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(18));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(19));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(20));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(21));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(22));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(23));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(24));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(25));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(26));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(27));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(28));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(29));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(30));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MD[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_MemReg|d_in_mux[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MD(31));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(0));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(1));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(2));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(3));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(4));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(5));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(6));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(7));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(8));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(9));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(10));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(11));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(12));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(13));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(14));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(15));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(16));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(17));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(18));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(19));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(20));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(21));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(22));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(23));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(24));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(25));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(26));

-- Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(27));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(28));

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(29));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(30));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_BREG[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \breg|regA[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_BREG(31));

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux31~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(0));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux30~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(1));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux29~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(2));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux28~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(3));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux27~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(4));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux26~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(5));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux25~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(6));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux24~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(7));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux23~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(8));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux22~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(9));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux21~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(10));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux20~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(11));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux19~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(12));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux18~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(13));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux17~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(14));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux16~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(15));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux15~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(16));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux14~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(17));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux13~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(18));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux12~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(19));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux11~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(20));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux10~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(21));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux9~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(22));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux8~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(23));

-- Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(24));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux6~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(25));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux5~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(26));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(27));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(28));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(29));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(30));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_ULA[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ula|Mux0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_ULA(31));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(0));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(1));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(2));

-- Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(3));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(4));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(5));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(6));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(7));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(8));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(9));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(10));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(11));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(12));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(13));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(14));

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(15));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(16));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(17));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(18));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(19));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(20));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(21));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(22));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(23));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(24));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(25));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(26));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(27));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(28));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(29));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(30));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMDESVIO[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumBranch|sumBranch_out[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMDESVIO(31));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(0));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(1));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(2));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(3));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(4));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(5));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[6]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(6));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(7));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[8]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(8));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(9));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(10));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(11));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[12]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(12));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[13]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(13));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[14]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(14));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(15));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[16]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(16));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(17));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[18]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(18));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[19]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(19));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[20]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(20));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[21]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(21));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[22]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(22));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[23]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(23));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[24]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(24));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[25]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(25));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[26]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(26));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[27]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(27));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[28]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(28));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[29]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(29));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[30]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(30));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_SUMPC[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[31]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_SUMPC(31));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXRD[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_regdst|WriteR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXRD(0));

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXRD[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_regdst|WriteR[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXRD(1));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXRD[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_regdst|WriteR[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXRD(2));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXRD[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_regdst|WriteR[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXRD(3));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXRD[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_regdst|WriteR[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXRD(4));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(0));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(1));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(2));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(3));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(4));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(5));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(6));

-- Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(7));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(8));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(9));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(10));

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(11));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(12));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(13));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(14));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(15));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(16));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(17));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(18));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(19));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(20));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(21));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(22));

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(23));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(24));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(25));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(26));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(27));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(28));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(29));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(30));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXALU[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \mux_ALUSrc|WriteR\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXALU(31));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(0));

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(1));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(2));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(3));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(4));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(5));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(6));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(7));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(8));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(9));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(10));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_CONTROLE[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_CONTROLE(11));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(0));

-- Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \sumPC|sumPC_out[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(1));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(2));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(3));

-- Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(4));

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(5));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(6));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(7));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(8));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[9]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(9));

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(10));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(11));

-- Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[12]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(12));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(13));

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[14]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(14));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[15]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(15));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[16]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(16));

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(17));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[18]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(18));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[19]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(19));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[20]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(20));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[21]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(21));

-- Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[22]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(22));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[23]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(23));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[24]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(24));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[25]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(25));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(26));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[27]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(27));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[28]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(28));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(29));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[30]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(30));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXAB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxBranch|MuxBranchExit[31]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXAB(31));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(0));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(1));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(2));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(3));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(4));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(6));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(7));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(8));

-- Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(9));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(10));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(11));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(12));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(13));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(14));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(15));

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(16));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(17));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(18));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(19));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(20));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(21));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(22));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(23));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(24));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(25));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(26));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(27));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(28));

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(29));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(30));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_MUXB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \muxJump|MuxJumpExit[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_MUXB(31));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RS[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RS(0));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RS[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RS(1));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RS[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RS(2));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RS[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RS(3));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RS[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RS(4));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RT(0));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RT(1));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RT(2));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RT(3));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RT(4));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RD[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RD(0));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RD[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RD(1));

-- Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RD[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RD(2));

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RD[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RD(3));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_RD[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_RD(4));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_SHAMT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_SHAMT(0));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_SHAMT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_SHAMT(1));

-- Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_SHAMT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_SHAMT(2));

-- Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_SHAMT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_SHAMT(3));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_SHAMT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_SHAMT(4));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_FUNCT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_FUNCT(0));

-- Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_FUNCT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_FUNCT(1));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_FUNCT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_FUNCT(2));

-- Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_FUNCT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_FUNCT(3));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_FUNCT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_FUNCT(4));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_FUNCT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_FUNCT(5));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_OPCODE[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_OPCODE(0));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_OPCODE[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_OPCODE(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_OPCODE[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_OPCODE(2));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_OPCODE[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_OPCODE(3));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_OPCODE[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_OPCODE(4));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_OPCODE[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_OPCODE(5));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(0));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(1));

-- Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(2));

-- Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(3));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(4));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(5));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(6));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(7));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(8));

-- Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(9));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(10));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(11));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(12));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(13));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(14));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM16[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM16(15));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(0));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(1));

-- Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(2));

-- Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(3));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(4));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(5));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(6));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(7));

-- Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(8));

-- Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(9));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(10));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(11));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(12));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(13));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(14));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(15));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(16));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(17));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(18));

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(19));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(20));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(21));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(22));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(23));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(24));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VSAIDA_INS_IMM26[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MI|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VSAIDA_INS_IMM26(25));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemRead~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \controle|controles\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemRead);
END structure;


