Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Jul 26 15:23:20 2024
| Host             : DESKTOP-3JDODKJ running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcku040-ffva1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.164        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.680        |
| Device Static (W)        | 0.484        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 98.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.154 |        9 |       --- |             --- |
| CLB Logic                |     0.075 |    79856 |       --- |             --- |
|   LUT as Shift Register  |     0.056 |     3479 |    112800 |            3.08 |
|   LUT as Logic           |     0.015 |    23109 |    242400 |            9.53 |
|   Register               |     0.003 |    41130 |    484800 |            8.48 |
|   LUT as Distributed RAM |    <0.001 |       32 |    112800 |            0.03 |
|   CARRY8                 |    <0.001 |      593 |     30300 |            1.96 |
|   F7/F8 Muxes            |    <0.001 |     1077 |    242400 |            0.44 |
|   BUFG                   |    <0.001 |        2 |        80 |            2.50 |
|   Others                 |     0.000 |     5078 |       --- |             --- |
| Signals                  |     0.031 |    58394 |       --- |             --- |
| Block RAM                |     0.071 |     73.5 |       600 |           12.25 |
| MMCM                     |     0.115 |        1 |        10 |           10.00 |
| I/O                      |     0.235 |      128 |       520 |           24.62 |
| Static Power             |     0.484 |          |           |                 |
| Total                    |     1.164 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.497 |       0.347 |      0.151 |
| Vccaux     |       1.800 |     0.160 |       0.064 |      0.096 |
| Vccaux_io  |       1.800 |     0.139 |       0.074 |      0.065 |
| Vccint_io  |       0.950 |     0.045 |       0.029 |      0.016 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.016 |       0.016 |      0.000 |
| Vcco18     |       1.800 |     0.019 |       0.019 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.013 |       0.002 |      0.011 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| adc1_clk_p                                                                                 | board2_adc1_clk_p                                                    |             8.0 |
| adc2_clk_p                                                                                 | board2_adc2_clk_p                                                    |             8.0 |
| clk_out1_sys_clk_mmcm                                                                      | clk_for_all/inst/clk_out1_sys_clk_mmcm                               |            20.0 |
| clk_out2_sys_clk_mmcm                                                                      | clk_for_all/inst/clk_out2_sys_clk_mmcm                               |             8.0 |
| clkfbout_sys_clk_mmcm                                                                      | clk_for_all/inst/clkfbout_sys_clk_mmcm                               |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_p                                                                                  | sys_clk_p                                                            |             5.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| top                                                                                |     0.680 |
|   adc_board1                                                                       |     0.103 |
|     IBUFDS_DATAS[0].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[0].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[10].IBUFDS_adc1_data                                              |     0.004 |
|     IBUFDS_DATAS[10].IBUFDS_adc2_data                                              |     0.004 |
|     IBUFDS_DATAS[11].IBUFDS_adc1_data                                              |     0.004 |
|     IBUFDS_DATAS[11].IBUFDS_adc2_data                                              |     0.004 |
|     IBUFDS_DATAS[1].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[1].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[2].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[2].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[3].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[3].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[4].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[4].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[5].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[5].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[6].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[6].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[7].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[7].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[8].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[8].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[9].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[9].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_adc1_clk                                                                |     0.004 |
|     IBUFDS_adc2_clk                                                                |     0.004 |
|     spi_config_adc1                                                                |    <0.001 |
|       adc_spi_m0                                                                   |    <0.001 |
|         spi_master_m0                                                              |    <0.001 |
|     spi_config_adc2                                                                |    <0.001 |
|       adc_spi_m0                                                                   |    <0.001 |
|         spi_master_m0                                                              |    <0.001 |
|   adc_board2                                                                       |     0.109 |
|     IBUFDS_DATAS[0].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[0].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[10].IBUFDS_adc1_data                                              |     0.004 |
|     IBUFDS_DATAS[10].IBUFDS_adc2_data                                              |     0.004 |
|     IBUFDS_DATAS[11].IBUFDS_adc1_data                                              |     0.004 |
|     IBUFDS_DATAS[11].IBUFDS_adc2_data                                              |     0.004 |
|     IBUFDS_DATAS[1].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[1].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[2].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[2].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[3].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[3].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[4].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[4].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[5].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[5].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[6].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[6].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[7].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[7].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[8].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[8].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_DATAS[9].IBUFDS_adc1_data                                               |     0.004 |
|     IBUFDS_DATAS[9].IBUFDS_adc2_data                                               |     0.004 |
|     IBUFDS_adc1_clk                                                                |     0.004 |
|     IBUFDS_adc2_clk                                                                |     0.004 |
|     spi_config_adc1                                                                |    <0.001 |
|       adc_spi_m0                                                                   |    <0.001 |
|         spi_master_m0                                                              |    <0.001 |
|     spi_config_adc2                                                                |    <0.001 |
|       adc_spi_m0                                                                   |    <0.001 |
|         spi_master_m0                                                              |    <0.001 |
|   clk_for_all                                                                      |     0.122 |
|     inst                                                                           |     0.122 |
|       clkin1_ibufds                                                                |     0.004 |
|   data                                                                             |     0.286 |
|     adc_A_data_package                                                             |     0.023 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |    <0.001 |
|                     c2                                                             |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |    <0.001 |
|                     c1                                                             |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.007 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_A_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_B_data_package                                                             |     0.022 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |    <0.001 |
|                     c2                                                             |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |    <0.001 |
|                     c1                                                             |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.007 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_B_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_C_data_package                                                             |     0.022 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |     0.000 |
|                     c2                                                             |     0.000 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |     0.000 |
|                     c1                                                             |     0.000 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.007 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_C_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_D_data_package                                                             |     0.022 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |     0.000 |
|                     c2                                                             |     0.000 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |     0.000 |
|                     c1                                                             |     0.000 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.006 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_D_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_E_data_package                                                             |     0.022 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |     0.000 |
|                     c2                                                             |     0.000 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |     0.000 |
|                     c1                                                             |     0.000 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.007 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_E_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_F_data_package                                                             |     0.022 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |     0.000 |
|                     c2                                                             |     0.000 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |     0.000 |
|                     c1                                                             |     0.000 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.006 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_F_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_G_data_package                                                             |     0.022 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |     0.000 |
|                     c2                                                             |     0.000 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |     0.000 |
|                     c1                                                             |     0.000 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.007 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_G_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_H_data_package                                                             |     0.022 |
|       adc_fifo2                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       adc_fifo3                                                                    |    <0.001 |
|         U0                                                                         |    <0.001 |
|           inst_fifo_gen                                                            |    <0.001 |
|             gconvfifo.rf                                                           |    <0.001 |
|               grf.rf                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                   grss.gdc.dc                                                      |    <0.001 |
|                     gsym_dc.dc                                                     |    <0.001 |
|                   grss.rsts                                                        |    <0.001 |
|                     c1                                                             |     0.000 |
|                     c2                                                             |     0.000 |
|                   rpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                   gwss.wsts                                                        |    <0.001 |
|                     c0                                                             |     0.000 |
|                     c1                                                             |     0.000 |
|                   wpntr                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                         |    <0.001 |
|                     inst_blk_mem_gen                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                         |    <0.001 |
|                         valid.cstr                                                 |    <0.001 |
|                           ramloop[0].ram.r                                         |    <0.001 |
|                             prim_noinit.ram                                        |    <0.001 |
|                 rstblk                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst     |    <0.001 |
|       uut_3                                                                        |     0.019 |
|         inst                                                                       |     0.019 |
|           ila_core_inst                                                            |     0.019 |
|             ila_trace_memory_inst                                                  |     0.003 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.003 |
|                 inst_blk_mem_gen                                                   |     0.003 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.003 |
|                     valid.cstr                                                     |     0.003 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[1].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|                       ramloop[2].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.007 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.005 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.004 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_H_data_sample                                                              |     0.009 |
|       uut_0                                                                        |     0.009 |
|         inst                                                                       |     0.009 |
|           ila_core_inst                                                            |     0.009 |
|             ila_trace_memory_inst                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.001 |
|                 inst_blk_mem_gen                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                     valid.cstr                                                     |     0.001 |
|                       ramloop[0].ram.r                                             |     0.001 |
|                         prim_noinit.ram                                            |     0.001 |
|             u_ila_cap_ctrl                                                         |     0.001 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.001 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.004 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.001 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |    <0.001 |
|     adc_total_data                                                                 |    <0.001 |
|       U0                                                                           |    <0.001 |
|         inst_fifo_gen                                                              |    <0.001 |
|           gconvfifo.rf                                                             |    <0.001 |
|             grf.rf                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 grss.gdc.dc                                                        |    <0.001 |
|                   gsym_dc.dc                                                       |    <0.001 |
|                 grss.rsts                                                          |    <0.001 |
|                   c1                                                               |    <0.001 |
|                   c2                                                               |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwss.wsts                                                          |    <0.001 |
|                   c0                                                               |    <0.001 |
|                   c1                                                               |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               rstblk                                                               |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst       |    <0.001 |
|     tt                                                                             |     0.003 |
|       U0                                                                           |     0.003 |
|         inst_fifo_gen                                                              |     0.003 |
|           gconvfifo.rf                                                             |     0.003 |
|             grf.rf                                                                 |     0.003 |
|               gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                 grss.rsts                                                          |    <0.001 |
|                 rpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                 gwss.wsts                                                          |    <0.001 |
|                 wpntr                                                              |    <0.001 |
|               gntv_or_sync_fifo.mem                                                |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                           |     0.002 |
|                   inst_blk_mem_gen                                                 |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |     0.002 |
|                       valid.cstr                                                   |     0.002 |
|                         ramloop[0].ram.r                                           |     0.002 |
|                           prim_noinit.ram                                          |     0.002 |
|               rstblk                                                               |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst       |    <0.001 |
|     uut_1                                                                          |     0.032 |
|       inst                                                                         |     0.032 |
|         ila_core_inst                                                              |     0.032 |
|           ila_trace_memory_inst                                                    |     0.016 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.016 |
|               inst_blk_mem_gen                                                     |     0.016 |
|                 gnbram.gnativebmg.native_blk_mem_gen                               |     0.016 |
|                   valid.cstr                                                       |     0.016 |
|                     ramloop[0].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[10].ram.r                                              |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[11].ram.r                                              |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[12].ram.r                                              |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[13].ram.r                                              |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[14].ram.r                                              |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[1].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[2].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[3].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[4].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[5].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[6].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[7].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[8].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|                     ramloop[9].ram.r                                               |     0.001 |
|                       prim_noinit.ram                                              |     0.001 |
|           u_ila_cap_ctrl                                                           |     0.002 |
|             U_CDONE                                                                |    <0.001 |
|             U_NS0                                                                  |    <0.001 |
|             U_NS1                                                                  |    <0.001 |
|             u_cap_addrgen                                                          |     0.002 |
|               U_CMPRESET                                                           |    <0.001 |
|               u_cap_sample_counter                                                 |    <0.001 |
|                 U_SCE                                                              |    <0.001 |
|                 U_SCMPCE                                                           |    <0.001 |
|                 U_SCRST                                                            |    <0.001 |
|                 u_scnt_cmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|               u_cap_window_counter                                                 |    <0.001 |
|                 U_WCE                                                              |    <0.001 |
|                 U_WHCMPCE                                                          |    <0.001 |
|                 U_WLCMPCE                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|           u_ila_regs                                                               |     0.006 |
|             MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                   |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                           |     0.001 |
|             reg_15                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_16                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_17                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_18                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_19                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_1a                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_6                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_7                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_8                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_80                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_81                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_82                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_83                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_84                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_85                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_887                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_88d                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_890                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_9                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_srl_fff                                                            |    <0.001 |
|             reg_stream_ffd                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_stream_ffe                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                         |    <0.001 |
|             arm_detection_inst                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|             halt_detection_inst                                                    |    <0.001 |
|           u_trig                                                                   |     0.004 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             U_TM                                                                   |     0.004 |
|               N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                             |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                    |    <0.001 |
|   dbg_hub                                                                          |     0.005 |
|     inst                                                                           |     0.005 |
|       BSCANID.u_xsdbm_id                                                           |     0.005 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.004 |
|           U_ICON_INTERFACE                                                         |     0.003 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |     0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   rst_n_IBUF_inst                                                                  |    <0.001 |
|   sd_miso_IBUF_inst                                                                |    <0.001 |
|   wr_sd                                                                            |     0.031 |
|     ila_m0                                                                         |     0.023 |
|       inst                                                                         |     0.023 |
|         ila_core_inst                                                              |     0.023 |
|           ila_trace_memory_inst                                                    |     0.011 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.011 |
|               inst_blk_mem_gen                                                     |     0.011 |
|                 gnbram.gnativebmg.native_blk_mem_gen                               |     0.011 |
|                   valid.cstr                                                       |     0.011 |
|                     has_mux_b.B                                                    |    <0.001 |
|                     ramloop[0].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[10].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[11].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[12].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[13].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[14].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[15].ram.r                                              |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[1].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[2].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[3].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[4].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[5].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[6].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[7].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[8].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[9].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|           u_ila_cap_ctrl                                                           |     0.002 |
|             U_CDONE                                                                |    <0.001 |
|             U_NS0                                                                  |    <0.001 |
|             U_NS1                                                                  |    <0.001 |
|             u_cap_addrgen                                                          |     0.002 |
|               U_CMPRESET                                                           |    <0.001 |
|               u_cap_sample_counter                                                 |    <0.001 |
|                 U_SCE                                                              |    <0.001 |
|                 U_SCMPCE                                                           |    <0.001 |
|                 U_SCRST                                                            |    <0.001 |
|                 u_scnt_cmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|               u_cap_window_counter                                                 |    <0.001 |
|                 U_WCE                                                              |    <0.001 |
|                 U_WHCMPCE                                                          |    <0.001 |
|                 U_WLCMPCE                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|           u_ila_regs                                                               |     0.005 |
|             MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                  |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                   |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                           |     0.001 |
|             reg_15                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_16                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_17                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_18                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_19                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_1a                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_6                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_7                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_8                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_80                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_81                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_82                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_83                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_84                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_85                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_887                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_88d                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_890                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_9                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_srl_fff                                                            |    <0.001 |
|             reg_stream_ffd                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_stream_ffe                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                         |    <0.001 |
|             arm_detection_inst                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|             halt_detection_inst                                                    |    <0.001 |
|           u_trig                                                                   |     0.002 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             U_TM                                                                   |     0.002 |
|               N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                    |     0.001 |
|     sd_card_top_m0                                                                 |     0.008 |
|       sd_card_cmd_m0                                                               |    <0.001 |
|       sd_card_sec_read_write_m0                                                    |     0.007 |
|         sd                                                                         |     0.006 |
|           inst                                                                     |     0.006 |
|             ila_core_inst                                                          |     0.006 |
|               ila_trace_memory_inst                                                |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               u_ila_cap_ctrl                                                       |     0.002 |
|                 U_CDONE                                                            |    <0.001 |
|                 U_NS0                                                              |    <0.001 |
|                 U_NS1                                                              |    <0.001 |
|                 u_cap_addrgen                                                      |     0.001 |
|                   U_CMPRESET                                                       |    <0.001 |
|                   u_cap_sample_counter                                             |    <0.001 |
|                     U_SCE                                                          |    <0.001 |
|                     U_SCMPCE                                                       |    <0.001 |
|                     U_SCRST                                                        |    <0.001 |
|                     u_scnt_cmp                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                   u_cap_window_counter                                             |    <0.001 |
|                     U_WCE                                                          |    <0.001 |
|                     U_WHCMPCE                                                      |    <0.001 |
|                     U_WLCMPCE                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|               u_ila_regs                                                           |     0.003 |
|                 MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                       |     0.001 |
|                 reg_15                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_16                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_17                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_18                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_19                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_1a                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_6                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_7                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_8                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_80                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_81                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_82                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_83                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_84                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_85                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_887                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_88d                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_890                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_9                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_srl_fff                                                        |    <0.001 |
|                 reg_stream_ffd                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_stream_ffe                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|               u_ila_reset_ctrl                                                     |    <0.001 |
|                 arm_detection_inst                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|                 halt_detection_inst                                                |    <0.001 |
|               u_trig                                                               |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 U_TM                                                               |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                |    <0.001 |
|       spi_master_m0                                                                |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


