Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Mar 16 20:39:25 2026
| Host         : icpc running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file ./checkpoint/implementation_sta_summary.rpt
| Design       : mcu_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_fpga_platform/u_lsi/outclk1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.556        0.000                      0                15862        0.105        0.000                      0                15862        5.750        0.000                       0                  7161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
hse                                  {0.000 12.500}       25.000          40.000          
jtag_tck                             {0.000 100.000}      200.000         5.000           
u_fpga_platform/u_pll0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_pll_50m                   {0.000 12.500}       25.000          40.000          
  clk_out2_pll_50m                   {0.000 10.000}       20.000          50.000          
  clk_out3_pll_50m                   {0.000 6.250}        12.500          80.000          
  clkfbout_pll_50m                   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hse                                       23.420        0.000                      0                   10        0.154        0.000                      0                   10       12.000        0.000                       0                     6  
jtag_tck                                  96.529        0.000                      0                  444        0.154        0.000                      0                  444       99.500        0.000                       0                   328  
u_fpga_platform/u_pll0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_50m                         2.556        0.000                      0                11005        0.105        0.000                      0                11005       12.000        0.000                       0                  6142  
  clk_out2_pll_50m                        13.871        0.000                      0                  550        0.162        0.000                      0                  550        9.500        0.000                       0                   340  
  clk_out3_pll_50m                         6.631        0.000                      0                  498        0.120        0.000                      0                  498        5.750        0.000                       0                   341  
  clkfbout_pll_50m                                                                                                                                                                    18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_50m   clk_out1_pll_50m        14.379        0.000                      0                 3074        0.391        0.000                      0                 3074  
**async_default**  jtag_tck           jtag_tck                95.524        0.000                      0                  281        0.659        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hse
  To Clock:  hse

Setup :            0  Failing Endpoints,  Worst Slack       23.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.420ns  (required time - arrival time)
  Source:                 u_fpga_platform/pll_locked_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fpga_platform/pll_locked_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             hse
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (hse rise@25.000ns - hse rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.538ns (38.186%)  route 0.871ns (61.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 27.582 - 25.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.435     2.865    u_fpga_platform/CLK
    SLICE_X102Y51        FDPE                                         r  u_fpga_platform/pll_locked_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDPE (Prop_fdpe_C_Q)         0.433     3.298 r  u_fpga_platform/pll_locked_cnt_reg[1]/Q
                         net (fo=5, routed)           0.728     4.025    u_fpga_platform/pll_locked_cnt_reg[1]
    SLICE_X102Y51        LUT5 (Prop_lut5_I2_O)        0.105     4.130 r  u_fpga_platform/pll_locked_cnt[3]_i_1/O
                         net (fo=4, routed)           0.143     4.273    u_fpga_platform/pll_locked_cnt[3]_i_1_n_0
    SLICE_X102Y51        FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hse rise edge)       25.000    25.000 r  
    U18                                               0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         1.363    26.363 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.219    27.582    u_fpga_platform/CLK
    SLICE_X102Y51        FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/C
                         clock pessimism              0.282    27.865    
                         clock uncertainty           -0.035    27.829    
    SLICE_X102Y51        FDCE (Setup_fdce_C_CE)      -0.136    27.693    u_fpga_platform/pll_locked_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         27.693    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                 23.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_fpga_platform/pll_locked_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fpga_platform/pll_locked_reg/D
                            (rising edge-triggered cell FDCE clocked by hse  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             hse
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hse rise@0.000ns - hse rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.605%)  route 0.188ns (47.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.743     1.009    u_fpga_platform/CLK
    SLICE_X102Y51        FDCE                                         r  u_fpga_platform/pll_locked_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.164     1.173 f  u_fpga_platform/pll_locked_cnt_reg[0]/Q
                         net (fo=6, routed)           0.188     1.361    u_fpga_platform/pll_locked_cnt_reg[0]
    SLICE_X102Y52        LUT4 (Prop_lut4_I2_O)        0.045     1.406 r  u_fpga_platform/pll_locked/O
                         net (fo=1, routed)           0.000     1.406    u_fpga_platform/pll_locked_n_0
    SLICE_X102Y52        FDCE                                         r  u_fpga_platform/pll_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hse rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.897     1.351    u_fpga_platform/CLK
    SLICE_X102Y52        FDCE                                         r  u_fpga_platform/pll_locked_reg/C
                         clock pessimism             -0.219     1.132    
    SLICE_X102Y52        FDCE (Hold_fdce_C_D)         0.121     1.253    u_fpga_platform/pll_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hse
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X102Y51  u_fpga_platform/pll_locked_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X102Y51  u_fpga_platform/pll_locked_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X102Y51  u_fpga_platform/pll_locked_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_tck
  To Clock:  jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       96.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       99.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.529ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             jtag_tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (jtag_tck fall@100.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.924ns (27.515%)  route 2.434ns (72.485%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 104.817 - 100.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.437     3.844    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.929 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.505     5.434    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X90Y27         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27         FDCE (Prop_fdce_C_Q)         0.433     5.867 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6_reg/Q
                         net (fo=5, routed)           1.718     7.585    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6
    SLICE_X83Y24         LUT5 (Prop_lut5_I0_O)        0.119     7.704 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4/O
                         net (fo=1, routed)           0.603     8.307    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4_n_0
    SLICE_X83Y23         LUT6 (Prop_lut6_I5_O)        0.267     8.574 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_2/O
                         net (fo=1, routed)           0.113     8.687    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_2_n_0
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.105     8.792 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.792    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X83Y23         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck fall edge)
                                                    100.000   100.000 f  
    P19                                               0.000   100.000 f  TCK (IN)
                         net (fo=0)                   0.000   100.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.341   101.341 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.103   103.444    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.521 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.296   104.817    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X83Y23         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.504   105.321    
                         clock uncertainty           -0.035   105.286    
    SLICE_X83Y23         FDCE (Setup_fdce_C_D)        0.036   105.322    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                        105.322    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 96.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck rise@0.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.281     1.525    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.551 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.574     2.125    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X83Y24         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y24         FDCE (Prop_fdce_C_Q)         0.141     2.266 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/Q
                         net (fo=4, routed)           0.102     2.368    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6
    SLICE_X82Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.413 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_i_1/O
                         net (fo=1, routed)           0.000     2.413    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F2h8v6
    SLICE_X82Y24         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.461     1.893    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.922 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.762    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X82Y24         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
                         clock pessimism             -0.624     2.138    
    SLICE_X82Y24         FDCE (Hold_fdce_C_D)         0.121     2.259    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_tck
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         200.000     198.408    BUFGCTRL_X0Y0  TCK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X86Y28   u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X86Y28   u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  u_fpga_platform/u_pll0/inst/clk_in1
  To Clock:  u_fpga_platform/u_pll0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_fpga_platform/u_pll0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_50m
  To Clock:  clk_out1_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Conu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_50m rise@25.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        22.282ns  (logic 5.635ns (25.290%)  route 16.647ns (74.710%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.414ns = ( 22.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        1.459    -1.996    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X56Y41         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Conu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDCE (Prop_fdce_C_Q)         0.379    -1.617 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Conu07_reg/Q
                         net (fo=3, routed)           0.681    -0.936    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in9_in__0[9]
    SLICE_X53Y43         LUT2 (Prop_lut2_I0_O)        0.105    -0.831 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_i_9/O
                         net (fo=1, routed)           0.000    -0.831    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_i_9_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    -0.374 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    -0.374    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gptzz6_reg_i_6_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.276 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vutzz6_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.276    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vutzz6_reg_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.178 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    -0.178    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_13_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.080 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.080    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Torzz6_reg_i_14_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     0.100 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nky917_reg_i_3/O[0]
                         net (fo=1, routed)           0.481     0.580    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[24]
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.689     1.269 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nky917_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.269    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nky917_reg_i_2_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.469 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J70h07_reg_i_2/O[2]
                         net (fo=18, routed)          0.902     2.371    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in1694_in
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.272     2.643 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_187/O
                         net (fo=18, routed)          0.856     3.499    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_187_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.267     3.766 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_573/O
                         net (fo=1, routed)           0.677     4.443    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_573_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.105     4.548 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_271/O
                         net (fo=2, routed)           0.796     5.344    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_271_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.105     5.449 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_105/O
                         net (fo=1, routed)           0.874     6.323    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_105_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I3_O)        0.105     6.428 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_49/O
                         net (fo=4, routed)           0.704     7.133    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_49_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I4_O)        0.125     7.258 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_24/O
                         net (fo=9, routed)           0.604     7.861    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_24_n_0
    SLICE_X53Y60         LUT2 (Prop_lut2_I0_O)        0.264     8.125 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jwboz6_i_5/O
                         net (fo=3, routed)           0.427     8.553    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jwboz6_i_5_n_0
    SLICE_X54Y60         LUT4 (Prop_lut4_I0_O)        0.105     8.658 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_11/O
                         net (fo=4, routed)           0.935     9.593    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_11_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.105     9.698 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_6/O
                         net (fo=1, routed)           0.687    10.385    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_6_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.105    10.490 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L55107_i_3/O
                         net (fo=10, routed)          1.486    11.976    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.126    12.102 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mi5nz6_i_4/O
                         net (fo=4, routed)           0.687    12.789    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mi5nz6_i_4_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.267    13.056 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gd7oz6_i_12/O
                         net (fo=1, routed)           0.371    13.428    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gd7oz6_i_12_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I4_O)        0.105    13.533 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gd7oz6_i_6/O
                         net (fo=7, routed)           0.508    14.041    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gd7oz6_i_6_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.105    14.146 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gd7oz6_i_2/O
                         net (fo=92, routed)          0.950    15.095    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N3onv6
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.105    15.200 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yyvnz6_i_4/O
                         net (fo=16, routed)          0.768    15.968    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yyvnz6_i_4_n_0
    SLICE_X47Y27         LUT3 (Prop_lut3_I2_O)        0.108    16.076 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hd6oz6_i_5/O
                         net (fo=3, routed)           0.587    16.663    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tao7v6
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.267    16.930 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5xzz6_i_6/O
                         net (fo=10, routed)          0.289    17.219    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5xzz6_i_6_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.105    17.324 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tynoz6_i_11/O
                         net (fo=1, routed)           0.424    17.748    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tynoz6_i_11_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.105    17.853 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tynoz6_i_9/O
                         net (fo=16, routed)          0.602    18.454    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tynoz6_i_9_n_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.108    18.562 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_9/O
                         net (fo=17, routed)          0.694    19.256    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_9_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.267    19.523 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_i_2/O
                         net (fo=1, routed)           0.657    20.181    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_i_2_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.105    20.286 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_i_1/O
                         net (fo=1, routed)           0.000    20.286    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Npj8v6
    SLICE_X63Y22         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                     25.000    25.000 r  
    U18                  IBUF                         0.000    25.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.216    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.293 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        1.293    22.586    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X63Y22         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_reg/C
                         clock pessimism              0.348    22.934    
                         clock uncertainty           -0.122    22.812    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)        0.030    22.842    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rt3107_reg
  -------------------------------------------------------------------
                         required time                         22.842    
                         arrival time                         -20.286    
  -------------------------------------------------------------------
                         slack                                  2.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gvhm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rxhm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50m rise@0.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        0.597    -0.852    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X95Y71         FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gvhm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gvhm17_reg/Q
                         net (fo=1, routed)           0.053    -0.657    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gvhm17
    SLICE_X94Y71         LUT5 (Prop_lut5_I3_O)        0.045    -0.612 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rxhm17_i_1/O
                         net (fo=1, routed)           0.000    -0.612    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xhq7v6
    SLICE_X94Y71         FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rxhm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        0.865    -1.281    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X94Y71         FDRE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rxhm17_reg/C
                         clock pessimism              0.442    -0.839    
    SLICE_X94Y71         FDRE (Hold_fdre_C_D)         0.121    -0.718    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rxhm17_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_50m
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y3      u_fp_domain/u_sram_top/u_dtcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X25Y30     u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A09nz6_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X25Y30     u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A09nz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_50m
  To Clock:  clk_out2_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack       13.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.871ns  (required time - arrival time)
  Source:                 u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll_50m rise@20.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.084ns (17.970%)  route 4.948ns (82.030%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 17.597 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=338, routed)         1.452    -2.003    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/clk_out2
    SLICE_X75Y20         FDCE                                         r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDCE (Prop_fdce_C_Q)         0.379    -1.624 f  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=116, routed)         1.619    -0.005    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/Q[1]
    SLICE_X77Y17         LUT3 (Prop_lut3_I0_O)        0.105     0.100 f  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/r_pause_continue_i_5/O
                         net (fo=11, routed)          0.707     0.807    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_h/paddr2[1]
    SLICE_X79Y21         LUT6 (Prop_lut6_I2_O)        0.105     0.912 f  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_h/r_ti[3]_i_2/O
                         net (fo=5, routed)           0.743     1.655    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_h/s_addr_reg[21]_0
    SLICE_X79Y20         LUT6 (Prop_lut6_I3_O)        0.105     1.760 r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_h/rd_ptr[1]_i_2__0/O
                         net (fo=8, routed)           1.333     3.093    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_bin_reg[2]_1
    SLICE_X88Y18         LUT5 (Prop_lut5_I3_O)        0.115     3.208 r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr[3]_i_3/O
                         net (fo=2, routed)           0.546     3.754    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr[3]_i_3_n_0
    SLICE_X86Y19         LUT5 (Prop_lut5_I2_O)        0.275     4.029 r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     4.029    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr[3]_i_1_n_0
    SLICE_X86Y19         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                     20.000    20.000 r  
    U18                  IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    21.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242    14.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454    16.216    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    16.293 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=338, routed)         1.304    17.597    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/clk_out2
    SLICE_X86Y19         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr_reg[3]/C
                         clock pessimism              0.348    17.945    
                         clock uncertainty           -0.117    17.828    
    SLICE_X86Y19         FDCE (Setup_fdce_C_D)        0.072    17.900    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/rd_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                 13.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/last_s_req_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/s_trans_valid_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_50m  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_50m rise@0.000ns - clk_out2_pll_50m rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.704%)  route 0.081ns (30.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=338, routed)         0.579    -0.870    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/clk_out2
    SLICE_X75Y20         FDCE                                         r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/last_s_req_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.729 r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/last_s_req_p_reg/Q
                         net (fo=4, routed)           0.081    -0.648    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/last_s_req_p_reg_n_0
    SLICE_X74Y20         LUT4 (Prop_lut4_I2_O)        0.045    -0.603 r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/s_trans_valid_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.603    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/s_trans_valid_reg_i_1__0_n_0
    SLICE_X74Y20         FDCE                                         r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/s_trans_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out2_pll_50m
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout2_buf/O
                         net (fo=338, routed)         0.844    -1.302    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/clk_out2
    SLICE_X74Y20         FDCE                                         r  u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/s_trans_valid_reg_reg/C
                         clock pessimism              0.445    -0.857    
    SLICE_X74Y20         FDCE (Hold_fdce_C_D)         0.092    -0.765    u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/s_trans_valid_reg_reg
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_fpga_platform/u_pll0/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X74Y20     u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X74Y20     u_fp_domain/u_apb2_async/u_ahb_to_apb_async_p/FSM_onehot_curr_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_50m
  To Clock:  clk_out3_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack        6.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/dp_rx_data_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_pll_50m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out3_pll_50m rise@12.500ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.821ns (15.227%)  route 4.571ns (84.773%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.398ns = ( 10.102 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.994ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=339, routed)         1.461    -1.994    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/clk_out3
    SLICE_X85Y16         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y16         FDCE (Prop_fdce_C_Q)         0.379    -1.615 f  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/current_state_reg[6]/Q
                         net (fo=11, routed)          0.805    -0.810    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/Q[5]
    SLICE_X86Y16         LUT4 (Prop_lut4_I3_O)        0.105    -0.705 r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/A_d[4]_i_2/O
                         net (fo=8, routed)           1.187     0.482    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/A_d[4]_i_2_n_0
    SLICE_X86Y19         LUT4 (Prop_lut4_I0_O)        0.105     0.587 r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/A_d[4]_i_1/O
                         net (fo=5, routed)           1.335     1.921    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/u_enable_detection/int_tgr[0]
    SLICE_X86Y14         LUT5 (Prop_lut5_I1_O)        0.105     2.026 f  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/u_enable_detection/dp_rx_data_bit_cnt[2]_i_3/O
                         net (fo=5, routed)           0.813     2.839    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/u_enable_detection/dp_rx_data_bit_cnt[2]_i_3_n_0
    SLICE_X86Y13         LUT3 (Prop_lut3_I2_O)        0.127     2.966 r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/u_enable_detection/dp_rx_data_bit_cnt[2]_i_1/O
                         net (fo=4, routed)           0.431     3.398    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/u_enable_detection_n_22
    SLICE_X86Y13         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/dp_rx_data_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                     12.500    12.500 r  
    U18                  IBUF                         0.000    12.500 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    13.504    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     7.262 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     8.717    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     8.793 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=339, routed)         1.309    10.102    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/clk_out3
    SLICE_X86Y13         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/dp_rx_data_bit_cnt_reg[0]/C
                         clock pessimism              0.348    10.450    
                         clock uncertainty           -0.104    10.346    
    SLICE_X86Y13         FDCE (Setup_fdce_C_CE)      -0.317    10.029    u_fp_domain/u_apb2_async_top/u_spim/u_spim_pe_core/dp_rx_data_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  6.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_50m  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out3_pll_50m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_50m rise@0.000ns - clk_out3_pll_50m rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=339, routed)         0.604    -0.845    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/clk_out3
    SLICE_X91Y19         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr1_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.649    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr1_reg_n_0_[3]
    SLICE_X91Y19         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out3_pll_50m
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout3_buf/O
                         net (fo=339, routed)         0.871    -1.275    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/clk_out3
    SLICE_X91Y19         FDCE                                         r  u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr2_reg[3]/C
                         clock pessimism              0.430    -0.845    
    SLICE_X91Y19         FDCE (Hold_fdce_C_D)         0.076    -0.769    u_fp_domain/u_apb2_async_top/u_spim/u_spim_data_buffer/u_rx_fifo/wr_rptr2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll_50m
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         12.500      10.908     BUFGCTRL_X0Y17   u_fpga_platform/u_pll0/inst/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X86Y20     u_fp_domain/u_apb2_async_top/u_spim/pe_trans_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X86Y20     u_fp_domain/u_apb2_async_top/u_spim/pe_trans_enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_50m
  To Clock:  clkfbout_pll_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19   u_fpga_platform/u_pll0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_50m
  To Clock:  clk_out1_pll_50m

Setup :            0  Failing Endpoints,  Worst Slack       14.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.379ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C9bg07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_pll_50m rise@25.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 0.548ns (5.601%)  route 9.237ns (94.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.479ns = ( 22.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.003ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.234ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.110     1.110    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.137 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.540    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.455 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        1.452    -2.003    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X86Y50         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDCE (Prop_fdce_C_Q)         0.433    -1.570 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=3, routed)           1.085    -0.485    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ox9dt6
    SLICE_X69Y49         LUT3 (Prop_lut3_I2_O)        0.115    -0.370 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_2/O
                         net (fo=1079, routed)        8.152     7.782    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pzhnz6_i_2_n_0
    SLICE_X35Y80         FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C9bg07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                     25.000    25.000 r  
    U18                  IBUF                         0.000    25.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           1.004    26.004    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    19.762 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    21.216    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    21.293 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        1.227    22.521    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/clk_out1
    SLICE_X35Y80         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C9bg07_reg/C
                         clock pessimism              0.264    22.784    
                         clock uncertainty           -0.122    22.662    
    SLICE_X35Y80         FDCE (Recov_fdce_C_CLR)     -0.501    22.161    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C9bg07_reg
  -------------------------------------------------------------------
                         required time                         22.161    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 14.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_50m  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_50m rise@0.000ns - clk_out1_pll_50m rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.637%)  route 0.175ns (55.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        0.585    -0.864    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/clk_out1
    SLICE_X72Y12         FDPE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.723 f  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_regs_wrap/u_sync_ff_inst0/Y_reg[0]/Q
                         net (fo=173, routed)         0.175    -0.548    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/r_tx_fifo_clear
    SLICE_X74Y11         FDCE                                         f  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_50m rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    u_fpga_platform/u_pll0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  u_fpga_platform/u_pll0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    u_fpga_platform/u_pll0/inst/clk_out1_pll_50m
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  u_fpga_platform/u_pll0/inst/clkout1_buf/O
                         net (fo=6140, routed)        0.853    -1.293    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/clk_out1
    SLICE_X74Y11         FDCE                                         r  u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[0]/C
                         clock pessimism              0.446    -0.847    
    SLICE_X74Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.939    u_fp_domain/u_apb0_sync_top/u_uart0/u_uart_data_buffer/u_tx_fifo/fifo_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.939    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  jtag_tck
  To Clock:  jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       95.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.524ns  (required time - arrival time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (jtag_tck fall@100.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.484ns (12.120%)  route 3.510ns (87.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 104.817 - 100.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.437     3.844    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.929 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.512     5.441    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X91Y33         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDCE (Prop_fdce_C_Q)         0.379     5.820 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.540     6.360    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X91Y33         LUT1 (Prop_lut1_I0_O)        0.105     6.465 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         2.969     9.435    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X83Y23         FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck fall edge)
                                                    100.000   100.000 f  
    P19                                               0.000   100.000 f  TCK (IN)
                         net (fo=0)                   0.000   100.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         1.341   101.341 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.103   103.444    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   103.521 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.296   104.817    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X83Y23         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.504   105.321    
                         clock uncertainty           -0.035   105.286    
    SLICE_X83Y23         FDCE (Recov_fdce_C_CLR)     -0.327   104.959    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                        104.959    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                 95.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CLR
                            (removal check against rising-edge clock jtag_tck  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck rise@0.000ns - jtag_tck rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.887%)  route 0.416ns (69.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.281     1.525    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.551 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     2.156    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X91Y33         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDCE (Prop_fdce_C_Q)         0.141     2.297 r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.218     2.515    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X91Y33         LUT1 (Prop_lut1_I0_O)        0.045     2.560 f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.198     2.758    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X93Y33         FDCE                                         f  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck rise edge)
                                                      0.000     0.000 r  
    P19                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    P19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.461     1.893    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.922 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.795    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X93Y33         FDCE                                         r  u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism             -0.604     2.191    
    SLICE_X93Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.099    u_fp_domain/u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.659    





