{"Source Block": ["oh/src/spi/hdl/spi_master.v@44:54@HdlIdDef", "   wire [7:0]\t\tfifo_dout;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   // End of automatics\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master.v@42:52", "   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tfifo_dout;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n"], ["oh/src/spi/hdl/spi_master.v@46:56", "   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   // End of automatics\n\n   //#####################################################\n"], ["oh/src/spi/hdl/spi_master.v@40:50", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tfifo_dout;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n"], ["oh/src/spi/hdl/spi_master.v@45:55", "   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n   // End of automatics\n\n"], ["oh/src/spi/hdl/spi_master.v@39:49", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tfifo_dout;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n"], ["oh/src/spi/hdl/spi_master.v@41:51", "   wire [7:0]\t\tclkdiv_reg;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpha;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tfifo_dout;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n"], ["oh/src/spi/hdl/spi_master.v@43:53", "   wire\t\t\tcpol;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [7:0]\t\tfifo_dout;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_empty;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_prog_full;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tfifo_read;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tfifo_wait;\t\t// From spi_master_fifo of spi_master_fifo.v\n   wire\t\t\tlsbfirst;\t\t// From spi_master_regs of spi_master_regs.v\n   wire\t\t\trx_access;\t\t// From spi_master_io of spi_master_io.v\n   wire [63:0]\t\trx_data;\t\t// From spi_master_io of spi_master_io.v\n   wire\t\t\tspi_en;\t\t\t// From spi_master_regs of spi_master_regs.v\n   wire [1:0]\t\tspi_state;\t\t// From spi_master_io of spi_master_io.v\n"]], "Diff Content": {"Delete": [], "Add": [[49, "   wire\t\t\tmanual_mode;\t\t// From spi_master_regs of spi_master_regs.v\n"]]}}