Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e312492e505d4169b8e0dd81dca3b81c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_top_tb_behav xil_defaultlib.core_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Instr_ROM_blk_mem_gen_0_0
Compiling module xil_defaultlib.Instr_ROM
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.core_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_top_tb_behav
