/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [31:0] celloutsig_0_11z;
  wire [28:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [31:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_14z = ~(celloutsig_1_9z[3] | celloutsig_1_2z);
  assign celloutsig_0_10z = ~(in_data[1] | celloutsig_0_9z[2]);
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_1_8z = ~(celloutsig_1_5z ^ celloutsig_1_7z[14]);
  assign celloutsig_0_5z = ~(in_data[28] ^ celloutsig_0_2z[1]);
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { in_data[84:81], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[141:122] >= { in_data[185:167], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[126:112], celloutsig_1_1z, celloutsig_1_0z } >= { in_data[136:123], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[6:2] || celloutsig_0_0z[4:0];
  assign celloutsig_1_10z = celloutsig_1_1z ? { celloutsig_1_4z[5:1], 1'h1, celloutsig_1_3z } : celloutsig_1_7z[12:6];
  assign celloutsig_1_12z = celloutsig_1_4z[5] ? celloutsig_1_7z[23:20] : { celloutsig_1_6z[3:2], 1'h1, celloutsig_1_6z[0] };
  assign celloutsig_1_15z = celloutsig_1_6z[1] ? { celloutsig_1_12z[2:0], celloutsig_1_2z } : { celloutsig_1_4z[6:4], celloutsig_1_14z };
  assign celloutsig_1_18z = celloutsig_1_5z ? { in_data[122], celloutsig_1_1z, celloutsig_1_17z } : { celloutsig_1_10z[0], 1'h0, celloutsig_1_1z };
  assign celloutsig_0_17z = celloutsig_0_1z[4] ? { celloutsig_0_2z[4:0], celloutsig_0_8z } : celloutsig_0_11z[22:17];
  assign celloutsig_0_9z = ~ in_data[32:30];
  assign celloutsig_0_2z = ~ celloutsig_0_0z[14:6];
  assign celloutsig_1_17z = celloutsig_1_8z & celloutsig_1_10z[3];
  assign celloutsig_0_7z = in_data[11] & celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_4z & celloutsig_0_1z[1];
  assign celloutsig_1_0z = in_data[139] & in_data[109];
  assign celloutsig_1_19z = { celloutsig_1_15z[2:0], celloutsig_1_17z } << celloutsig_1_6z[4:1];
  assign celloutsig_0_11z = { in_data[36:25], celloutsig_0_4z, _00_, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z } >> { in_data[67:39], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_12z[13:11] >> celloutsig_0_1z[4:2];
  assign celloutsig_0_0z = in_data[60:45] - in_data[54:39];
  assign celloutsig_1_4z = { in_data[121:117], celloutsig_1_3z, celloutsig_1_0z } - { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_0z[14:4], celloutsig_0_1z, celloutsig_0_2z } - { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[18:10] - celloutsig_0_0z[12:4];
  assign celloutsig_0_26z = _00_ ~^ celloutsig_0_17z;
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } ^ { in_data[154:126], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[121:118], celloutsig_1_5z } ^ celloutsig_1_7z[7:3];
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_0z[1]) | (in_data[33] & in_data[76]));
  assign { out_data[130:128], out_data[99:96], out_data[37:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
