########################  Adc module  ##########################
#
# Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelId : List of Adc Physical Channels for all HW Unit
# Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelId : List of Adc Physical Channels for HW Unit0
# Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelId : List of Adc Physical Channels for HW Unit1
# Adc.AdcConfigSet.AdcHwUnit : Number of ADC HW Unit
# Adc.AdcConfigSet.PdbHwUnit: Number of PDB Unit
# Adc.AdcConfigSet.AdcPdbChannels: Number of PDB channels
# Adc.AdcConfigSet.AdcScRegister: The number of SC registers supported
# Adc.AdcConfigSet.AdcScRegisterUsed: The number of SC registers used
# AdcDMAPresent : DMA Present
# Adc.AdcInterrupts: Interrupts supported
# AdcAdc12bsarRegProtAvailable: Reg Prot available for ADC12BSARV2
# AdcPdbRegProtAvailable: Reg Prot available for PDB
################################################################################

Adc.AdcConfigSet.AdcHwUnit.AdcChannel.AdcChannelId:AN_0,AN_1,AN_2,AN_3,AN_4,AN_5,AN_6,AN_7,AN_8,AN_9,AN_10,AN_11,AN_12,AN_13,AN_14,AN_15,AN_16,AN_17,AN_18,AN_19,AN_20,AN_21,AN_22,AN_23,AN_24,AN_25,AN_26,AN_27,AN_28,AN_29,AN_30,AN_31,INT_AN_0,BAND_GAP,VREFH,VREFL
Adc.AdcConfigSet.AdcHwUnit0.AdcChannel.AdcChannelId:AN_0,AN_1,AN_2,AN_3,AN_4,AN_5,AN_6,AN_7,AN_8,AN_9,AN_10,AN_11,AN_12,AN_13,AN_14,AN_15,AN_16,AN_17,AN_18,AN_19,AN_20,AN_21,AN_22,AN_23,AN_24,AN_25,AN_26,AN_27,AN_28,AN_29,AN_30,AN_31,INT_AN_0,BAND_GAP,VREFH,VREFL
Adc.AdcConfigSet.AdcHwUnit1.AdcChannel.AdcChannelId:AN_0,AN_1,AN_2,AN_3,AN_4,AN_5,AN_6,AN_7,AN_8,AN_9,AN_10,AN_11,AN_12,AN_13,AN_14,AN_15,AN_16,AN_17,AN_18,AN_19,AN_20,AN_21,AN_22,AN_23,AN_24,AN_25,AN_26,AN_27,AN_28,AN_29,AN_30,AN_31,INT_AN_0,BAND_GAP,VREFH,VREFL
Adc.AdcConfigSet.AdcHwUnit:2
Adc.AdcConfigSet.PdbHwUnit:2
Adc.AdcConfigSet.AdcPdbChannels:4
Adc.AdcConfigSet.AdcScRegister:32
Adc.AdcConfigSet.AdcScRegisterUsed:32
Adc.AdcConfigSet.AdcUseAliasRegisters:TRUE
AdcDMAPresent:TRUE
Adc.AdchMask:63
Adc.AdcInterrupts:ADC0_COCO,ADC1_COCO
AdcAdc12bsarRegProtAvailable:FALSE
AdcPdbRegProtAvailable:FALSE
########################  Adc module: END  ###########################################    Can module  ##########################
# 
# Can.CanConfigSet.CanHwChannelList.MSCAN        : list of available FlexCan controllers
# Can.CanConfigSet.CanController                 : number of available FlexCan controllers
# Can.CanConfigSet.CanMB                         : number of Message Buffers for every controller
# Can.CanConfigSet.CanController.NoMB:           : number of maximum MBs supported in hardware for every controller
# Can.CanConfigSet.RxFifoEventsUnified           : separate interrupts handlers or not will be used for the 3 events of the RxFifo.
# Can.CanConfig.InternalWakeupSupport            : support for Wakeup with Can controller capability (MCR_WAK_MSK, ESR_WAK_INT, .. bits
# Can.CanConfig.DualClockMode                    : support for switch Can controller to another clk value.
# Can.CanConfig.MixMB                            : platform support controller with different number of MBs in hardware
# Can.CanConfig.MemoryECC                        : platform support for Flexcan internal memory error detection and correction
# Can.CanConfigSet.CanFdEnable                   : Enable the FD feature if CanFdEnable is STD_ON
# Can.CanConfig.CtrlClksrcAvailable              : On some platforms CLKSRC bit it is reserved. On this case  CtrlClksrcAvailable  should be STD_OFF
# Can.CanConfig.MultipleInterrupts               : Regulary for PPC there are groups of events mapped to one interrupt. For ARM all events are using one single interrupt(exception KFA which is ARM and 
#                                                  use multiple interupts).  For PPC and KFA this should be STD_ON 
# Can.CanConfigSet.CanPretendedNetworkingList   : List of controller support Pretended Networking
# Can.CanConfig.SwichingIsoMode                  : add support for the platsforms select between iso od non-iso for CAN FD.
# Can.CanConfigSet.CBTSupport                    : Add support the selection the CBT register
# Can.CanConfig.SupvAvailable                    : Add support the selection supervisor - user mode or no.
################################################################################

Can.CanConfigSet.CanHwChannelList.MSCAN:FlexCAN_A,FlexCAN_B,FlexCAN_C
Can.CanConfigSet.CanController:3
Can.CanConfigSet.CanMB:32
Can.CanConfigSet.CanController.NoMB:32,32,32
Can.CanConfigSet.FlexCAN_A:32
Can.CanConfigSet.FlexCAN_B:32
Can.CanConfigSet.FlexCAN_C:32
Can.CanConfigSet.RxFifoEventsUnified:STD_ON
Can.CanConfig.InternalWakeupSupport:STD_OFF
Can.CanConfig.DualClockMode:STD_ON
Can.CanConfig.MixMB:STD_OFF
Can.CanConfig.CanController.WakeUpSourceFilter:STD_OFF
Can.CanConfig.MemoryECC:STD_OFF
Can.CanConfig.CtrlClksrcAvailable:STD_ON
Can.CanConfigSet.CanFdEnable:STD_ON
Can.CanConfigSet.CanFdEnableControllerA:STD_ON
Can.CanConfigSet.CanFdEnableControllerB:STD_ON
Can.CanConfigSet.CanFdEnableControllerC:STD_ON
Can.CanConfigSet.CanPretendedNetworking:STD_ON
Can.CanConfigSet.CanPretendedNetworkingList:FlexCAN_A
Can.CanConfig.SwichingIsoMode:STD_ON
Can.CanConfigSet.CBTSupport:STD_ON
Can.CanConfigSet.ProtocolException:STD_ON
Can.CanConfigSet.EdgeFilter:STD_ON
# MaxFdBaudrateValue is needed due to errata e7845 on Rainier cut 2.0
Can.CanConfigSet.MaxFdBaudrateValue:8000
Can.CanConfig.MultipleInterrupts: STD_ON
Can.CanConfig.SupvAvailable:STD_ON
######################    Can module: END  #####################

######################  Crcu module  ############################################
#                                                                                        
# Crcu.CrcHwChannels        : List of CRC channels available on the platform             
# Crcu.CrcChannelsPerHwUnit : Number of CRC channels available in one CRC unit           
#                                                                                        
#################################################################################################

Crcu.CrcHwChannels:CRC_0
Crcu.CrcChannelsPerHwUnit:1

######################  Crcu module: END  ############################################################### Dio module ######################################
#                                                                                        #
# DioPackage               : Dio package name                                            #
# Dio.AvailablePortPins    : Describes the pins that are available on each port          #
#                            using bit masks. A 32 bit value describes each port.        #
#                            A bit value of one in the bit mask means that               #
#                            the corresponding pin from that port is available           #
#                            in the current package .                                    #
# Dio.InOutConfigSupported : Describes if the platform supports configuring a pin as     #
#                            Input-Output in the same time                               #
##########################################################################################

DioPackage:  Dio_lqfp144 
Dio.AvailablePortPinsForRead:0xFE03FFFF,0x3AF7FFFF,0xF88BFFFF,0x79CFFFFF,0x03F9FFFF
Dio.AvailablePortPinsForWrite:0xFE03FFFF,0x3AF7FFFF,0xF88BFFFF,0x79CFFFFF,0x03F9FFFF
Dio.AvailablePortPinsForReadReversedBits:0xFFFFC07F,0xFFFFEF5C,0xFFFFD11F,0xFFFFF39E,0xFFFF9FC0
Dio.AvailablePortPinsForWriteReversedBits:0xFFFFC07F,0xFFFFEF5C,0xFFFFD11F,0xFFFFF39E,0xFFFF9FC0
Dio.InOutConfigSupported:FALSE

######################## Dio module: END  ################################
##################### Gpt module  ##########################
#
# Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel : Selects the physical GPT Channel.
#
################################################################################
Gpt.Num_Lpit_Hw_Modules:1
Gpt.Num_Ftm_Hw_Modules:8
Gpt.Num_Lptmr_Hw_Modules:1
Gpt.Num_Srtc_Hw_Modules:1
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwChannel:LPIT_0_CH_0,LPIT_0_CH_1,LPIT_0_CH_2,LPIT_0_CH_3,FTM_0_CH_0,FTM_0_CH_1,FTM_0_CH_2,FTM_0_CH_3,FTM_0_CH_4,FTM_0_CH_5,FTM_0_CH_6,FTM_0_CH_7,FTM_1_CH_0,FTM_1_CH_1,FTM_1_CH_2,FTM_1_CH_3,FTM_1_CH_4,FTM_1_CH_5,FTM_1_CH_6,FTM_1_CH_7,FTM_2_CH_0,FTM_2_CH_1,FTM_2_CH_2,FTM_2_CH_3,FTM_2_CH_4,FTM_2_CH_5,FTM_2_CH_6,FTM_2_CH_7,FTM_3_CH_0,FTM_3_CH_1,FTM_3_CH_2,FTM_3_CH_3,FTM_3_CH_4,FTM_3_CH_5,FTM_3_CH_6,FTM_3_CH_7,FTM_4_CH_0,FTM_4_CH_1,FTM_4_CH_2,FTM_4_CH_3,FTM_4_CH_4,FTM_4_CH_5,FTM_4_CH_6,FTM_4_CH_7,FTM_5_CH_0,FTM_5_CH_1,FTM_5_CH_2,FTM_5_CH_3,FTM_5_CH_4,FTM_5_CH_5,FTM_5_CH_6,FTM_5_CH_7,FTM_6_CH_0,FTM_6_CH_1,FTM_6_CH_2,FTM_6_CH_3,FTM_6_CH_4,FTM_6_CH_5,FTM_6_CH_6,FTM_6_CH_7,FTM_7_CH_0,FTM_7_CH_1,FTM_7_CH_2,FTM_7_CH_3,FTM_7_CH_4,FTM_7_CH_5,FTM_7_CH_6,FTM_7_CH_7,LPTMR_0_CH_0,SRTC_0_CH_0
Gpt.GptChannelConfigSet.GptChannelConfiguration.GptHwInterruptSource:LPIT_0_CH_0,LPIT_0_CH_1,LPIT_0_CH_2,LPIT_0_CH_3,FTM_0_CH_0_CH_1,FTM_0_CH_2_CH_3,FTM_0_CH_4_CH_5,FTM_0_CH_6_CH_7,FTM_1_CH_0_CH_1,FTM_1_CH_2_CH_3,FTM_1_CH_4_CH_5,FTM_1_CH_6_CH_7,FTM_2_CH_0_CH_1,FTM_2_CH_2_CH_3,FTM_2_CH_4_CH_5,FTM_2_CH_6_CH_7,FTM_3_CH_0_CH_1,FTM_3_CH_2_CH_3,FTM_3_CH_4_CH_5,FTM_3_CH_6_CH_7,FTM_4_CH_0_CH_1,FTM_4_CH_2_CH_3,FTM_4_CH_4_CH_5,FTM_4_CH_6_CH_7,FTM_5_CH_0_CH_1,FTM_5_CH_2_CH_3,FTM_5_CH_4_CH_5,FTM_5_CH_6_CH_7,FTM_6_CH_0_CH_1,FTM_6_CH_2_CH_3,FTM_6_CH_4_CH_5,FTM_6_CH_6_CH_7,FTM_7_CH_0_CH_1,FTM_7_CH_2_CH_3,FTM_7_CH_4_CH_5,FTM_7_CH_6_CH_7,LPTMR_0_CH_0,SRTC_0_CH_0
Gpt.GptConfig.Gpt_FTM_ModuleSingleInterrupt:STD_OFF
Gpt.GptConfig.Gpt_LPIT_ModuleSingleInterrupt:STD_OFF
Gpt.GptEnableUserModeSupport:true
######################  Gpt module: END  #####################
######################  Eth module  ##########################
# 
# Eth.EthGeneral.MaxControllerSupport               : number of available ENET controllers
# Eth.EthGeneral.BufferDescriptorSize               : Size of BufferDescriptor in Byte
# Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList    : Support RMII on each ENET controller
# Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList    : Support MDIO on each ENET controller
# Eth.EthGeneral.GigabitSupport                     : Support Gigabit on ENET controller
#
################################################################################

Eth.EthGeneral.MaxControllerSupport:1
Eth.EthGeneral.BufferDescriptorSize:32
Eth.EthConfigSet.EthCtrlConfig.SupportRMIIList:STD_ON
Eth.EthConfigSet.EthCtrlConfig.SupportMDIOList:STD_ON
Eth.EthGeneral.GigabitSupport:STD_OFF
######################  Eth module: END  #####################
###################### Fls module ###########################
#
# Fls.Sector.Physical.List    :list of available Flash physical sectors
#
################################################################################

Fls.Sector.Physical.List:1000_FLS_DATA_ARRAY_0_BLOCK_3_S000,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S001,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S002,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S003,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S004,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S005,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S006,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S007,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S008,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S009,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S010,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S011,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S012,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S013,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S014,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S015,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S016,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S017,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S018,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S019,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S020,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S021,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S022,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S023,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S024,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S025,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S026,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S027,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S028,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S029,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S030,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S031,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S032,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S033,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S034,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S035,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S036,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S037,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S038,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S039,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S040,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S041,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S042,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S043,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S044,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S045,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S046,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S047,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S048,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S049,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S050,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S051,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S052,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S053,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S054,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S055,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S056,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S057,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S058,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S059,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S060,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S061,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S062,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S063,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S064,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S065,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S066,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S067,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S068,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S069,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S070,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S071,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S072,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S073,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S074,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S075,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S076,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S077,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S078,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S079,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S080,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S081,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S082,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S083,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S084,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S085,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S086,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S087,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S088,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S089,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S090,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S091,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S092,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S093,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S094,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S095,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S096,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S097,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S098,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S099,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S100,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S101,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S102,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S103,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S104,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S105,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S106,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S107,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S108,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S109,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S110,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S111,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S112,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S113,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S114,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S115,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S116,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S117,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S118,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S119,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S120,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S121,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S122,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S123,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S124,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S125,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S126,\
                         1000_FLS_DATA_ARRAY_0_BLOCK_3_S127,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S000,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S001,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S002,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S003,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S004,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S005,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S006,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S007,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S008,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S009,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S010,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S011,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S012,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S013,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S014,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S015,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S016,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S017,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S018,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S019,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S020,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S021,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S022,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S023,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S024,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S025,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S026,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S027,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S028,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S029,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S030,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S031,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S032,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S033,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S034,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S035,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S036,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S037,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S038,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S039,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S040,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S041,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S042,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S043,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S044,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S045,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S046,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S047,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S048,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S049,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S050,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S051,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S052,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S053,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S054,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S055,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S056,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S057,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S058,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S059,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S060,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S061,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S062,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S063,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S064,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S065,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S066,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S067,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S068,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S069,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S070,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S071,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S072,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S073,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S074,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S075,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S076,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S077,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S078,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S079,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S080,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S081,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S082,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S083,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S084,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S085,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S086,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S087,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S088,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S089,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S090,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S091,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S092,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S093,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S094,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S095,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S096,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S097,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S098,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S099,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S100,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S101,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S102,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S103,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S104,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S105,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S106,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S107,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S108,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S109,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S110,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S111,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S112,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S113,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S114,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S115,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S116,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S117,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S118,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S119,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S120,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S121,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S122,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S123,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S124,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S125,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S126,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_0_S127,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S128,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S129,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S130,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S131,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S132,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S133,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S134,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S135,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S136,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S137,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S138,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S139,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S140,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S141,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S142,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S143,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S144,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S145,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S146,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S147,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S148,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S149,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S150,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S151,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S152,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S153,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S154,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S155,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S156,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S157,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S158,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S159,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S160,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S161,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S162,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S163,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S164,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S165,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S166,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S167,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S168,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S169,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S170,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S171,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S172,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S173,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S174,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S175,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S176,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S177,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S178,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S179,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S180,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S181,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S182,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S183,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S184,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S185,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S186,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S187,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S188,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S189,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S190,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S191,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S192,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S193,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S194,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S195,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S196,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S197,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S198,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S199,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S200,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S201,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S202,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S203,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S204,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S205,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S206,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S207,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S208,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S209,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S210,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S211,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S212,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S213,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S214,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S215,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S216,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S217,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S218,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S219,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S220,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S221,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S222,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S223,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S224,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S225,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S226,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S227,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S228,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S229,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S230,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S231,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S232,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S233,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S234,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S235,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S236,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S237,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S238,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S239,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S240,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S241,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S242,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S243,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S244,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S245,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S246,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S247,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S248,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S249,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S250,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S251,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S252,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S253,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S254,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_1_S255,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S256,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S257,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S258,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S259,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S260,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S261,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S262,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S263,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S264,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S265,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S266,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S267,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S268,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S269,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S270,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S271,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S272,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S273,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S274,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S275,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S276,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S277,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S278,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S279,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S280,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S281,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S282,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S283,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S284,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S285,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S286,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S287,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S288,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S289,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S290,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S291,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S292,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S293,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S294,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S295,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S296,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S297,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S298,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S299,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S300,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S301,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S302,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S303,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S304,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S305,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S306,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S307,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S308,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S309,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S310,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S311,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S312,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S313,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S314,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S315,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S316,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S317,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S318,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S319,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S320,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S321,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S322,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S323,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S324,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S325,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S326,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S327,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S328,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S329,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S330,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S331,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S332,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S333,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S334,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S335,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S336,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S337,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S338,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S339,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S340,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S341,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S342,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S343,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S344,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S345,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S346,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S347,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S348,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S349,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S350,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S351,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S352,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S353,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S354,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S355,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S356,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S357,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S358,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S359,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S360,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S361,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S362,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S363,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S364,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S365,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S366,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S367,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S368,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S369,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S370,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S371,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S372,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S373,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S374,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S375,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S376,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S377,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S378,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S379,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S380,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S381,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S382,\
                         1000_FLS_CODE_ARRAY_0_BLOCK_2_S383,\
                         1000_FLS_EXT_SECTOR

Fls.Sector.Program.List:    8_FLS_WRITE_DOUBLE_WORD,\
                          128_FLS_WRITE_128BYTES_PAGE,\
                          256_FLS_WRITE_256BYTES_PAGE,\
                          512_FLS_WRITE_512BYTES_PAGE

Fls.DataFlashExists:true
Fls.ECCSyndrome:0x00008200
Fls.ECCSyndromeCache:0x00008200
# Support for all the derivatives excepting the derivative which uses the M0++ core missing some registers related to read syndrome(CFSR) and data address(BFAR)) 
Fls.EccSyndromeAndDataAddressCheck: true
#Fls.UserModeSupport : Paramater to determine platform support run FLS driver in User Mode or not
#       - true : Support running FLS driver in User Mode
#       - false: Not support running FLS driver in User Mode
#
Fls.UserModeSupport: true
Fls.AbortHwOperationSupported:   STD_OFF
Fls.SupportSynchronizeCacheFeature: true
Fls.FlsUseInterrupts: true
# Physical sectors are available 
Fls.k148PhysicalSectorAvailable : true  
Fls.PFlashsize: 0x180000
Fls.DFlashsize: 0x80000

Fls.Internal.Flash.Available:STD_ON
Fls.External.Qspi.Available:STD_ON
Fls.External.HwUnit:FLS_QSPI_0

# Listed in QuadSPI chapter, each one has a QSPI_BUFxCR register associated. Used to store read data when using AHB read mode.
Fls.External.HwUnit.Ahb.Buffers:AHB_BUFFER_0,AHB_BUFFER_1,AHB_BUFFER_2,AHB_BUFFER_3

# Master IDs, listed in Peripheral Bridge(AIPS) chapter, 'Master ID assignments' table. Used to assign each buffer to a specific master access.
Fls.External.HwUnit.Ahb.MasterID:   FLS_CORTEX_M4_CODE,\
                                    FLS_CORTEX_M4_SYS,\
                                    FLS_DMA,\
                                    FLS_ENET
                                    
# AHB buffers total size, in bytes.                                       
Fls.External.HwUnit.Ahb.BufferSize:1024

#
Fls.HwUnit.Channels:    FLS_CH_INTERN,\
                        FLS_CH_QSPI
                        
Fls.Qspi.Channels:      FLS_CH_EXTERN_QSPI_0_A1,\
                        FLS_CH_EXTERN_QSPI_0_A2,\
                        FLS_CH_EXTERN_QSPI_0_B1,\
                        FLS_CH_EXTERN_QSPI_0_B2,\
                        FLS_CH_EXTERN_QSPI_0_PARALLEL_A1B1,\
                        FLS_CH_EXTERN_QSPI_0_PARALLEL_A2B2,\
                        NOT_QSPI_CHANNEL
                        
# Default register values, device specific. If a register is not available, the value should be set to zero.                        
Fls.External.HwUnit.Qspi0.SFA1AD.Default:0x6C000000
Fls.External.HwUnit.Qspi0.SFA2AD.Default:0x6C000000
Fls.External.HwUnit.Qspi0.SFB1AD.Default:0x70000000
Fls.External.HwUnit.Qspi0.SFB2AD.Default:0x70000000
Fls.External.HwUnit.Qspi1.SFA1AD.Default:0
Fls.External.HwUnit.Qspi1.SFA2AD.Default:0
Fls.External.HwUnit.Qspi1.SFB1AD.Default:0
Fls.External.HwUnit.Qspi1.SFB2AD.Default:0
###################### Fls module: END  ######################
#####################  I2c module  ##############################
#
# I2c.I2cGlobalConfig.I2cChannel : Total number of LPI2C channels
# I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel : List of LPI2C channels
# I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.LPI2C_0: Setup Hold Delay value for LPI2C_0
# I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.LPI2C_1: Setup Hold Delay value for LPI2C_1
# I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_0_1: Setup Hold Delay value for FLEXIO_0_CH_0_1
# I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_2_3: Setup Hold Delay value for FLEXIO_0_CH_2_3
# I2cUnifiedInterrupts: TRUE if the platform has only one interrupt vector for each LPI2C channel
#
################################################################################

I2c.I2cGlobalConfig.I2cChannel:4
I2c.I2cGlobalConfig.I2cChannel.I2cHwChannel:LPI2C_0,LPI2C_1,FLEXIO_0_CH_0_1,FLEXIO_0_CH_2_3
I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.LPI2C_0:2
I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.LPI2C_1:2
I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_0_1:0
I2c.I2cGlobalConfig.I2cChannel.I2cMasterConfiguration.FLEXIO_0_CH_2_3:0
I2cUnifiedInterrupts:FALSE

######################  I2c module: END  #############################################  Icu module  ##########################
#
# Icu.IcuConfigSet.IcuChannel.IcuHwChannel : list of available ICU HW channels
#
################################################################################
Icu.Num_Ftm_Hw_Modules:8
Icu.Ftm_Hw_Modules:FTM_0,FTM_1,FTM_2,FTM_3,FTM_4,FTM_5,FTM_6,FTM_7
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuFtmHw:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7
Icu.Num_Port_Hw_Modules:5
Icu.Port_Hw_Modules:PORT_0,PORT_1,PORT_2,PORT_3,PORT_4
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuPortHw:CH_0,CH_1,CH_2,CH_3,CH_4,CH_5,CH_6,CH_7,CH_8,CH_9,CH_10,CH_11,CH_12,CH_13,CH_14,CH_15,CH_16,CH_17,CH_18,CH_19,CH_20,CH_21,CH_22,CH_23,CH_24,CH_25,CH_26,CH_27,CH_28,CH_29,CH_30,CH_31
Icu.Num_Lpit_Hw_Modules:1
Icu.Lpit_Hw_Modules:LPIT_0
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuLpitHw:CH_0,CH_1,CH_2,CH_3
Icu.Num_Lptmr_Hw_Modules:1
Icu.Lptmr_Hw_Modules:LPTMR_0
Icu.IcuConfigSet.IcuChannel.IcuHwChannel.IcuLptmrHw:CH_0
Icu.IcuConfigSet.IcuChannel.IcuHwChannel:FTM_0_CH_0,FTM_0_CH_1,FTM_0_CH_2,FTM_0_CH_3,FTM_0_CH_4,FTM_0_CH_5,FTM_0_CH_6,FTM_0_CH_7,FTM_1_CH_0,FTM_1_CH_1,FTM_1_CH_2,FTM_1_CH_3,FTM_1_CH_4,FTM_1_CH_5,FTM_1_CH_6,FTM_1_CH_7,FTM_2_CH_0,FTM_2_CH_1,FTM_2_CH_2,FTM_2_CH_3,FTM_2_CH_4,FTM_2_CH_5,FTM_2_CH_6,FTM_2_CH_7,FTM_3_CH_0,FTM_3_CH_1,FTM_3_CH_2,FTM_3_CH_3,FTM_3_CH_4,FTM_3_CH_5,FTM_3_CH_6,FTM_3_CH_7,FTM_4_CH_0,FTM_4_CH_1,FTM_4_CH_2,FTM_4_CH_3,FTM_4_CH_4,FTM_4_CH_5,FTM_4_CH_6,FTM_4_CH_7,FTM_5_CH_0,FTM_5_CH_1,FTM_5_CH_2,FTM_5_CH_3,FTM_5_CH_4,FTM_5_CH_5,FTM_5_CH_6,FTM_5_CH_7,FTM_6_CH_0,FTM_6_CH_1,FTM_6_CH_2,FTM_6_CH_3,FTM_6_CH_4,FTM_6_CH_5,FTM_6_CH_7,FTM_7_CH_0,FTM_7_CH_1,FTM_7_CH_2,FTM_7_CH_3,FTM_7_CH_5,FTM_7_CH_7,PORT_0_CH_0,PORT_0_CH_1,PORT_0_CH_2,PORT_0_CH_3,PORT_0_CH_4,PORT_0_CH_5,PORT_0_CH_6,PORT_0_CH_7,PORT_0_CH_8,PORT_0_CH_9,PORT_0_CH_10,PORT_0_CH_11,PORT_0_CH_12,PORT_0_CH_13,PORT_0_CH_14,PORT_0_CH_15,PORT_0_CH_16,PORT_0_CH_17,PORT_0_CH_25,PORT_0_CH_26,PORT_0_CH_27,PORT_0_CH_28,PORT_0_CH_29,PORT_0_CH_30,PORT_0_CH_31,PORT_1_CH_0,PORT_1_CH_1,PORT_1_CH_2,PORT_1_CH_3,PORT_1_CH_4,PORT_1_CH_5,PORT_1_CH_6,PORT_1_CH_7,PORT_1_CH_8,PORT_1_CH_9,PORT_1_CH_10,PORT_1_CH_11,PORT_1_CH_12,PORT_1_CH_13,PORT_1_CH_14,PORT_1_CH_15,PORT_1_CH_16,PORT_1_CH_17,PORT_1_CH_18,PORT_1_CH_20,PORT_1_CH_21,PORT_1_CH_22,PORT_1_CH_23,PORT_1_CH_25,PORT_1_CH_27,PORT_1_CH_28,PORT_1_CH_29,PORT_2_CH_0,PORT_2_CH_1,PORT_2_CH_2,PORT_2_CH_3,PORT_2_CH_4,PORT_2_CH_5,PORT_2_CH_6,PORT_2_CH_7,PORT_2_CH_8,PORT_2_CH_9,PORT_2_CH_10,PORT_2_CH_11,PORT_2_CH_12,PORT_2_CH_13,PORT_2_CH_14,PORT_2_CH_15,PORT_2_CH_16,PORT_2_CH_17,PORT_2_CH_19,PORT_2_CH_23,PORT_2_CH_27,PORT_2_CH_28,PORT_2_CH_29,PORT_2_CH_30,PORT_2_CH_31,PORT_3_CH_0,PORT_3_CH_1,PORT_3_CH_2,PORT_3_CH_3,PORT_3_CH_4,PORT_3_CH_5,PORT_3_CH_6,PORT_3_CH_7,PORT_3_CH_8,PORT_3_CH_9,PORT_3_CH_10,PORT_3_CH_11,PORT_3_CH_12,PORT_3_CH_13,PORT_3_CH_14,PORT_3_CH_15,PORT_3_CH_16,PORT_3_CH_17,PORT_3_CH_18,PORT_3_CH_19,PORT_3_CH_22,PORT_3_CH_23,PORT_3_CH_24,PORT_3_CH_27,PORT_3_CH_28,PORT_3_CH_29,PORT_3_CH_30,PORT_4_CH_0,PORT_4_CH_1,PORT_4_CH_2,PORT_4_CH_3,PORT_4_CH_4,PORT_4_CH_5,PORT_4_CH_6,PORT_4_CH_7,PORT_4_CH_8,PORT_4_CH_9,PORT_4_CH_10,PORT_4_CH_11,PORT_4_CH_12,PORT_4_CH_13,PORT_4_CH_14,PORT_4_CH_15,PORT_4_CH_16,PORT_4_CH_19,PORT_4_CH_20,PORT_4_CH_21,PORT_4_CH_22,PORT_4_CH_23,PORT_4_CH_24,PORT_4_CH_25,LPIT_0_CH_0,LPIT_0_CH_1,LPIT_0_CH_2,LPIT_0_CH_3,LPTMR_0_CH_0
Icu.IcuConfig.Icu_FTM_ModuleSingleInterrupt:FALSE
Icu.IcuConfig.Icu_LPIT_ModuleSingleInterrupt:FALSE
Icu.IcuConfig.Icu_PORT_ModuleSingleInterrupt:FALSE

Icu.ChannelType.FTM_0_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_0_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_1_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_2_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_3_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_4_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_6:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_5_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_6_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_6_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_6_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_6_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_6_CH_4:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_6_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_6_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_7_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_7_CH_1:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_7_CH_2:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_SIGNAL_MEASUREMENT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_7_CH_3:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_7_CH_5:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.FTM_7_CH_7:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.PORT_0_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_26:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_0_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_1_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_2_CH_31:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_17:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_18:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_24:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_27:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_28:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_29:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_3_CH_30:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_4:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_5:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_6:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_7:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_8:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_9:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_10:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_11:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_12:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_13:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_14:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_15:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_16:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_19:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_20:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_21:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_22:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_23:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_24:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.PORT_4_CH_25:ICU_MODE_SIGNAL_EDGE_DETECT
Icu.ChannelType.LPIT_0_CH_0:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPIT_0_CH_1:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPIT_0_CH_2:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPIT_0_CH_3:ICU_MODE_SIGNAL_EDGE_DETECT,ICU_MODE_TIMESTAMP
Icu.ChannelType.LPTMR_0_CH_0:ICU_MODE_EDGE_COUNTER,ICU_MODE_SIGNAL_EDGE_DETECT

######################  Icu module: END  ##########################################  Lin module  #############################
#
# Lin.LinGlobalConfig.LinChannel : Total Number of LPUART Channels
# Lin.LinGlobalConfig.LinChannel.LinHwChannel : List of LPUART channels
# LinUnifiedInterrupts : TRUE if the platform has only one interrupt vector for each LPUART channel
#
################################################################################

Lin.LinGlobalConfig.LinChannel:5
Lin.LinGlobalConfig.LinLpuartChannel:3
Lin.LinGlobalConfig.LinChannel.LinHwChannel:LPUART_0,LPUART_1,LPUART_2,FLEXIO_0_LIN_0,FLEXIO_0_LIN_1
LinUnifiedInterrupts:TRUE

######################  Lin module: END  #############################################    Mcem module  ##########################
# 
# Mcem.McemConfigSet.Fault.SignalDesc : List of Mcem Non-critical Faults
# Mcem.McemGeneral.FccuUnderRegPotList: Define only when FCCU register is protected by REGPROT
# Mcem.McemGeneral.MemuUnderRegPotList: Define only when MEMU register is protected by REGPROT
# Mcem.McemGeneral.FaultReservedMasks: Masks all the valid faults
#
################################################################################
Mcem.McemConfigSet.Fault.SignalDesc:\
    MCEM_EIRM_MEN0_SINGLE_CORRECTION,\
    MCEM_EIRM_MEN0_NON_CORRECTABLE,\
    MCEM_EIRM_MEN1_SINGLE_CORRECTION,\
    MCEM_EIRM_MEN1_NON_CORRECTABLE
Mcem.McemGeneral.FccuUnderRegPotList: STD_OFF
Mcem.McemGeneral.MemuUnderRegPotList: STD_OFF
Mcem.McemGeneral.FaultReservedMasks:  0x0000000FU
#################### USER MODE SUPPORT ####################
Mcem.McemEnableUserModeSupport:true
####################### EIM CORTEX #######################
Mcem.McemEIRMcortexM0:false
Mcem.McemEIRMcortexM4:true
######################    Mcem module: END  #####################

##################### Mcu module  ##########################
# Values according to SCG_RCCR[SCS] field description
MCU.RunSystemClkSource.List:SOSC,SIRC,FIRC,SPLL
MCU.RunSystemClkSource.Default:FIRC

# Values according to SCG_VCCR[SCS] field description
MCU.VlprSystemClkSource.List:SIRC
MCU.VlprSystemClkSource.Default:SIRC

# Values according to SCG_HCCR[SCS] field description
MCU.HsrunSystemClkSource.List:SOSC,SIRC,FIRC,SPLL
MCU.HsrunSystemClkSource.Default:FIRC
MCU.HsrunSystemClkSource.Exist:true

# Values according to SIM_CHIPCTL[CLKOUTSEL] field description
MCU.CLKOUT.List:SCG_CLKOUT,SOSC_DIV2,SIRC_DIV2,QSPI_SFIF_CLK_HYP,FIRC_DIV2,HCLK,SPLL_DIV2,BUS_CLK,LPO_CLK_128K,QSPI_IPG_CLK,LPO_CLK,QSPI_IPG_CLK_SFIF,RTC_CLK,QSPI_IPG_CLK_2XSFIF
MCU.CLKOUT.Default:SCG_CLKOUT

# Values according to SIM_FTMOPT0 field bits description
MCU.FTMOPT0.FTM4CLKSEL.Exist:true
MCU.FTMOPT0.FTM5CLKSEL.Exist:true
MCU.FTMOPT0.FTM6CLKSEL.Exist:true
MCU.FTMOPT0.FTM7CLKSEL.Exist:true

# Values according to SIM_FTMOPT1 field bits description
MCU.FTMOPT1.FTM4SYNCBIT.Exist:true
MCU.FTMOPT1.FTM5SYNCBIT.Exist:true
MCU.FTMOPT1.FTM6SYNCBIT.Exist:true
MCU.FTMOPT1.FTM7SYNCBIT.Exist:true

# Values according to SIM_MISCTRL0 field bits description
MCU.MISCTRL0.FTM4_OBE_CTRL.Exist:true
MCU.MISCTRL0.FTM5_OBE_CTRL.Exist:true
MCU.MISCTRL0.FTM6_OBE_CTRL.Exist:true
MCU.MISCTRL0.FTM7_OBE_CTRL.Exist:true
MCU.MISCTRL0.RMII_CLK_OBE.Exist:true
MCU.MISCTRL0.RMII_CLK_SEL.Exist:true
MCU.MISCTRL0.QSPI_CLK_SEL.Exist:true


MCU.PerSource.List:FTFC,DMAMUX0,FLEXCAN0,FLEXCAN1,FTM3,ADC1,FLEXCAN2,LPSPI0,LPSPI1,LPSPI2,PDB1,CRC,PDB0,LPIT,FTM0,FTM1,FTM2,ADC0,RTC,LPTMR0,PORTA,PORTB,PORTC,PORTD,PORTE,SAI0,SAI1,FLEXIO,EWM,LPI2C0,LPI2C1,LPUART0,LPUART1,LPUART2,FTM4,FTM5,FTM6,FTM7,CMP0,QSPI,ENET
MCU.PerSourceWithPcd.List:LPTMR0,ENET
MCU.PerSource.Default:FTFC

MCU.PerSourceWithPcsFromPlat.List:FTM0,FTM1,FTM2,FTM3,FTM4,FTM5,FTM6,FTM7,ENET
MCU.PerSourceWithPcsFromSlow.List:ADC1,LPSPI0,LPSPI1,LPSPI2,LPIT,ADC0,FLEXIO,LPI2C0,LPI2C1,LPUART0,LPUART1,LPUART2,LPTMR0

MCU.Clock.Reference.Select.List:CUSTOM,FIRC_CLK,FIRCDIV2_CLK,FIRCDIV1_CLK,SIRC_CLK,SIRCDIV2_CLK,SIRCDIV1_CLK,SOSC_CLK,SOSCDIV2_CLK,SOSCDIV1_CLK,LPO_CLK_128K,LPO_CLK_32K,LPO_CLK_1K,SPLL_CLK,SPLLDIV2_CLK,SPLLDIV1_CLK,RUN_PRI_DIV_SYS_CLK,RUN_CORE_CLK,RUN_SYS_CLK,RUN_FLASH_CLK,RUN_BUS_CLK,HSRUN_PRI_DIV_SYS_CLK,HSRUN_CORE_CLK,HSRUN_SYS_CLK,HSRUN_FLASH_CLK,HSRUN_BUS_CLK,VLPR_PRI_DIV_SYS_CLK,VLPR_CORE_CLK,VLPR_SYS_CLK,VLPR_FLASH_CLK,VLPR_BUS_CLK,FTM3_CLK,ADC1_CLK,LPSPI0_CLK,LPSPI1_CLK,LPSPI2_CLK,LPIT_CLK,FTM0_CLK,FTM1_CLK,FTM2_CLK,ADC0_CLK,LPTMR0_CLK,FLEXIO_CLK,LPI2C0_CLK,LPI2C1_CLK,LPUART0_CLK,LPUART1_CLK,LPUART2_CLK,FTM4_CLK,FTM5_CLK,FTM6_CLK,FTM7_CLK,ENET_CLK

#######################  IPs REG_PROTAVAILABLE  ###################################
MCU.PMC.REG_PROT.AVAILABLE:false

################################################################################
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.low:536739840
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionBaseAddress.high:537001984
MCU.McuModuleConfiguration.McuRamSectorSettingConf.McuRamSectionSize:262143

#################### USER MODE SUPPORT ####################
MCU.McuEnableUserModeSupport:true

################### CMU ###################################
MCU.CMU.UNITS:0
MCU.CMU.UNITS.List:

###################### Mcu module: END  ########################################### Mcl module  ##########################
# Mcl.MclConfigSet.DmaChannels             : Selects the physical DMA channel
#
# Mcl.MclConfigSet.DmaChannels             : Selects the physical DMA channel
# Mcl.MclConfigSet.DmaInstances             : Selects the physical DMA instance
# Mcl.MclConfigSet.DmaMux0.Sources         : Selects the sources of DmaMux0
# Mcl.MclConfigSet.DmaMux1.Sources         : Selects the sources of DmaMux1
# Mcl.eDMA.TransferSizeInBytes             : SSIZE and DSIZE possible values in bytes to transfer
# Mcl.eDMA.ChannelNumber                   : Number of eDma channels 
# Mcl.eDMA.ChannelNumberPerGroup           : Number of eDma channels per eDma Group
# Mcl.eDMA.ChannelNumberPerDmaInstance     : Number of eDma channels per eDma instance
# Mcl.eDMA.MaxPriorityGroupId              : The maximum group priority number needed to configure eDMA_CR group priorities
# Mcl.eDMA.PriorityGroup0Exists            : if Group0 exists in eDMA_CR configuration
# Mcl.eDMA.PriorityGroup1Exists            : if Group1 exists in eDMA_CR configuration
# Mcl.eDMA.PriorityGroup2Exists            : if Group2 exists in eDMA_CR configuration
# Mcl.eDMA.PriorityGroup3Exists            : if Group3 exists in eDMA_CR configuration

# Mcl.eDMA.CombinedErrorIsr                : Specifies if there is one error ISR for multiple DMA instances
# Mcl.eDMA.CombinedTrCompletionIsr         : Specifies if there is one combined transfer ISR for all channels within a DMA instance
# Mcl.eDMA.CombinedTrComplMixedIsr         : Specifies if inside a DMA instance some channels have the same transfer completion ISR assigned,
#                                            and other channels have their own transfer completion ISR. 
#                                           
# Mcl.eDMA.EccErrorReportingEnabled         : Specifies if there is Ecc error reporting available
# Mcl.eDMA.EnableInitDMA_DCHMID            : Specifies enable or disable initialization of DCHMID register in DMA

# Mcl.DmaMux.DmaMuxInstances               : Number of DmaMux instances 
# Mcl.DmaMux.ChannelNumberPerDmaMuxLarge   : Number of DmaMux channels for a large DmaMux instance
# Mcl.DmaMux.ChannelNumberPerDmaMuxSmall   : Number of DmaMux channels for a small DmaMux instance
# Mcl.DmaMux.NumberOfSmallDmaMuxInstances  : Number of small DmaMux instances
# Mcl.DmaMux.ChCfgAddressesLittleEndianOrder: specifies endianess of accessing to register CHCFG

# Mcl.Crossbar.CrossbarInstances    : Number of AXBS instances
# Mcl.Crossbar.CrossbarMasters      : Number of Master in AXBS interfaces
# Mcl.Crossbar.EnableInitAXBS_MGPCR : Specifies enable or disable initialization of AXBS_MGPCR register in AXBS
# Mcl.Crossbar.AXBS0.Slave          : Number of Slave port in AXBS0 interfaces
# Mcl.Crossbar.AXBS1.Slave          : Number of Slave port in AXBS1 interfaces
################################################################################

Mcl.MclConfigSet.DmaChannels:eDMA_0,eDMA_1,eDMA_2,eDMA_3,eDMA_4,eDMA_5,eDMA_6,eDMA_7,eDMA_8,eDMA_9,eDMA_10,eDMA_11,eDMA_12,eDMA_13,eDMA_14,eDMA_15
Mcl.MclConfigSet.DmaInstances:eDMA_Instance0
Mcl.MclConfigSet.DmaMux0.Sources:RESERVED,ENET,LPUART0_RX,LPUART0_TX,LPUART1_RX,LPUART1_TX,LPUART2_RX,LPUART2_TX,LPI2C_RX,LPI2C_TX,FLEXIO_SHIFTER0,FLEXIO_SHIFTER1,FLEXIO_SHIFTER2,FLEXIO_SHIFTER3,LPSPI0_RX,LPSPI0_TX,LPSPI1_RX,LPSPI1_TX,LPSPI2_RX,LPSPI2_TX,FTM1_CH_0,FTM1_CH_1,FTM1_CH_2,FTM1_CH_3,FTM1_CH_4,FTM1_CH_5,FTM1_CH_6,FTM1_CH_7,FTM2_CH_0,FTM2_CH_1,FTM2_CH_2,FTM2_CH_3,FTM2_CH_4,FTM2_CH_5,FTM2_CH_6,FTM2_CH_7,FTM0_CH_0_7,FTM3_CH_0_7,FTM4_CH_0_7,FTM5_CH_0_7,FTM6_CH_0_7,FTM7_CH_0_7,ADC0_COCO,ADC1_COCO,LPI2C0_RX,LPI2C0_TX,PDB0,PDB1,CMP0,PCM_PORT_A,PCM_PORT_B,PCM_PORT_C,PCM_PORT_D,PCM_PORT_E,FLEXCAN0,FLEXCAN1,FLEXCAN2,SAI0_RX,SAI0_TX,LPTMR0,QSPI_RX_BUF,QSPI_TX_BUF,ALWAYS_ENABLED_0,ALWAYS_ENABLED_1,NOT_USED
Mcl.MclConfigSet.DmaMux1.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux2.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux3.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux4.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux5.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux6.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux7.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux8.Sources:NOT_USED
Mcl.MclConfigSet.DmaMux9.Sources:NOT_USED
Mcl.eDMA.MaxPriorityGroupId:1
Mcl.eDMA.PriorityGroup0Exists:false
Mcl.eDMA.PriorityGroup1Exists:false
Mcl.eDMA.PriorityGroup2Exists:false
Mcl.eDMA.PriorityGroup3Exists:false

Mcl.eDMA.TransferSizeInBytes:1,2,4,16,32
Mcl.eDMA.ChannelNumber:16
Mcl.eDMA.ChannelNumberPerDmaInstance:16
Mcl.eDMA.ChannelNumberPerGroup:16
Mcl.eDMA.CombinedErrorIsr:0
Mcl.eDMA.CombinedTrCompletionIsr:0
Mcl.eDMA.CombinedTrComplMixedIsr:0
Mcl.eDMA.CombinedGroupCompletionIsr:0
Mcl.eDMA.EccErrorReportingEnabled:0
Mcl.eDMA.EnableInitDMA_DCHMID:0

Mcl.DmaMux.DmaMuxInstances:1
Mcl.DmaMux.ChannelNumberPerDmaMuxLarge:16
Mcl.DmaMux.ChannelNumberPerDmaMuxSmall:0
Mcl.DmaMux.NumberOfSmallDmaMuxInstances:0

Mcl.DmaMux.ChCfgAddressesLittleEndianOrder:0
Mcl.DmaMux.TriggerEnableHwChannel:eDMA_0,eDMA_1,eDMA_2,eDMA_3

##########################################################################################################
#Mcl.MclConfigSet.TrgMux0.Sources                           :   Selects the sources of TrgMux0
#Mcl.MclConfigSet.TrgMux0.MaximumIndexRegs                  :   Maximum of index of trgmux register which based on offset address
#Mcl.MclConfigSet.TrgMux0.NumberRegMissingSelField          :   Number of register which have missing 3 SEL field
#Mcl.MclConfigSet.TrgMux0.MaximumValueTrigger               :   Maximum of value to write into SEL field
##########################################################################################################

Mcl.MclConfigSet.TrgMux0.Sources:INPUT_DISABLED,VDD,INPUT_0,INPUT_1,INPUT_2,INPUT_3,INPUT_4,INPUT_5,INPUT_6,INPUT_7,INPUT_8,INPUT_9,INPUT_10,INPUT_11,CMP0,LPIT_CH0,LPIT_CH1,LPIT_CH2,LPIT_CH3,LPTMR0_TRIGGER,FTM0_INT,FTM0_EXT,FTM1_INT,FTM1_EXT,FTM2_INT,FTM2_EXT,FTM3_INT,FTM3_EXT,ADC0_COCOA,ADC0_COCOB,ADC1_COCOA,ADC1_COCOB,PDB0_CH0,PDB0_PULSE_OUT,PDB1_CH0,PDB1_PULSE_OUT,RTC_ALARM,RTC_SEC_COUNTER,FLEXIO_TRIG0,FLEXIO_TRIG1,FLEXIO_TRIG2,FLEXIO_TRIG3,LPUART0_RX_DATA,LPUART0_TX_DATA,LPUART0_RX_IDLE,LPUART1_RX_DATA,LPUART1_TX_DATA,LPUART1_RX_IDLE,LPI2C0_MASTER_TRIGGER,LPI2C0_SLAVE_TRIGGER,LPSPI0_FRAME,LPSPI0_RX_DATA,LPSPI1_FRAME,LPSPI1_RX_DATA,SIM_SW_TRIGGER,LPI2C1_MASTER_TRIGGER,LPI2C1_SLAVE_TRIGGER,FTM4_INT,FTM4_EXT,FTM5_INT,FTM5_EXT,FTM6_INT,FTM6_EXT,FTM7_INT,FTM7_EXT
Mcl.MclConfigSet.TrgMux0.MaximumIndexRegs:25
Mcl.MclConfigSet.TrgMux0.NumberRegMissingSelField:14
Mcl.MclConfigSet.TrgMux0.MaximumValueTrigger:0x3F
Mcl.MclConfigSet.TrgMux0.ListOfReg:DMAMUX0,EXTOUT0,EXTOUT1,ADC0,ADC1,CMP0,FTM0,FTM1,FTM2,FTM3,PDB0,PDB1,FLEXIO,LPIT0,LPUART0,LPUART1,LPI2C0,LPSPI0,LPSPI1,LPTMR0,LPI2C1,FTM4,FTM5,FTM6,FTM7


Mcl.Crossbar.CrossbarNumInstances:NOT_USED
Mcl.Crossbar.PRS.IsReadOnly:NOT_USED
Mcl.Crossbar.CrossbarInstances:NOT_USED
Mcl.Crossbar.CrossbarMasters:NOT_USED
Mcl.Crossbar.AXBS0.Masters:NOT_USED
Mcl.Crossbar.AXBS1.Masters:NOT_USED
Mcl.Crossbar.EnableInitAXBS_MGPCR:NOT_USED
Mcl.Crossbar.AXBS0.Slave:NOT_USED
Mcl.Crossbar.AXBS1.Slave:NOT_USED
Mcl.CrossbarInstance0.PRS.PRSResetValue:NOT_USED
Mcl.CrossbarInstance0.CRS.CRSResetValue:NOT_USED
Mcl.CrossbarInstance1.PRS.PRSResetValue:NOT_USED
Mcl.CrossbarInstance1.CRS.CRSResetValue:NOT_USED


##########################################################################################################
# Mcl.Lmem.CachePSAvailable:  STD_OFF                 : Information available in LMEM IP. On some platforms, PS cache instance is available alongside with the PC cache instance.
# Mcl.Lmem.SupportSynchronizeCacheFeature: false      : If set to true and if the MCAL_CACHE_MANAGEMENT is also enabled in Base module, the MCL driver will Invalidate and Flush the entire cache before and after each DMA operation. (Requires the LMEM Cache APIs to be enabled)
# Mcl.Lmem.SupportWriteBufferFeature: false           : If set to true, whenever the cache is enable/disabled, the Write Buffer is also enabled/disabled alongside with it. This feature is usable only if the platform has cacheable writable memory (cacheable RAM). 
# Mcl.Lmem.CachePCSize:4096                           : The entire size of the PC cache instance, in bytes.
# Mcl.Lmem.CachePSSize:0                              : The entire size of the PS cache instance, in bytes.
# Mcl.Lmem.CacheLineSize:16                           : The size of the cache line, in bytes.
##########################################################################################################

Mcl.Lmem.CachePSAvailable:STD_OFF
Mcl.Lmem.SupportSynchronizeCacheFeature:false
Mcl.Lmem.SupportWriteBufferFeature:false
Mcl.Lmem.CachePCSize:4096
Mcl.Lmem.CachePSSize:0
Mcl.Lmem.CacheLineSize:16

Mcl.Ftm.NumberOfModules:8

Mcl.Ipv.UserMode.Available:LMEM,TRGMUX
Mcl.Ipv.RegProt.Available:NaN
######################  Mcl module END  ###########################################  Ocu module  ##############################
# Ocu.Num_Ftm_Hw_Modules:      Number of FlexTimer modules
# Ocu.Num_Ftm_Hw_Channels:     Number of FlexTimer channels per module
# Ocu.Ftm_Hw_Modules:          List of names for  of FlexTimer modules
# Ocu.Ftm_Hw_Channels_List:    List of all HW channels to be referenced for logical level
# Ocu.ISR_List:                List of all available interrupts. 
#########################################################################################
Ocu.Num_Ftm_Hw_Modules:8
Ocu.Num_Ftm_Hw_Channels:8
Ocu.Ftm_Hw_Modules_List:FTM_0,FTM_1,FTM_2,FTM_3,FTM_4,FTM_5,FTM_6,FTM_7
Ocu.Ftm_Hw_Channels_List:FTM_0_CH_0,FTM_0_CH_1,FTM_0_CH_2,FTM_0_CH_3,FTM_0_CH_4,FTM_0_CH_5,FTM_0_CH_6,FTM_0_CH_7,FTM_1_CH_0,FTM_1_CH_1,FTM_1_CH_2,FTM_1_CH_3,FTM_1_CH_4,FTM_1_CH_5,FTM_1_CH_6,FTM_1_CH_7,FTM_2_CH_0,FTM_2_CH_1,FTM_2_CH_2,FTM_2_CH_3,FTM_2_CH_4,FTM_2_CH_5,FTM_2_CH_6,FTM_2_CH_7,FTM_3_CH_0,FTM_3_CH_1,FTM_3_CH_2,FTM_3_CH_3,FTM_3_CH_4,FTM_3_CH_5,FTM_3_CH_6,FTM_3_CH_7,FTM_4_CH_0,FTM_4_CH_1,FTM_4_CH_2,FTM_4_CH_3,FTM_4_CH_4,FTM_4_CH_5,FTM_4_CH_6,FTM_4_CH_7,FTM_5_CH_0,FTM_5_CH_1,FTM_5_CH_2,FTM_5_CH_3,FTM_5_CH_4,FTM_5_CH_5,FTM_5_CH_6,FTM_5_CH_7,FTM_6_CH_0,FTM_6_CH_1,FTM_6_CH_2,FTM_6_CH_3,FTM_6_CH_4,FTM_6_CH_5,FTM_6_CH_6,FTM_6_CH_7,FTM_7_CH_0,FTM_7_CH_1,FTM_7_CH_2,FTM_7_CH_3,FTM_7_CH_5,FTM_7_CH_7
Ocu.ISR_List:FTM_0_CH_0_ISR,FTM_0_CH_1_ISR,FTM_0_CH_2_ISR,FTM_0_CH_3_ISR,FTM_0_CH_4_ISR,FTM_0_CH_5_ISR,FTM_0_CH_6_ISR,FTM_0_CH_7_ISR,FTM_1_CH_0_ISR,FTM_1_CH_1_ISR,FTM_1_CH_2_ISR,FTM_1_CH_3_ISR,FTM_1_CH_4_ISR,FTM_1_CH_5_ISR,FTM_1_CH_6_ISR,FTM_1_CH_7_ISR,FTM_2_CH_0_ISR,FTM_2_CH_1_ISR,FTM_2_CH_2_ISR,FTM_2_CH_3_ISR,FTM_2_CH_4_ISR,FTM_2_CH_5_ISR,FTM_2_CH_6_ISR,FTM_2_CH_7_ISR,FTM_3_CH_0_ISR,FTM_3_CH_1_ISR,FTM_3_CH_2_ISR,FTM_3_CH_3_ISR,FTM_3_CH_4_ISR,FTM_3_CH_5_ISR,FTM_3_CH_6_ISR,FTM_3_CH_7_ISR,FTM_4_CH_0_ISR,FTM_4_CH_1_ISR,FTM_4_CH_2_ISR,FTM_4_CH_3_ISR,FTM_4_CH_4_ISR,FTM_4_CH_5_ISR,FTM_4_CH_6_ISR,FTM_4_CH_7_ISR,FTM_5_CH_0_ISR,FTM_5_CH_1_ISR,FTM_5_CH_2_ISR,FTM_5_CH_3_ISR,FTM_5_CH_4_ISR,FTM_5_CH_5_ISR,FTM_5_CH_6_ISR,FTM_5_CH_7_ISR,FTM_6_CH_0_ISR,FTM_6_CH_1_ISR,FTM_6_CH_2_ISR,FTM_6_CH_3_ISR,FTM_6_CH_4_ISR,FTM_6_CH_5_ISR,FTM_6_CH_6_ISR,FTM_6_CH_7_ISR,FTM_7_CH_0_ISR,FTM_7_CH_1_ISR,FTM_7_CH_2_ISR,FTM_7_CH_3_ISR,FTM_7_CH_5_ISR,FTM_7_CH_7_ISR
Ocu.OcuConfig.Ocu_FTM_ModuleSingleInterrupt:STD_OFF
######################   Ocu module: END  ###########################################  Port module  ############################################
#
# PortPackage                       : Port Package
# PortMaxPinNumber                  : The last supported pin
# PortNotAvailablePins              : List of the pins not used as GPIO
# PortPadModeNumber                 : Number of alternative functions for a pad
# PortPin16BlocksNo                 : Number of ports (16 units length) in the platform
# PortUnimplementedPAD              : List of the pins not use
# PortPinsWithPassiveFilter         : List of pins for which passive filter can be enabled
# PortPinModeForPassiveFilter       : List of portpin modes for which passive filter can be enabled
# PortPinsWithDriveStrengthControl  : List of pins for which Drive Strength can be controlled
# PortPortsWithDigitalInputFilter   : List of ports that support digital filter
# PortSet2PinsDirectionApiAvailable : Boolean value stating if support for API that sets direction 
#                                     of 2 pins is available
################################################################################################
PortPackage                       : Port_144LQFP
PortFamily                        : 148
PortMaxPinNumber                  : 155
PortNotAvailablePins              : 18,19,20,21,22,23,24,51,56,58,62,63,82,84,85,86,88,89,90,116,117,121,122,127,145,146,154,155
PortPadModeNumber                 : 8
PortPin16BlocksNo                 : 10
PortUnimplementedPAD              : 
PortPinsWithPassiveFilter         : 5,99
PortPinModeForPassiveFilter       : RESET_b,NMI_b
PortPinsWithDriveStrengthControl  : 10,11,12,13,14,36,37,38,40,41,64,65,66,67,80,81,96,97,101,102,103,104,105,106,107,108,111,112,128,129,130,132
PortPortsWithDigitalInputFilter   : PORT_A,PORT_B,PORT_C,PORT_D,PORT_E
PortSet2PinsDirectionApiAvailable : true
######################  Port module: END  #######################################
#####################   Pwm module  ##########################
#
# Pwm.PwmConfigSet.PwmChannel.PwmHwChannel : list of available PWM HW channels
#
################################################################################
Pwm.Num_FlexIO_Hw_Modules: 1
Pwm.FlexIO_Hw_Modules: FlexIO_0
Pwm.FlexIO_Hw_Channels: Channel_0, Channel_1, Channel_2, Channel_3, Channel_4, Channel_5, Channel_6, Channel_7
Pwm.Num_FlexIO_Hw_Timers: 4
Pwm.FlexIO_Hw_Timers: Timer_0, Timer_1, Timer_2, Timer_3

Pwm.PwmChannelConfigSet.PWMEN_feature:true
Pwm.PwmChannelConfigSet.Num_Ftm_Hw_Modules:8
Pwm.PwmChannelConfigSet.PwmFtmModule:FTM_0,FTM_1,FTM_2,FTM_3,FTM_4,FTM_5,FTM_6,FTM_7
Pwm.ISR_List:PWM_FLEXIO_0_ISR,PWM_FTM_0_CH_0_ISR,PWM_FTM_0_CH_1_ISR,PWM_FTM_0_CH_2_ISR,PWM_FTM_0_CH_3_ISR,PWM_FTM_0_CH_4_ISR,PWM_FTM_0_CH_5_ISR,PWM_FTM_0_CH_6_ISR,PWM_FTM_0_CH_7_ISR,PWM_FTM_0_TOF_ISR,PWM_FTM_0_FAULT_ISR,PWM_FTM_1_CH_0_ISR,PWM_FTM_1_CH_1_ISR,PWM_FTM_1_CH_2_ISR,PWM_FTM_1_CH_3_ISR,PWM_FTM_1_CH_4_ISR,PWM_FTM_1_CH_5_ISR,PWM_FTM_1_CH_6_ISR,PWM_FTM_1_CH_7_ISR,PWM_FTM_1_TOF_ISR,PWM_FTM_1_FAULT_ISR,PWM_FTM_2_CH_0_ISR,PWM_FTM_2_CH_1_ISR,PWM_FTM_2_CH_2_ISR,PWM_FTM_2_CH_3_ISR,PWM_FTM_2_CH_4_ISR,PWM_FTM_2_CH_5_ISR,PWM_FTM_2_CH_6_ISR,PWM_FTM_2_CH_7_ISR,PWM_FTM_2_TOF_ISR,PWM_FTM_2_FAULT_ISR,PWM_FTM_3_CH_0_ISR,PWM_FTM_3_CH_1_ISR,PWM_FTM_3_CH_2_ISR,PWM_FTM_3_CH_3_ISR,PWM_FTM_3_CH_4_ISR,PWM_FTM_3_CH_5_ISR,PWM_FTM_3_CH_6_ISR,PWM_FTM_3_CH_7_ISR,PWM_FTM_3_TOF_ISR,PWM_FTM_3_FAULT_ISR,PWM_FTM_4_CH_0_ISR,PWM_FTM_4_CH_1_ISR,PWM_FTM_4_CH_2_ISR,PWM_FTM_4_CH_3_ISR,PWM_FTM_4_CH_4_ISR,PWM_FTM_4_CH_5_ISR,PWM_FTM_4_CH_6_ISR,PWM_FTM_4_CH_7_ISR,PWM_FTM_4_TOF_ISR,PWM_FTM_4_FAULT_ISR,PWM_FTM_5_CH_0_ISR,PWM_FTM_5_CH_1_ISR,PWM_FTM_5_CH_2_ISR,PWM_FTM_5_CH_3_ISR,PWM_FTM_5_CH_4_ISR,PWM_FTM_5_CH_5_ISR,PWM_FTM_5_CH_6_ISR,PWM_FTM_5_CH_7_ISR,PWM_FTM_5_TOF_ISR,PWM_FTM_5_FAULT_ISR,PWM_FTM_6_CH_0_ISR,PWM_FTM_6_CH_1_ISR,PWM_FTM_6_CH_2_ISR,PWM_FTM_6_CH_3_ISR,PWM_FTM_6_CH_4_ISR,PWM_FTM_6_CH_5_ISR,PWM_FTM_6_CH_7_ISR,PWM_FTM_6_TOF_ISR,PWM_FTM_6_FAULT_ISR,PWM_FTM_7_CH_0_ISR,PWM_FTM_7_CH_1_ISR,PWM_FTM_7_CH_2_ISR,PWM_FTM_7_CH_3_ISR,PWM_FTM_7_CH_5_ISR,PWM_FTM_7_CH_7_ISR,PWM_FTM_7_TOF_ISR,PWM_FTM_7_FAULT_ISR

Pwm.PwmChannelConfigSet.PwmFtmModule.PwmFtmChannels:FTM_0_CH_0,FTM_0_CH_1,FTM_0_CH_2,FTM_0_CH_3,FTM_0_CH_4,FTM_0_CH_5,FTM_0_CH_6,FTM_0_CH_7,FTM_1_CH_0,FTM_1_CH_1,FTM_1_CH_2,FTM_1_CH_3,FTM_1_CH_4,FTM_1_CH_5,FTM_1_CH_6,FTM_1_CH_7,FTM_2_CH_0,FTM_2_CH_1,FTM_2_CH_2,FTM_2_CH_3,FTM_2_CH_4,FTM_2_CH_5,FTM_2_CH_6,FTM_2_CH_7,FTM_3_CH_0,FTM_3_CH_1,FTM_3_CH_2,FTM_3_CH_3,FTM_3_CH_4,FTM_3_CH_5,FTM_3_CH_6,FTM_3_CH_7,FTM_4_CH_0,FTM_4_CH_1,FTM_4_CH_2,FTM_4_CH_3,FTM_4_CH_4,FTM_4_CH_5,FTM_4_CH_6,FTM_4_CH_7,FTM_5_CH_0,FTM_5_CH_1,FTM_5_CH_2,FTM_5_CH_3,FTM_5_CH_4,FTM_5_CH_5,FTM_5_CH_6,FTM_5_CH_7,FTM_6_CH_0,FTM_6_CH_1,FTM_6_CH_2,FTM_6_CH_3,FTM_6_CH_4,FTM_6_CH_5,FTM_6_CH_7,FTM_7_CH_0,FTM_7_CH_1,FTM_7_CH_2,FTM_7_CH_3,FTM_7_CH_5,FTM_7_CH_7
Pwm.PwmConfig.Pwm_FTM_ModuleSingleInterrupt:STD_OFF
######################   Pwm module: END  ##########################################  Spi module  ##########################
#
# Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping       : list of available LPSPI
# SpiDMAPresent                                     : DMA support for SPI peripheral(s)
# Spi.SpiDriver.SpiExternalDevice.SpiHwUnit         : the list of AUTOSAR comaptible pheripherals present
# SpiNumberOfUnits                                  : Number of available SPI HW units on this derivative
# SpiFifoSize_LPSPI                                 : TX/RX FIFO with depth of 4 entries
# SpiPCSNumber                                      : Number of peripheral chip selects
# Spi.NotSwap32bit                                  : Not swap 32 bit
# SpiFlexIOSupport                                  : Support for FLEXIO IPV
# SpiFlexIOShifterTimerSupport                      : Number of shifter and timer have supported
################################################################################

Spi.SpiGeneral.SpiPhyUnit.SpiPhyUnitMapping:LPSPI_0,LPSPI_1,LPSPI_2,FLEXIOSPI_0,FLEXIOSPI_1
Spi.SpiDriver.SpiExternalDevice.SpiHwUnit:CSIB0,CSIB1,CSIB2,CSIB3,CSIB4
SpiDMAPresent:TRUE
SpiNumberOfUnits:5
SpiFifoSize_LPSPI:4
SpiPCSNumber:4
Spi.NotSwap32bit:TRUE
SpiFlexIOSupport:TRUE
SpiFlexIOShifterTimerSupport:4
######################  Spi module: END  ##########################################  Wdg module  ##########################
#
# Wdg.WdgInstance : list of available HW instances
#
################################################################################

Wdg.WdgInstance:WDOG0

######################  Wdg module: END  ########################################### EEP module ###########################
#Eep default EepSize
Eep.EepConfigSet.EepSizevalue:4096
#Eep total Size
Eep.EepSizetotalvalue:4096
#FLEXRAM address
Eep.EepBaseAddressvalue:335544320
###################### EEP module: END  ######################
