SystemVerilog FSM UART Comparison
Copyright 2025 AICLAB

This project contains educational examples for SystemVerilog FSM design.
All code examples are provided for learning and reference purposes.

Project Repository: https://github.com/aiclab-official/systemverilog-fsm-uart-comparison
Created: June 27, 2025

For questions or contributions, please see the README.md file.
