

================================================================
== Vitis HLS Report for 'MedianFilter'
================================================================
* Date:           Fri Aug 23 16:14:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MedianFilter
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-fbg676-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.756 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     527|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     115|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     115|     527|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |icmp_ln10_1_fu_151_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln10_2_fu_173_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln10_fu_129_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln11_1_fu_217_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln11_2_fu_239_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln11_fu_195_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln12_1_fu_283_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln12_2_fu_305_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln12_fu_261_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln13_1_fu_341_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln13_2_fu_355_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln13_fu_327_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln14_1_fu_391_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln14_2_fu_401_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln14_fu_377_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln15_1_fu_423_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln15_2_fu_445_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln15_fu_411_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln16_fu_457_p2      |      icmp|   0|  0|  15|           8|           8|
    |V                        |    select|   0|  0|   8|           1|           8|
    |select_ln10_3_fu_165_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln10_4_fu_179_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln10_fu_135_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln11_1_fu_209_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln11_4_fu_245_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln11_5_fu_253_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln12_3_fu_297_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln12_5_fu_319_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln12_fu_267_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln13_1_fu_347_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln13_fu_333_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln14_2_fu_405_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln15_1_fu_429_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln15_3_fu_450_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln15_fu_416_p3    |    select|   0|  0|   8|           1|           8|
    |sortBuffer_10_fu_223_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_11_fu_201_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_12_fu_311_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_13_fu_289_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_14_fu_369_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_15_fu_275_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_16_fu_361_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_17_fu_395_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_18_fu_437_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_19_fu_383_p3  |    select|   0|  0|   8|           1|           8|
    |sortBuffer_6_fu_143_p3   |    select|   0|  0|   8|           1|           8|
    |sortBuffer_7_fu_187_p3   |    select|   0|  0|   8|           1|           8|
    |sortBuffer_8_fu_157_p3   |    select|   0|  0|   8|           1|           8|
    |sortBuffer_9_fu_231_p3   |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 527|         183|         394|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                      | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |MedianFilter_unsigned_char_unsigned_char_unsigned_char_unsigned_char_pixelWi    |  8|   0|    8|          0|
    |MedianFilter_unsigned_char_unsigned_char_unsigned_char_unsigned_char_pixelWi_1  |  8|   0|    8|          0|
    |MedianFilter_unsigned_char_unsigned_char_unsigned_char_unsigned_char_pixelWi_2  |  8|   0|    8|          0|
    |MedianFilter_unsigned_char_unsigned_char_unsigned_char_unsigned_char_pixelWi_3  |  8|   0|    8|          0|
    |MedianFilter_unsigned_char_unsigned_char_unsigned_char_unsigned_char_pixelWi_4  |  8|   0|    8|          0|
    |MedianFilter_unsigned_char_unsigned_char_unsigned_char_unsigned_char_pixelWi_5  |  8|   0|    8|          0|
    |ap_CS_fsm                                                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                         |  1|   0|    1|          0|
    |select_ln12_reg_468                                                             |  8|   0|    8|          0|
    |select_ln13_1_reg_480                                                           |  8|   0|    8|          0|
    |select_ln15_1_reg_504                                                           |  8|   0|    8|          0|
    |select_ln15_3_reg_510                                                           |  8|   0|    8|          0|
    |sortBuffer_14_reg_492                                                           |  8|   0|    8|          0|
    |sortBuffer_15_reg_474                                                           |  8|   0|    8|          0|
    |sortBuffer_16_reg_486                                                           |  8|   0|    8|          0|
    |sortBuffer_19_reg_498                                                           |  8|   0|    8|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                           |115|   0|  115|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|  MedianFilter|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|  MedianFilter|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|  MedianFilter|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|  MedianFilter|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|  MedianFilter|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|  MedianFilter|  return value|
|row1      |   in|    8|     ap_none|          row1|        scalar|
|row2      |   in|    8|     ap_none|          row2|        scalar|
|row3      |   in|    8|     ap_none|          row3|        scalar|
|V         |  out|    8|      ap_vld|             V|       pointer|
|V_ap_vld  |  out|    1|      ap_vld|             V|       pointer|
+----------+-----+-----+------------+--------------+--------------+

