// Seed: 811362744
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output supply1 id_7
);
  assign module_1.id_7 = 0;
  supply0 id_9 = id_5 > 1;
endmodule
module module_1 (
    output wire id_0,
    input logic id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output logic id_5
    , id_11,
    output wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri id_9
);
  always id_5 <= #id_2 id_1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0,
      id_9,
      id_9,
      id_2,
      id_6,
      id_6
  );
endmodule
