// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

(* use_dsp48 = "no" *) module BBJ_u96_cnvW2A2_msc4_Mul_LUT_1(a, b, p);
input[2 - 1 : 0] a; 
input[2 - 1 : 0] b; 
output[4 - 1 : 0] p;

assign p = $signed(a) * $signed(b);
endmodule

`timescale 1 ns / 1 ps
module BBJ_u96_cnvW2A2_msc4(
    din0,
    din1,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
output[dout_WIDTH - 1:0] dout;



BBJ_u96_cnvW2A2_msc4_Mul_LUT_1 BBJ_u96_cnvW2A2_msc4_Mul_LUT_1_U(
    .a( din0 ),
    .b( din1 ),
    .p( dout ));

endmodule

