WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2505117 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 03 min 20 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2505118 cumulative IPC: 3.992 (Simulation time: 00 hr 03 min 20 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2505118 cumulative IPC: 3.992 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 25848878 heartbeat IPC: 0.4284 cumulative IPC: 0.4284 (Simulation time: 00 hr 08 min 42 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 23343761 cumulative IPC: 0.4284 (Simulation time: 00 hr 08 min 42 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 23343761 cumulative IPC: 0.4284 (Simulation time: 00 hr 08 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_99B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4284 instructions: 10000001 cycles: 23343761
CPU 0 Branch Prediction Accuracy: 98.04% MPKI: 5.961 Average ROB Occupancy at Mispredict: 85.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0109
BRANCH_INDIRECT: 0.007
BRANCH_CONDITIONAL: 5.88
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0.0204
BRANCH_RETURN: 0.0442

LLC TOTAL        ACCESS:     333027 HIT:      30253 MISS:     302774
LLC LOAD         ACCESS:     316001 HIT:      25749 MISS:     290252
LLC RFO          ACCESS:        555 HIT:        180 MISS:        375
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1527 HIT:       1508 MISS:         19
LLC TRANSLATION  ACCESS:      14944 HIT:       2816 MISS:      12128
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 326.9 cycles
cpu0_DTLB TOTAL        ACCESS:    2348265 HIT:    2185754 MISS:     162511
cpu0_DTLB LOAD         ACCESS:    2348265 HIT:    2185754 MISS:     162511
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 40.54 cycles
cpu0_ITLB TOTAL        ACCESS:      32169 HIT:      27238 MISS:       4931
cpu0_ITLB LOAD         ACCESS:      32169 HIT:      27238 MISS:       4931
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 25.54 cycles
cpu0_L1D TOTAL        ACCESS:    2949572 HIT:    2146767 MISS:     802805
cpu0_L1D LOAD         ACCESS:    2749792 HIT:    1974666 MISS:     775126
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     164590 HIT:     161534 MISS:       3056
cpu0_L1D TRANSLATION  ACCESS:      35190 HIT:      10567 MISS:      24623
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 131.9 cycles
cpu0_L1I TOTAL        ACCESS:      36025 HIT:      22820 MISS:      13205
cpu0_L1I LOAD         ACCESS:      36025 HIT:      22820 MISS:      13205
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 72.98 cycles
cpu0_L2C TOTAL        ACCESS:     355641 HIT:      24107 MISS:     331534
cpu0_L2C LOAD         ACCESS:     326114 HIT:      10113 MISS:     316001
cpu0_L2C RFO          ACCESS:       1205 HIT:        650 MISS:        555
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       3805 HIT:       3771 MISS:         34
cpu0_L2C TRANSLATION  ACCESS:      24517 HIT:       9573 MISS:      14944
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 319.5 cycles
cpu0_STLB TOTAL        ACCESS:      45092 HIT:      12480 MISS:      32612
cpu0_STLB LOAD         ACCESS:      45092 HIT:      12480 MISS:      32612
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 215.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     154047
  ROW_BUFFER_MISS:     148659
 AVG DBUS CONGESTED CYCLE: 3.887
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        378
  FULL:        805
