// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_convert_vec_ID_offset_to_addr_38_8_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        query_num_dout,
        query_num_num_data_valid,
        query_num_fifo_cap,
        query_num_empty_n,
        query_num_read,
        nlist_dout,
        nlist_num_data_valid,
        nlist_fifo_cap,
        nlist_empty_n,
        nlist_read,
        s_nlist_vec_ID_start_addr70_dout,
        s_nlist_vec_ID_start_addr70_num_data_valid,
        s_nlist_vec_ID_start_addr70_fifo_cap,
        s_nlist_vec_ID_start_addr70_empty_n,
        s_nlist_vec_ID_start_addr70_read,
        s_intermediate_result_with_offset_i_0_dout,
        s_intermediate_result_with_offset_i_0_num_data_valid,
        s_intermediate_result_with_offset_i_0_fifo_cap,
        s_intermediate_result_with_offset_i_0_empty_n,
        s_intermediate_result_with_offset_i_0_read,
        s_intermediate_result_with_offset_i_1_dout,
        s_intermediate_result_with_offset_i_1_num_data_valid,
        s_intermediate_result_with_offset_i_1_fifo_cap,
        s_intermediate_result_with_offset_i_1_empty_n,
        s_intermediate_result_with_offset_i_1_read,
        s_intermediate_result_with_offset_i_2_dout,
        s_intermediate_result_with_offset_i_2_num_data_valid,
        s_intermediate_result_with_offset_i_2_fifo_cap,
        s_intermediate_result_with_offset_i_2_empty_n,
        s_intermediate_result_with_offset_i_2_read,
        s_intermediate_result_with_offset_i_3_dout,
        s_intermediate_result_with_offset_i_3_num_data_valid,
        s_intermediate_result_with_offset_i_3_fifo_cap,
        s_intermediate_result_with_offset_i_3_empty_n,
        s_intermediate_result_with_offset_i_3_read,
        s_intermediate_result_with_offset_i_4_dout,
        s_intermediate_result_with_offset_i_4_num_data_valid,
        s_intermediate_result_with_offset_i_4_fifo_cap,
        s_intermediate_result_with_offset_i_4_empty_n,
        s_intermediate_result_with_offset_i_4_read,
        s_intermediate_result_with_offset_i_5_dout,
        s_intermediate_result_with_offset_i_5_num_data_valid,
        s_intermediate_result_with_offset_i_5_fifo_cap,
        s_intermediate_result_with_offset_i_5_empty_n,
        s_intermediate_result_with_offset_i_5_read,
        s_intermediate_result_with_offset_i_6_dout,
        s_intermediate_result_with_offset_i_6_num_data_valid,
        s_intermediate_result_with_offset_i_6_fifo_cap,
        s_intermediate_result_with_offset_i_6_empty_n,
        s_intermediate_result_with_offset_i_6_read,
        s_intermediate_result_with_offset_i_7_dout,
        s_intermediate_result_with_offset_i_7_num_data_valid,
        s_intermediate_result_with_offset_i_7_fifo_cap,
        s_intermediate_result_with_offset_i_7_empty_n,
        s_intermediate_result_with_offset_i_7_read,
        s_intermediate_result_with_addr_i_0_din,
        s_intermediate_result_with_addr_i_0_num_data_valid,
        s_intermediate_result_with_addr_i_0_fifo_cap,
        s_intermediate_result_with_addr_i_0_full_n,
        s_intermediate_result_with_addr_i_0_write,
        s_intermediate_result_with_addr_i_1_din,
        s_intermediate_result_with_addr_i_1_num_data_valid,
        s_intermediate_result_with_addr_i_1_fifo_cap,
        s_intermediate_result_with_addr_i_1_full_n,
        s_intermediate_result_with_addr_i_1_write,
        s_intermediate_result_with_addr_i_2_din,
        s_intermediate_result_with_addr_i_2_num_data_valid,
        s_intermediate_result_with_addr_i_2_fifo_cap,
        s_intermediate_result_with_addr_i_2_full_n,
        s_intermediate_result_with_addr_i_2_write,
        s_intermediate_result_with_addr_i_3_din,
        s_intermediate_result_with_addr_i_3_num_data_valid,
        s_intermediate_result_with_addr_i_3_fifo_cap,
        s_intermediate_result_with_addr_i_3_full_n,
        s_intermediate_result_with_addr_i_3_write,
        s_intermediate_result_with_addr_i_4_din,
        s_intermediate_result_with_addr_i_4_num_data_valid,
        s_intermediate_result_with_addr_i_4_fifo_cap,
        s_intermediate_result_with_addr_i_4_full_n,
        s_intermediate_result_with_addr_i_4_write,
        s_intermediate_result_with_addr_i_5_din,
        s_intermediate_result_with_addr_i_5_num_data_valid,
        s_intermediate_result_with_addr_i_5_fifo_cap,
        s_intermediate_result_with_addr_i_5_full_n,
        s_intermediate_result_with_addr_i_5_write,
        s_intermediate_result_with_addr_i_6_din,
        s_intermediate_result_with_addr_i_6_num_data_valid,
        s_intermediate_result_with_addr_i_6_fifo_cap,
        s_intermediate_result_with_addr_i_6_full_n,
        s_intermediate_result_with_addr_i_6_write,
        s_intermediate_result_with_addr_i_7_din,
        s_intermediate_result_with_addr_i_7_num_data_valid,
        s_intermediate_result_with_addr_i_7_fifo_cap,
        s_intermediate_result_with_addr_i_7_full_n,
        s_intermediate_result_with_addr_i_7_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] query_num_dout;
input  [1:0] query_num_num_data_valid;
input  [1:0] query_num_fifo_cap;
input   query_num_empty_n;
output   query_num_read;
input  [31:0] nlist_dout;
input  [4:0] nlist_num_data_valid;
input  [4:0] nlist_fifo_cap;
input   nlist_empty_n;
output   nlist_read;
input  [31:0] s_nlist_vec_ID_start_addr70_dout;
input  [8:0] s_nlist_vec_ID_start_addr70_num_data_valid;
input  [8:0] s_nlist_vec_ID_start_addr70_fifo_cap;
input   s_nlist_vec_ID_start_addr70_empty_n;
output   s_nlist_vec_ID_start_addr70_read;
input  [95:0] s_intermediate_result_with_offset_i_0_dout;
input  [3:0] s_intermediate_result_with_offset_i_0_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_0_fifo_cap;
input   s_intermediate_result_with_offset_i_0_empty_n;
output   s_intermediate_result_with_offset_i_0_read;
input  [95:0] s_intermediate_result_with_offset_i_1_dout;
input  [3:0] s_intermediate_result_with_offset_i_1_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_1_fifo_cap;
input   s_intermediate_result_with_offset_i_1_empty_n;
output   s_intermediate_result_with_offset_i_1_read;
input  [95:0] s_intermediate_result_with_offset_i_2_dout;
input  [3:0] s_intermediate_result_with_offset_i_2_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_2_fifo_cap;
input   s_intermediate_result_with_offset_i_2_empty_n;
output   s_intermediate_result_with_offset_i_2_read;
input  [95:0] s_intermediate_result_with_offset_i_3_dout;
input  [3:0] s_intermediate_result_with_offset_i_3_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_3_fifo_cap;
input   s_intermediate_result_with_offset_i_3_empty_n;
output   s_intermediate_result_with_offset_i_3_read;
input  [95:0] s_intermediate_result_with_offset_i_4_dout;
input  [3:0] s_intermediate_result_with_offset_i_4_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_4_fifo_cap;
input   s_intermediate_result_with_offset_i_4_empty_n;
output   s_intermediate_result_with_offset_i_4_read;
input  [95:0] s_intermediate_result_with_offset_i_5_dout;
input  [3:0] s_intermediate_result_with_offset_i_5_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_5_fifo_cap;
input   s_intermediate_result_with_offset_i_5_empty_n;
output   s_intermediate_result_with_offset_i_5_read;
input  [95:0] s_intermediate_result_with_offset_i_6_dout;
input  [3:0] s_intermediate_result_with_offset_i_6_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_6_fifo_cap;
input   s_intermediate_result_with_offset_i_6_empty_n;
output   s_intermediate_result_with_offset_i_6_read;
input  [95:0] s_intermediate_result_with_offset_i_7_dout;
input  [3:0] s_intermediate_result_with_offset_i_7_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_7_fifo_cap;
input   s_intermediate_result_with_offset_i_7_empty_n;
output   s_intermediate_result_with_offset_i_7_read;
output  [63:0] s_intermediate_result_with_addr_i_0_din;
input  [3:0] s_intermediate_result_with_addr_i_0_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_0_fifo_cap;
input   s_intermediate_result_with_addr_i_0_full_n;
output   s_intermediate_result_with_addr_i_0_write;
output  [63:0] s_intermediate_result_with_addr_i_1_din;
input  [3:0] s_intermediate_result_with_addr_i_1_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_1_fifo_cap;
input   s_intermediate_result_with_addr_i_1_full_n;
output   s_intermediate_result_with_addr_i_1_write;
output  [63:0] s_intermediate_result_with_addr_i_2_din;
input  [3:0] s_intermediate_result_with_addr_i_2_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_2_fifo_cap;
input   s_intermediate_result_with_addr_i_2_full_n;
output   s_intermediate_result_with_addr_i_2_write;
output  [63:0] s_intermediate_result_with_addr_i_3_din;
input  [3:0] s_intermediate_result_with_addr_i_3_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_3_fifo_cap;
input   s_intermediate_result_with_addr_i_3_full_n;
output   s_intermediate_result_with_addr_i_3_write;
output  [63:0] s_intermediate_result_with_addr_i_4_din;
input  [3:0] s_intermediate_result_with_addr_i_4_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_4_fifo_cap;
input   s_intermediate_result_with_addr_i_4_full_n;
output   s_intermediate_result_with_addr_i_4_write;
output  [63:0] s_intermediate_result_with_addr_i_5_din;
input  [3:0] s_intermediate_result_with_addr_i_5_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_5_fifo_cap;
input   s_intermediate_result_with_addr_i_5_full_n;
output   s_intermediate_result_with_addr_i_5_write;
output  [63:0] s_intermediate_result_with_addr_i_6_din;
input  [3:0] s_intermediate_result_with_addr_i_6_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_6_fifo_cap;
input   s_intermediate_result_with_addr_i_6_full_n;
output   s_intermediate_result_with_addr_i_6_write;
output  [63:0] s_intermediate_result_with_addr_i_7_din;
input  [3:0] s_intermediate_result_with_addr_i_7_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_7_fifo_cap;
input   s_intermediate_result_with_addr_i_7_full_n;
output   s_intermediate_result_with_addr_i_7_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg query_num_read;
reg nlist_read;
reg s_nlist_vec_ID_start_addr70_read;
reg s_intermediate_result_with_offset_i_0_read;
reg s_intermediate_result_with_offset_i_1_read;
reg s_intermediate_result_with_offset_i_2_read;
reg s_intermediate_result_with_offset_i_3_read;
reg s_intermediate_result_with_offset_i_4_read;
reg s_intermediate_result_with_offset_i_5_read;
reg s_intermediate_result_with_offset_i_6_read;
reg s_intermediate_result_with_offset_i_7_read;
reg s_intermediate_result_with_addr_i_0_write;
reg s_intermediate_result_with_addr_i_1_write;
reg s_intermediate_result_with_addr_i_2_write;
reg s_intermediate_result_with_addr_i_3_write;
reg s_intermediate_result_with_addr_i_4_write;
reg s_intermediate_result_with_addr_i_5_write;
reg s_intermediate_result_with_addr_i_6_write;
reg s_intermediate_result_with_addr_i_7_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    query_num_blk_n;
reg    nlist_blk_n;
reg   [31:0] nlist_read_reg_150;
reg   [31:0] query_num_read_reg_155;
wire   [40:0] mul_ln200_fu_143_p2;
reg   [40:0] mul_ln200_reg_160;
wire    ap_CS_fsm_state5;
reg    cell_ID_to_addr_ce0;
wire   [31:0] cell_ID_to_addr_q0;
reg    cell_ID_to_addr_ce1;
reg    cell_ID_to_addr_we1;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_done;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_idle;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_ready;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_s_nlist_vec_ID_start_addr70_read;
wire   [15:0] grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_address1;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_ce1;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_we1;
wire   [31:0] grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_d1;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_ext_blocking_n;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_str_blocking_n;
wire    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_int_blocking_n;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_done;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_idle;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_ready;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_6_read;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_5_read;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_4_read;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_3_read;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_2_read;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_1_read;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_0_read;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_7_read;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_6_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_6_write;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_5_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_5_write;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_4_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_4_write;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_3_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_3_write;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_2_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_2_write;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_1_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_1_write;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_0_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_0_write;
wire   [63:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_7_din;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_7_write;
wire   [15:0] grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_cell_ID_to_addr_address0;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_cell_ID_to_addr_ce0;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_ext_blocking_n;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_str_blocking_n;
wire    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_int_blocking_n;
reg    grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    ap_block_state1;
wire   [31:0] mul_ln200_fu_143_p0;
wire   [9:0] mul_ln200_fu_143_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_int_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
wire   [40:0] mul_ln200_fu_143_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start_reg = 1'b0;
#0 grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start_reg = 1'b0;
end

vadd_get_cell_addr_and_size_cell_ID_to_addr_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
cell_ID_to_addr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_cell_ID_to_addr_address0),
    .ce0(cell_ID_to_addr_ce0),
    .q0(cell_ID_to_addr_q0),
    .address1(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_address1),
    .ce1(cell_ID_to_addr_ce1),
    .we1(cell_ID_to_addr_we1),
    .d1(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_d1)
);

vadd_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1 grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start),
    .ap_done(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_done),
    .ap_idle(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_idle),
    .ap_ready(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_ready),
    .s_nlist_vec_ID_start_addr70_dout(s_nlist_vec_ID_start_addr70_dout),
    .s_nlist_vec_ID_start_addr70_num_data_valid(9'd0),
    .s_nlist_vec_ID_start_addr70_fifo_cap(9'd0),
    .s_nlist_vec_ID_start_addr70_empty_n(s_nlist_vec_ID_start_addr70_empty_n),
    .s_nlist_vec_ID_start_addr70_read(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_s_nlist_vec_ID_start_addr70_read),
    .nlist_load(nlist_read_reg_150),
    .cell_ID_to_addr_address1(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_address1),
    .cell_ID_to_addr_ce1(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_ce1),
    .cell_ID_to_addr_we1(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_we1),
    .cell_ID_to_addr_d1(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_d1),
    .ap_ext_blocking_n(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_str_blocking_n),
    .ap_int_blocking_n(grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_int_blocking_n)
);

vadd_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start),
    .ap_done(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_done),
    .ap_idle(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_idle),
    .ap_ready(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_ready),
    .s_intermediate_result_with_offset_i_6_dout(s_intermediate_result_with_offset_i_6_dout),
    .s_intermediate_result_with_offset_i_6_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_6_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_6_empty_n(s_intermediate_result_with_offset_i_6_empty_n),
    .s_intermediate_result_with_offset_i_6_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_6_read),
    .s_intermediate_result_with_offset_i_5_dout(s_intermediate_result_with_offset_i_5_dout),
    .s_intermediate_result_with_offset_i_5_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_5_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_5_empty_n(s_intermediate_result_with_offset_i_5_empty_n),
    .s_intermediate_result_with_offset_i_5_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_5_read),
    .s_intermediate_result_with_offset_i_4_dout(s_intermediate_result_with_offset_i_4_dout),
    .s_intermediate_result_with_offset_i_4_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_4_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_4_empty_n(s_intermediate_result_with_offset_i_4_empty_n),
    .s_intermediate_result_with_offset_i_4_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_4_read),
    .s_intermediate_result_with_offset_i_3_dout(s_intermediate_result_with_offset_i_3_dout),
    .s_intermediate_result_with_offset_i_3_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_3_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_3_empty_n(s_intermediate_result_with_offset_i_3_empty_n),
    .s_intermediate_result_with_offset_i_3_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_3_read),
    .s_intermediate_result_with_offset_i_2_dout(s_intermediate_result_with_offset_i_2_dout),
    .s_intermediate_result_with_offset_i_2_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_2_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_2_empty_n(s_intermediate_result_with_offset_i_2_empty_n),
    .s_intermediate_result_with_offset_i_2_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_2_read),
    .s_intermediate_result_with_offset_i_1_dout(s_intermediate_result_with_offset_i_1_dout),
    .s_intermediate_result_with_offset_i_1_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_1_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_1_empty_n(s_intermediate_result_with_offset_i_1_empty_n),
    .s_intermediate_result_with_offset_i_1_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_1_read),
    .s_intermediate_result_with_offset_i_0_dout(s_intermediate_result_with_offset_i_0_dout),
    .s_intermediate_result_with_offset_i_0_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_0_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_0_empty_n(s_intermediate_result_with_offset_i_0_empty_n),
    .s_intermediate_result_with_offset_i_0_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_0_read),
    .s_intermediate_result_with_offset_i_7_dout(s_intermediate_result_with_offset_i_7_dout),
    .s_intermediate_result_with_offset_i_7_num_data_valid(4'd0),
    .s_intermediate_result_with_offset_i_7_fifo_cap(4'd0),
    .s_intermediate_result_with_offset_i_7_empty_n(s_intermediate_result_with_offset_i_7_empty_n),
    .s_intermediate_result_with_offset_i_7_read(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_7_read),
    .s_intermediate_result_with_addr_i_6_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_6_din),
    .s_intermediate_result_with_addr_i_6_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_6_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_6_full_n(s_intermediate_result_with_addr_i_6_full_n),
    .s_intermediate_result_with_addr_i_6_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_6_write),
    .s_intermediate_result_with_addr_i_5_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_5_din),
    .s_intermediate_result_with_addr_i_5_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_5_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_5_full_n(s_intermediate_result_with_addr_i_5_full_n),
    .s_intermediate_result_with_addr_i_5_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_5_write),
    .s_intermediate_result_with_addr_i_4_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_4_din),
    .s_intermediate_result_with_addr_i_4_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_4_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_4_full_n(s_intermediate_result_with_addr_i_4_full_n),
    .s_intermediate_result_with_addr_i_4_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_4_write),
    .s_intermediate_result_with_addr_i_3_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_3_din),
    .s_intermediate_result_with_addr_i_3_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_3_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_3_full_n(s_intermediate_result_with_addr_i_3_full_n),
    .s_intermediate_result_with_addr_i_3_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_3_write),
    .s_intermediate_result_with_addr_i_2_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_2_din),
    .s_intermediate_result_with_addr_i_2_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_2_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_2_full_n(s_intermediate_result_with_addr_i_2_full_n),
    .s_intermediate_result_with_addr_i_2_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_2_write),
    .s_intermediate_result_with_addr_i_1_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_1_din),
    .s_intermediate_result_with_addr_i_1_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_1_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_1_full_n(s_intermediate_result_with_addr_i_1_full_n),
    .s_intermediate_result_with_addr_i_1_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_1_write),
    .s_intermediate_result_with_addr_i_0_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_0_din),
    .s_intermediate_result_with_addr_i_0_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_0_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_0_full_n(s_intermediate_result_with_addr_i_0_full_n),
    .s_intermediate_result_with_addr_i_0_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_0_write),
    .s_intermediate_result_with_addr_i_7_din(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_7_din),
    .s_intermediate_result_with_addr_i_7_num_data_valid(4'd0),
    .s_intermediate_result_with_addr_i_7_fifo_cap(4'd0),
    .s_intermediate_result_with_addr_i_7_full_n(s_intermediate_result_with_addr_i_7_full_n),
    .s_intermediate_result_with_addr_i_7_write(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_7_write),
    .mul_ln200(mul_ln200_reg_160),
    .cell_ID_to_addr_address0(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_cell_ID_to_addr_address0),
    .cell_ID_to_addr_ce0(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_cell_ID_to_addr_ce0),
    .cell_ID_to_addr_q0(cell_ID_to_addr_q0),
    .ap_ext_blocking_n(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_str_blocking_n),
    .ap_int_blocking_n(grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_int_blocking_n)
);

vadd_mul_32ns_10ns_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 41 ))
mul_32ns_10ns_41_1_1_U7679(
    .din0(mul_ln200_fu_143_p0),
    .din1(mul_ln200_fu_143_p1),
    .dout(mul_ln200_fu_143_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_ready == 1'b1)) begin
            grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_ready == 1'b1)) begin
            grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_ln200_reg_160 <= mul_ln200_fu_143_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        nlist_read_reg_150 <= nlist_dout;
        query_num_read_reg_155 <= query_num_dout;
    end
end

always @ (*) begin
    if (((nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state3 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state6 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        cell_ID_to_addr_ce0 = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_cell_ID_to_addr_ce0;
    end else begin
        cell_ID_to_addr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cell_ID_to_addr_ce1 = grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_ce1;
    end else begin
        cell_ID_to_addr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cell_ID_to_addr_we1 = grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_cell_ID_to_addr_we1;
    end else begin
        cell_ID_to_addr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_blk_n = nlist_empty_n;
    end else begin
        nlist_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        nlist_read = 1'b1;
    end else begin
        nlist_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_blk_n = query_num_empty_n;
    end else begin
        query_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        query_num_read = 1'b1;
    end else begin
        query_num_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_0_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_0_write;
    end else begin
        s_intermediate_result_with_addr_i_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_1_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_1_write;
    end else begin
        s_intermediate_result_with_addr_i_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_2_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_2_write;
    end else begin
        s_intermediate_result_with_addr_i_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_3_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_3_write;
    end else begin
        s_intermediate_result_with_addr_i_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_4_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_4_write;
    end else begin
        s_intermediate_result_with_addr_i_4_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_5_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_5_write;
    end else begin
        s_intermediate_result_with_addr_i_5_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_6_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_6_write;
    end else begin
        s_intermediate_result_with_addr_i_6_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_addr_i_7_write = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_7_write;
    end else begin
        s_intermediate_result_with_addr_i_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_0_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_0_read;
    end else begin
        s_intermediate_result_with_offset_i_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_1_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_1_read;
    end else begin
        s_intermediate_result_with_offset_i_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_2_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_2_read;
    end else begin
        s_intermediate_result_with_offset_i_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_3_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_3_read;
    end else begin
        s_intermediate_result_with_offset_i_3_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_4_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_4_read;
    end else begin
        s_intermediate_result_with_offset_i_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_5_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_5_read;
    end else begin
        s_intermediate_result_with_offset_i_5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_6_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_6_read;
    end else begin
        s_intermediate_result_with_offset_i_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        s_intermediate_result_with_offset_i_7_read = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_offset_i_7_read;
    end else begin
        s_intermediate_result_with_offset_i_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_nlist_vec_ID_start_addr70_read = grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_s_nlist_vec_ID_start_addr70_read;
    end else begin
        s_nlist_vec_ID_start_addr70_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((nlist_empty_n == 1'b0) | (query_num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_cur_n = (query_num_blk_n & nlist_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start = grp_convert_vec_ID_offset_to_addr_38_8_Pipeline_VITIS_LOOP_196_1_fu_94_ap_start_reg;

assign grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_ap_start_reg;

assign mul_ln200_fu_143_p0 = mul_ln200_fu_143_p00;

assign mul_ln200_fu_143_p00 = query_num_read_reg_155;

assign mul_ln200_fu_143_p1 = 41'd304;

assign s_intermediate_result_with_addr_i_0_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_0_din;

assign s_intermediate_result_with_addr_i_1_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_1_din;

assign s_intermediate_result_with_addr_i_2_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_2_din;

assign s_intermediate_result_with_addr_i_3_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_3_din;

assign s_intermediate_result_with_addr_i_4_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_4_din;

assign s_intermediate_result_with_addr_i_5_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_5_din;

assign s_intermediate_result_with_addr_i_6_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_6_din;

assign s_intermediate_result_with_addr_i_7_din = grp_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L_fu_102_s_intermediate_result_with_addr_i_7_din;

endmodule //vadd_convert_vec_ID_offset_to_addr_38_8_s
