/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [32:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[140] | in_data[180];
  assign celloutsig_1_1z = in_data[128] | celloutsig_1_0z;
  assign celloutsig_1_18z = { in_data[137:126], celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_5z } + { celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z[4:3], celloutsig_1_3z[3], celloutsig_1_3z[1], celloutsig_1_3z[3], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= in_data[39:35];
  assign celloutsig_1_6z = in_data[124:113] / { 1'h1, in_data[147:137] };
  assign celloutsig_1_9z = { in_data[115:108], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } == { celloutsig_1_6z[11:10], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z[4:3], celloutsig_1_3z[3], celloutsig_1_3z[1], celloutsig_1_3z[3], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z[8:2], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z[4:3], celloutsig_1_3z[3], celloutsig_1_3z[1], celloutsig_1_3z[3], celloutsig_1_9z, celloutsig_1_4z } == { celloutsig_1_6z[5], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[172:163] > { in_data[189:181], celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[167:157], celloutsig_1_11z } > in_data[150:139];
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z } < { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z[4:3], celloutsig_1_3z[3], celloutsig_1_3z[1], celloutsig_1_3z[3] } % { 1'h1, in_data[157:154] };
  assign celloutsig_0_4z = - _00_;
  assign celloutsig_1_19z = ~ { celloutsig_1_18z[32:31], celloutsig_1_17z };
  assign celloutsig_1_4z = & { celloutsig_1_3z[4:3], celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[137] };
  assign celloutsig_0_3z = celloutsig_0_2z[3] & _00_[2];
  assign celloutsig_0_1z = | { _00_, in_data[77:64] };
  assign celloutsig_1_17z = | { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = ^ { celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_7z = { celloutsig_1_6z[8:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z } >> { celloutsig_1_5z[4:2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[17:14], celloutsig_0_1z } >> in_data[44:40];
  assign celloutsig_1_8z = ~((celloutsig_1_6z[3] & celloutsig_1_4z) | celloutsig_1_7z[13]);
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_8z) | celloutsig_1_10z);
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_5z = { in_data[27:22], celloutsig_0_3z };
  assign celloutsig_1_15z = ~((celloutsig_1_10z & in_data[149]) | (celloutsig_1_6z[3] & celloutsig_1_6z[2]));
  assign { celloutsig_1_3z[1], celloutsig_1_3z[4:3] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_3z[2], celloutsig_1_3z[0] } = { celloutsig_1_3z[3], celloutsig_1_3z[3] };
  assign { out_data[159:128], out_data[98:96], out_data[36:32], out_data[6:0] } = { celloutsig_1_18z[31:0], celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
