;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-820
	MOV -7, <-820
	SUB 130, 18
	MOV 1, <-1
	JMP @412, #200
	MOV 1, <-1
	ADD -4, <-20
	CMP @0, @82
	SLT 721, 6
	SLT 721, 6
	SUB @127, 106
	SLT 721, 6
	SLT 721, 6
	SUB #0, 0
	JMP -1, @-20
	SPL 0, <-2
	SUB 0, 10
	ADD 130, 9
	SUB @121, 106
	CMP 0, 10
	CMP 210, 60
	MOV 1, <-1
	SUB 0, 10
	MOV 1, <-1
	DJN -4, @-20
	MOV -7, <-820
	SUB 10, -10
	SUB 10, -10
	SUB @4, @2
	SPL <121, 103
	SUB @127, 106
	ADD 210, 60
	SUB 0, 10
	ADD 214, 60
	SUB #0, 0
	SLT -0, 0
	DJN @100, #0
	SUB @121, 106
	SUB #0, 0
	SUB #0, 0
	MOV -7, <-20
	SUB #100, @0
	SUB 0, -100
	DJN -1, @-20
	SUB #0, 0
	JMN 0, <-2
