
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf1_accum_1'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   4 design levels: td_fused_top_tdf1_accum_1
Automatically selected td_fused_top_tdf1_accum_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_accum_1
Used module:     \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_accum_1
Used module:     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf1_accum_1
Used module:     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removed 1 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:202$25'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1302$304 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1302$304 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1257$301 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1257$301 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1128$277 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1128$277 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1109$276 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1109$276 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229 in module FPAddSub.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:455$175 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:447$173 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:439$165 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:431$143 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:423$139 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:415$137 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:407$135 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:399$129 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:391$125 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:383$119 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:375$113 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:308$63 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:298$60 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:288$57 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:278$54 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:268$51 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:258$48 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:248$45 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:238$42 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:228$39 in module td_fused_top_tdf1_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:216$30 in module td_fused_top_tdf1_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:202$25 in module td_fused_top_tdf1_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:190$12 in module td_fused_top_tdf1_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:178$8 in module td_fused_top_tdf1_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:170$6 in module td_fused_top_tdf1_accum_1.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 41 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:0$223'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0
  Set init value: \ap_enable_reg_pp0_iter9 = 1'0
  Set init value: \ap_enable_reg_pp0_iter10 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1302$304'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1293$302'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1257$301'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1194$291'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1128$277'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1109$276'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:632$228'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:610$337'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:606$336'.
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:599$335'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:0$223'.
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:504$211'.
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:455$175'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:447$173'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:439$165'.
     1/1: $1\ap_phi_mux_out_idx_phi_fu_80_p4[3:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:431$143'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:423$139'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:415$137'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:407$135'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:399$129'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:391$125'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:383$119'.
     1/1: $1\accum_in_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:375$113'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:369$109'.
     1/1: $0\sum0_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:363$103'.
     1/1: $0\select_ln55_reg_175[15:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:357$97'.
     1/1: $0\icmp_ln55_reg_160[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
     1/16: $0\icmp_ln45_reg_151_pp0_iter9_reg[0:0]
     2/16: $0\icmp_ln45_reg_151_pp0_iter8_reg[0:0]
     3/16: $0\icmp_ln45_reg_151_pp0_iter7_reg[0:0]
     4/16: $0\icmp_ln45_reg_151_pp0_iter6_reg[0:0]
     5/16: $0\icmp_ln45_reg_151_pp0_iter5_reg[0:0]
     6/16: $0\icmp_ln45_reg_151_pp0_iter4_reg[0:0]
     7/16: $0\icmp_ln45_reg_151_pp0_iter3_reg[0:0]
     8/16: $0\icmp_ln45_reg_151_pp0_iter2_reg[0:0]
     9/16: $0\out_idx_reg_76_pp0_iter9_reg[3:0]
    10/16: $0\out_idx_reg_76_pp0_iter8_reg[3:0]
    11/16: $0\out_idx_reg_76_pp0_iter7_reg[3:0]
    12/16: $0\out_idx_reg_76_pp0_iter6_reg[3:0]
    13/16: $0\out_idx_reg_76_pp0_iter5_reg[3:0]
    14/16: $0\out_idx_reg_76_pp0_iter4_reg[3:0]
    15/16: $0\out_idx_reg_76_pp0_iter3_reg[3:0]
    16/16: $0\out_idx_reg_76_pp0_iter2_reg[3:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:328$91'.
     1/3: $0\icmp_ln45_reg_151_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln45_reg_151[0:0]
     3/3: $0\out_idx_reg_76_pp0_iter1_reg[3:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:322$85'.
     1/1: $0\add_ln59_reg_146[3:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:316$77'.
     1/1: $0\accum_in_load_011_reg_170[15:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:308$63'.
     1/1: $0\out_idx_reg_76[3:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:298$60'.
     1/1: $0\ap_enable_reg_pp0_iter9[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:288$57'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:278$54'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:268$51'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:258$48'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:248$45'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:238$42'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:228$39'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:216$30'.
     1/1: $0\ap_enable_reg_pp0_iter10[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:202$25'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:190$12'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:178$8'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:170$6'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1302$304'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1302$304': $auto$proc_dlatch.cc:427:proc_dlatch$738
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1293$302'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1257$301'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1257$301': $auto$proc_dlatch.cc:427:proc_dlatch$747
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1194$291'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1128$277'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1109$276'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_block_state1' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:504$211'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:455$175'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_ready' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:447$173'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_phi_mux_out_idx_phi_fu_80_p4' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:439$165'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:431$143'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_idle' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:423$139'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_done' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:415$137'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:407$135'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\accum_out_we0' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:399$129'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:391$125'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\accum_in_ce1' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:383$119'.
No latch inferred for signal `\td_fused_top_tdf1_accum_1.\accum_in_ce0' from process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:375$113'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:632$228'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:632$228'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:632$228'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\dout_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:610$337'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\ce_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:606$336'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din0_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:599$335'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din1_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:599$335'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\sum0_reg_180' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:369$109'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\select_ln55_reg_175' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:363$103'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln55_reg_160' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:357$97'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter2_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter3_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter4_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter5_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter6_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter7_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$763' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter8_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$764' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter9_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$765' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter2_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$766' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter3_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$767' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter4_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$768' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter5_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$769' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter6_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$770' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter7_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$771' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter8_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$772' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter9_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
  created $dff cell `$procdff$773' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76_pp0_iter1_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:328$91'.
  created $dff cell `$procdff$774' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:328$91'.
  created $dff cell `$procdff$775' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\icmp_ln45_reg_151_pp0_iter1_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:328$91'.
  created $dff cell `$procdff$776' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\add_ln59_reg_146' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:322$85'.
  created $dff cell `$procdff$777' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\accum_in_load_011_reg_170' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:316$77'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\out_idx_reg_76' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:308$63'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter9' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:298$60'.
  created $dff cell `$procdff$780' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter8' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:288$57'.
  created $dff cell `$procdff$781' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:278$54'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:268$51'.
  created $dff cell `$procdff$783' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:258$48'.
  created $dff cell `$procdff$784' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:248$45'.
  created $dff cell `$procdff$785' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:238$42'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:228$39'.
  created $dff cell `$procdff$787' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter10' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:216$30'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:202$25'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:190$12'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_done_reg' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:178$8'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\td_fused_top_tdf1_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:170$6'.
  created $dff cell `$procdff$792' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1302$304'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1302$304'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1293$302'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1257$301'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1257$301'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1194$291'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1128$277'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1128$277'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1109$276'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:1109$276'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:806$229'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:632$228'.
Removing empty process `td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:632$228'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:610$337'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:610$337'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:606$336'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:599$335'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:599$335'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:0$223'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:504$211'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:455$175'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:455$175'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:447$173'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:447$173'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:439$165'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:439$165'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:431$143'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:431$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:423$139'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:423$139'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:415$137'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:415$137'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:407$135'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:407$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:399$129'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:399$129'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:391$125'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:391$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:383$119'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:383$119'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:375$113'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:375$113'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:369$109'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:369$109'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:363$103'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:363$103'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:357$97'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:357$97'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:336$95'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:328$91'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:328$91'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:322$85'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:322$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:316$77'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:316$77'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:308$63'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:308$63'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:298$60'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:298$60'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:288$57'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:288$57'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:278$54'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:278$54'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:268$51'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:268$51'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:258$48'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:258$48'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:248$45'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:248$45'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:238$42'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:238$42'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:228$39'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:228$39'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:216$30'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:216$30'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:202$25'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:202$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:190$12'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:190$12'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:178$8'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:178$8'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:170$6'.
Removing empty process `td_fused_top_tdf1_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:170$6'.
Cleaned up 60 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module td_fused_top_tdf1_accum_1.
<suppressed ~185 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module td_fused_top_tdf1_accum_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf1_accum_1'.
<suppressed ~105 debug messages>
Removed a total of 155 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf1_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$561.
    dead port 2/2 on $mux $procmux$553.
    dead port 2/2 on $mux $procmux$546.
    dead port 1/2 on $mux $procmux$544.
    dead port 1/2 on $mux $procmux$691.
    dead port 2/2 on $mux $procmux$691.
Removed 6 multiplexer ports.
<suppressed ~93 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$354: { $procmux$398_CMP $procmux$397_CMP $auto$opt_reduce.cc:134:opt_mux$798 }
    New ctrl vector for $pmux cell $procmux$369: { $procmux$398_CMP $procmux$397_CMP $auto$opt_reduce.cc:134:opt_mux$800 }
    New ctrl vector for $pmux cell $procmux$349: { $procmux$398_CMP $auto$opt_reduce.cc:134:opt_mux$802 }
    New ctrl vector for $pmux cell $procmux$389: { $procmux$398_CMP $auto$opt_reduce.cc:134:opt_mux$804 }
    New ctrl vector for $pmux cell $procmux$364: { $procmux$398_CMP $procmux$397_CMP $auto$opt_reduce.cc:134:opt_mux$806 }
    New ctrl vector for $pmux cell $procmux$344: { $procmux$398_CMP $auto$opt_reduce.cc:134:opt_mux$808 }
    New ctrl vector for $pmux cell $procmux$359: { $procmux$398_CMP $procmux$397_CMP $auto$opt_reduce.cc:134:opt_mux$810 }
    New ctrl vector for $pmux cell $procmux$394: { }
    New ctrl vector for $pmux cell $procmux$339: { $procmux$398_CMP $auto$opt_reduce.cc:134:opt_mux$812 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$454: { }
    New ctrl vector for $pmux cell $procmux$404: { $procmux$458_CMP $procmux$457_CMP $auto$opt_reduce.cc:134:opt_mux$814 }
    New ctrl vector for $pmux cell $procmux$399: { $procmux$458_CMP $auto$opt_reduce.cc:134:opt_mux$816 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$489: { $procmux$498_CMP $procmux$496_CMP $auto$opt_reduce.cc:134:opt_mux$818 }
    New ctrl vector for $pmux cell $procmux$494: { $procmux$498_CMP $auto$opt_reduce.cc:134:opt_mux$820 $procmux$495_CMP }
    New ctrl vector for $pmux cell $procmux$479: { $procmux$498_CMP $procmux$497_CMP $auto$opt_reduce.cc:134:opt_mux$822 }
    New ctrl vector for $pmux cell $procmux$474: { $procmux$478_CMP $auto$opt_reduce.cc:134:opt_mux$824 $procmux$475_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \td_fused_top_tdf1_accum_1.
Performed a total of 16 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf1_accum_1'.
<suppressed ~9 debug messages>
Removed a total of 10 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$748 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$749 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$750 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$754 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$753 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$792 ($dff) from module td_fused_top_tdf1_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$791 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$715_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$790 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$707_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$834 ($sdff) from module td_fused_top_tdf1_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$789 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$702_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$788 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$694_Y, Q = \ap_enable_reg_pp0_iter10, rval = 1'0).
Adding SRST signal on $procdff$787 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$686_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$783 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$666_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$782 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$661_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$781 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$656_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding SRST signal on $procdff$780 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$651_Y, Q = \ap_enable_reg_pp0_iter9, rval = 1'0).
Adding SRST signal on $procdff$779 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$646_Y, Q = \out_idx_reg_76, rval = 4'0000).
Adding EN signal on $procdff$778 ($dff) from module td_fused_top_tdf1_accum_1 (D = \accum_in_q1, Q = \accum_in_load_011_reg_170).
Adding EN signal on $procdff$777 ($dff) from module td_fused_top_tdf1_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:490$210_Y, Q = \add_ln59_reg_146).
Adding EN signal on $procdff$776 ($dff) from module td_fused_top_tdf1_accum_1 (D = \icmp_ln45_reg_151, Q = \icmp_ln45_reg_151_pp0_iter1_reg).
Adding EN signal on $procdff$775 ($dff) from module td_fused_top_tdf1_accum_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:534$217_Y, Q = \icmp_ln45_reg_151).
Adding EN signal on $procdff$774 ($dff) from module td_fused_top_tdf1_accum_1 (D = \out_idx_reg_76, Q = \out_idx_reg_76_pp0_iter1_reg).
Adding SRST signal on $procdff$786 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$681_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$785 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$676_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$757 ($dff) from module td_fused_top_tdf1_accum_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:536$219_Y, Q = \icmp_ln55_reg_160).
Adding EN signal on $procdff$756 ($dff) from module td_fused_top_tdf1_accum_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v:540$222_Y, Q = \select_ln55_reg_175).
Adding SRST signal on $auto$ff.cc:262:slice$854 ($dffe) from module td_fused_top_tdf1_accum_1 (D = \accum_in_q0, Q = \select_ln55_reg_175, rval = 16'0000000000000000).
Adding EN signal on $procdff$755 ($dff) from module td_fused_top_tdf1_accum_1 (D = \grp_fu_88_p2, Q = \sum0_reg_180).
Adding SRST signal on $procdff$784 ($dff) from module td_fused_top_tdf1_accum_1 (D = $procmux$671_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf1_accum_1..
Removed 58 unused cells and 658 unused wires.
<suppressed ~82 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_tdf1_accum_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf1_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_tdf1_accum_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf1_accum_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf1_accum_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_tdf1_accum_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_tdf1_accum_1 ===

   Number of wires:                119
   Number of wire bits:            481
   Number of public wires:          85
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add                            4
     $and                           12
     $dff                           40
     $dffe                          43
     $eq                            13
     $lt                             5
     $mux                           23
     $not                           10
     $or                             7
     $pmux                           3
     $reduce_or                      4
     $sdff                          18
     $sdffce                        16
     $sdffe                          1

=== design hierarchy ===

   td_fused_top_tdf1_accum_1         1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
       td_fused_top_ap_hadd_6_full_dsp_16      0
         FPAddSub                    0
           FPAddSub_AlignModule      0
           FPAddSub_AlignShift1      0
           FPAddSub_AlignShift2      0
           FPAddSub_ExceptionModule      0
           FPAddSub_ExecutionModule      0
           FPAddSub_NormalizeModule      0
           FPAddSub_NormalizeShift1      0
           FPAddSub_NormalizeShift2      0
           FPAddSub_PrealignModule      0
           FPAddSub_RoundModule      0

   Number of wires:                119
   Number of wire bits:            481
   Number of public wires:          85
   Number of public wire bits:     441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add                            4
     $and                           12
     $dff                           40
     $dffe                          43
     $eq                            13
     $lt                             5
     $mux                           23
     $not                           10
     $or                             7
     $pmux                           3
     $reduce_or                      4
     $sdff                          18
     $sdffce                        16
     $sdffe                          1

End of script. Logfile hash: 831c5b46de, CPU: user 0.30s system 0.00s, MEM: 17.77 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 31% 2x read_verilog (0 sec), 21% 4x opt_expr (0 sec), ...
