
RISC-V Processor Debug Log
==========================
Session: 2025-07-07 03:35:34
Log File: logs/risc_v_debug_20250707_033534.log
==========================

[03:35:34.191] INFO    | üöÄ Simple Logger Started
[03:35:34.191] SUCCESS | üñ•Ô∏è Processor initialized with logging
[03:35:34.191] INFO    | üìÇ Loading program from: src/examples/my_program.asm
[03:35:34.192] SUCCESS | Program loaded: 8 instructions
[03:35:34.192] INFO    | ‚ñ∂Ô∏è Starting execution (max 100 cycles)
[03:35:34.192] INFO    | Cycle   0 | PC:0x0001 | 0x5108 | addi x1, x0, -8 | {'reg_changes': {'x1': '0‚Üí8'}}
[03:35:34.193] INFO    | Cycle   1 | PC:0x0002 | 0x5203 | addi x2, x0, 3 | {'reg_changes': {'x2': '0‚Üí3'}}
[03:35:34.193] INFO    | Cycle   2 | PC:0x0003 | 0x0331 | add x3, x3, x1 | {'reg_changes': {'x3': '0‚Üí8'}}
[03:35:34.193] INFO    | Cycle   3 | PC:0x0004 | 0x0331 | add x3, x3, x1 | {'reg_changes': {'x3': '8‚Üí16'}}
[03:35:34.193] INFO    | Cycle   4 | PC:0x0005 | 0x0331 | add x3, x3, x1 | {'reg_changes': {'x3': '16‚Üí24'}}
[03:35:34.193] INFO    | Cycle   5 | PC:0x0006 | 0x9300 | sw x3, 0(x0)
[03:35:34.193] INFO    | Cycle   6 | PC:0x0007 | 0x8400 | lw x4, 0(x0) | {'reg_changes': {'x4': '0‚Üí24'}}
[03:35:34.194] INFO    | Cycle   7 | PC:0x0007 | 0xF000 | halt
[03:35:34.194] SUCCESS | Program completed successfully in 8 cycles
[03:35:34.194] SUCCESS | Execution completed in 8 cycles


Session ended: 2025-07-07 03:35:34.194846
