Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec  4 06:48:38 2025
| Host         : JOANNA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cla5_registered_timing_summary_routed.rpt -rpx cla5_registered_timing_summary_routed.rpx
| Design       : cla5_registered
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.311        0.000                      0                    6        0.267        0.000                      0                    6        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                6.311        0.000                      0                    6        0.267        0.000                      0                    6        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        6.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 dff_a/dffs[0].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[4].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk fall@15.000ns - gclk fall@5.000ns)
  Data Path Delay:        3.671ns  (logic 1.061ns (28.902%)  route 2.610ns (71.098%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 19.859 - 15.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.526 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622    10.148    dff_a/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  dff_a/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.459    10.607 r  dff_a/dffs[0].u_dff/q_reg/Q
                         net (fo=3, routed)           1.304    11.912    dff_b/dffs[0].u_dff/q[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.152    12.064 r  dff_b/dffs[0].u_dff/q_i_2__0/O
                         net (fo=3, routed)           0.674    12.738    dff_b/dffs[0].u_dff/c_internal__0[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.064 r  dff_b/dffs[0].u_dff/q_i_2/O
                         net (fo=2, routed)           0.632    13.695    dff_b/dffs[4].u_dff/c_internal__0[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.124    13.819 r  dff_b/dffs[4].u_dff/q_i_1__0/O
                         net (fo=1, routed)           0.000    13.819    dff_sum/dffs[4].u_dff/d[0]
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[4].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)      15.000    15.000 f  
    F14                                               0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.347 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    19.859    dff_sum/dffs[4].u_dff/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[4].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.131    
                         clock uncertainty           -0.035    20.096    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.034    20.130    dff_sum/dffs[4].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.130    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 dff_a/dffs[0].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_cout/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk fall@15.000ns - gclk fall@5.000ns)
  Data Path Delay:        3.389ns  (logic 1.061ns (31.307%)  route 2.328ns (68.693%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 19.859 - 15.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.526 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622    10.148    dff_a/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  dff_a/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.459    10.607 r  dff_a/dffs[0].u_dff/q_reg/Q
                         net (fo=3, routed)           1.304    11.912    dff_b/dffs[0].u_dff/q[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.152    12.064 r  dff_b/dffs[0].u_dff/q_i_2__0/O
                         net (fo=3, routed)           0.674    12.738    dff_b/dffs[0].u_dff/c_internal__0[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.326    13.064 r  dff_b/dffs[0].u_dff/q_i_2/O
                         net (fo=2, routed)           0.350    13.413    dff_b/dffs[0].u_dff/c_internal__0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.124    13.537 r  dff_b/dffs[0].u_dff/q_i_1/O
                         net (fo=1, routed)           0.000    13.537    dff_cout/c_internal[0]
    SLICE_X65Y31         FDRE                                         r  dff_cout/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)      15.000    15.000 f  
    F14                                               0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.347 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    19.859    dff_cout/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_cout/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.131    
                         clock uncertainty           -0.035    20.096    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.034    20.130    dff_cout/q_reg
  -------------------------------------------------------------------
                         required time                         20.130    
                         arrival time                         -13.537    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dff_a/dffs[0].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[3].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk fall@15.000ns - gclk fall@5.000ns)
  Data Path Delay:        2.704ns  (logic 0.937ns (34.647%)  route 1.767ns (65.353%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 19.859 - 15.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.526 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622    10.148    dff_a/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  dff_a/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.459    10.607 r  dff_a/dffs[0].u_dff/q_reg/Q
                         net (fo=3, routed)           1.304    11.912    dff_b/dffs[0].u_dff/q[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.152    12.064 r  dff_b/dffs[0].u_dff/q_i_2__0/O
                         net (fo=3, routed)           0.463    12.527    dff_b/dffs[3].u_dff/c_internal__0[0]
    SLICE_X64Y31         LUT5 (Prop_lut5_I4_O)        0.326    12.853 r  dff_b/dffs[3].u_dff/q_i_1__1/O
                         net (fo=1, routed)           0.000    12.853    dff_sum/dffs[3].u_dff/d[0]
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[3].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)      15.000    15.000 f  
    F14                                               0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.347 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    19.859    dff_sum/dffs[3].u_dff/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[3].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.131    
                         clock uncertainty           -0.035    20.096    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.086    20.182    dff_sum/dffs[3].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.182    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 dff_a/dffs[0].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[2].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk fall@15.000ns - gclk fall@5.000ns)
  Data Path Delay:        2.693ns  (logic 0.937ns (34.788%)  route 1.756ns (65.212%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 19.859 - 15.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.526 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622    10.148    dff_a/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  dff_a/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.459    10.607 r  dff_a/dffs[0].u_dff/q_reg/Q
                         net (fo=3, routed)           1.304    11.912    dff_b/dffs[0].u_dff/q[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I2_O)        0.152    12.064 r  dff_b/dffs[0].u_dff/q_i_2__0/O
                         net (fo=3, routed)           0.452    12.516    dff_b/dffs[2].u_dff/c_internal__0[0]
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.326    12.842 r  dff_b/dffs[2].u_dff/q_i_1__2/O
                         net (fo=1, routed)           0.000    12.842    dff_sum/dffs[2].u_dff/d[0]
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[2].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)      15.000    15.000 f  
    F14                                               0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.347 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    19.859    dff_sum/dffs[2].u_dff/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[2].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.131    
                         clock uncertainty           -0.035    20.096    
    SLICE_X64Y31         FDRE (Setup_fdre_C_D)        0.082    20.178    dff_sum/dffs[2].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 dff_a/dffs[0].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[0].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk fall@15.000ns - gclk fall@5.000ns)
  Data Path Delay:        2.484ns  (logic 0.583ns (23.469%)  route 1.901ns (76.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 19.859 - 15.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.526 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.622    10.148    dff_a/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  dff_a/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.459    10.607 r  dff_a/dffs[0].u_dff/q_reg/Q
                         net (fo=3, routed)           1.304    11.912    dff_b/dffs[0].u_dff/q[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.124    12.036 r  dff_b/dffs[0].u_dff/q_i_1__4/O
                         net (fo=1, routed)           0.597    12.632    dff_sum/dffs[0].u_dff/d[0]
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[0].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)      15.000    15.000 f  
    F14                                               0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.347 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    19.859    dff_sum/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.131    
                         clock uncertainty           -0.035    20.096    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)       -0.059    20.037    dff_sum/dffs[0].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.037    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             8.433ns  (required time - arrival time)
  Source:                 dff_b/dffs[0].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[1].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk fall@15.000ns - gclk fall@5.000ns)
  Data Path Delay:        1.545ns  (logic 0.583ns (37.723%)  route 0.962ns (62.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 19.859 - 15.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.526 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.626    10.152    dff_b/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  dff_b/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.459    10.611 r  dff_b/dffs[0].u_dff/q_reg/Q
                         net (fo=3, routed)           0.962    11.574    dff_b/dffs[1].u_dff/b_reg[0]
    SLICE_X65Y31         LUT5 (Prop_lut5_I3_O)        0.124    11.698 r  dff_b/dffs[1].u_dff/q_i_1__3/O
                         net (fo=1, routed)           0.000    11.698    dff_sum/dffs[1].u_dff/d[0]
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[1].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)      15.000    15.000 f  
    F14                                               0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.347 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.512    19.859    dff_sum/dffs[1].u_dff/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[1].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    20.131    
                         clock uncertainty           -0.035    20.096    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.035    20.131    dff_sum/dffs[1].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         20.131    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  8.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dff_b/dffs[4].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[4].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk fall@5.000ns - gclk fall@5.000ns)
  Data Path Delay:        0.379ns  (logic 0.250ns (66.009%)  route 0.129ns (33.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.887 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     6.476    dff_b/dffs[4].u_dff/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  dff_b/dffs[4].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.151     6.627 r  dff_b/dffs[4].u_dff/q_reg/Q
                         net (fo=2, routed)           0.129     6.756    dff_b/dffs[4].u_dff/q_reg_0[0]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.099     6.855 r  dff_b/dffs[4].u_dff/q_i_1__0/O
                         net (fo=1, routed)           0.000     6.855    dff_sum/dffs[4].u_dff/d[0]
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[4].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.132 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     6.990    dff_sum/dffs[4].u_dff/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[4].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.489    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.099     6.588    dff_sum/dffs[4].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.855    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dff_a/dffs[3].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[3].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk fall@5.000ns - gclk fall@5.000ns)
  Data Path Delay:        0.414ns  (logic 0.212ns (51.219%)  route 0.202ns (48.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.887 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     6.471    dff_a/dffs[3].u_dff/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  dff_a/dffs[3].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.167     6.638 r  dff_a/dffs[3].u_dff/q_reg/Q
                         net (fo=2, routed)           0.202     6.840    dff_b/dffs[3].u_dff/q[1]
    SLICE_X64Y31         LUT5 (Prop_lut5_I1_O)        0.045     6.885 r  dff_b/dffs[3].u_dff/q_i_1__1/O
                         net (fo=1, routed)           0.000     6.885    dff_sum/dffs[3].u_dff/d[0]
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[3].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.132 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     6.990    dff_sum/dffs[3].u_dff/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[3].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.490    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.125     6.615    dff_sum/dffs[3].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.615    
                         arrival time                           6.885    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dff_b/dffs[4].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_cout/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk fall@5.000ns - gclk fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.250ns (58.513%)  route 0.177ns (41.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.887 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     6.476    dff_b/dffs[4].u_dff/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  dff_b/dffs[4].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.151     6.627 r  dff_b/dffs[4].u_dff/q_reg/Q
                         net (fo=2, routed)           0.177     6.804    dff_b/dffs[0].u_dff/q_reg_1[3]
    SLICE_X65Y31         LUT3 (Prop_lut3_I1_O)        0.099     6.903 r  dff_b/dffs[0].u_dff/q_i_1/O
                         net (fo=1, routed)           0.000     6.903    dff_cout/c_internal[0]
    SLICE_X65Y31         FDRE                                         r  dff_cout/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.132 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     6.990    dff_cout/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_cout/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.489    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.099     6.588    dff_cout/q_reg
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.903    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dff_c0/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[1].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk fall@5.000ns - gclk fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.191ns (44.688%)  route 0.236ns (55.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.887 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     6.476    dff_c0/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_c0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.146     6.622 r  dff_c0/q_reg/Q
                         net (fo=3, routed)           0.236     6.859    dff_b/dffs[1].u_dff/c0_reg
    SLICE_X65Y31         LUT5 (Prop_lut5_I4_O)        0.045     6.904 r  dff_b/dffs[1].u_dff/q_i_1__3/O
                         net (fo=1, routed)           0.000     6.904    dff_sum/dffs[1].u_dff/d[0]
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[1].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.132 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     6.990    dff_sum/dffs[1].u_dff/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[1].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.476    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.099     6.575    dff_sum/dffs[1].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dff_b/dffs[2].u_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[2].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk fall@5.000ns - gclk fall@5.000ns)
  Data Path Delay:        0.509ns  (logic 0.212ns (41.619%)  route 0.297ns (58.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.887 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     6.473    dff_b/dffs[2].u_dff/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  dff_b/dffs[2].u_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.167     6.640 r  dff_b/dffs[2].u_dff/q_reg/Q
                         net (fo=3, routed)           0.297     6.938    dff_b/dffs[2].u_dff/q_reg_0[0]
    SLICE_X64Y31         LUT3 (Prop_lut3_I0_O)        0.045     6.983 r  dff_b/dffs[2].u_dff/q_i_1__2/O
                         net (fo=1, routed)           0.000     6.983    dff_sum/dffs[2].u_dff/d[0]
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[2].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.132 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     6.990    dff_sum/dffs[2].u_dff/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  dff_sum/dffs[2].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.490    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.124     6.614    dff_sum/dffs[2].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.983    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 dff_c0/q_reg/C
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dff_sum/dffs[0].u_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk fall@5.000ns - gclk fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.279%)  route 0.366ns (65.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.887 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     6.476    dff_c0/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_c0/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.146     6.622 r  dff_c0/q_reg/Q
                         net (fo=3, routed)           0.168     6.791    dff_b/dffs[0].u_dff/c0_reg
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.045     6.836 r  dff_b/dffs[0].u_dff/q_i_1__4/O
                         net (fo=1, routed)           0.198     7.033    dff_sum/dffs[0].u_dff/d[0]
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[0].u_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk fall edge)       5.000     5.000 f  
    F14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.132 f  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     6.990    dff_sum/dffs[0].u_dff/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  dff_sum/dffs[0].u_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.476    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.078     6.554    dff_sum/dffs[0].u_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -6.554    
                         arrival time                           7.033    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26    dff_a/dffs[0].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28    dff_a/dffs[1].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26    dff_a/dffs[2].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26    dff_a/dffs[3].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28    dff_a/dffs[4].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28    dff_b/dffs[0].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y31    dff_b/dffs[1].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28    dff_b/dffs[2].u_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28    dff_b/dffs[3].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31    dff_b/dffs[1].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31    dff_b/dffs[4].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_c0/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_cout/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_sum/dffs[0].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_sum/dffs[1].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31    dff_sum/dffs[2].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31    dff_sum/dffs[3].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_sum/dffs[4].u_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26    dff_a/dffs[0].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28    dff_a/dffs[1].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28    dff_a/dffs[4].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28    dff_b/dffs[0].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28    dff_b/dffs[2].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28    dff_b/dffs[3].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31    dff_b/dffs[1].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y31    dff_b/dffs[4].u_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_c0/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_cout/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    dff_sum/dffs[0].u_dff/q_reg/C



