<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: SIM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_s_i_m___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SIM_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___s_i_m___peripheral___access___layer.html">SIM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SIM - Size of Registers Arrays.  
 <a href="struct_s_i_m___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe0688d53ff2a35b3f28a3ce9bac478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a2fe0688d53ff2a35b3f28a3ce9bac478">CHIPCTL</a></td></tr>
<tr class="memdesc:a2fe0688d53ff2a35b3f28a3ce9bac478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Control register, offset: 0x4.  <a href="struct_s_i_m___type.html#a2fe0688d53ff2a35b3f28a3ce9bac478">More...</a><br /></td></tr>
<tr class="separator:a2fe0688d53ff2a35b3f28a3ce9bac478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422ac2beba1cc5c797380d1c5832b885"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a422ac2beba1cc5c797380d1c5832b885">RESERVED_1</a> [4]</td></tr>
<tr class="separator:a422ac2beba1cc5c797380d1c5832b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4352649a25358bf1fbe2b72076bd9c84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a4352649a25358bf1fbe2b72076bd9c84">FTMOPT0</a></td></tr>
<tr class="memdesc:a4352649a25358bf1fbe2b72076bd9c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">FTM Option Register 0, offset: 0xC.  <a href="struct_s_i_m___type.html#a4352649a25358bf1fbe2b72076bd9c84">More...</a><br /></td></tr>
<tr class="separator:a4352649a25358bf1fbe2b72076bd9c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b410bec7b774a2dfa0d165e1ad25a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#af4b410bec7b774a2dfa0d165e1ad25a0">LPOCLKS</a></td></tr>
<tr class="memdesc:af4b410bec7b774a2dfa0d165e1ad25a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPO Clock Select Register, offset: 0x10.  <a href="struct_s_i_m___type.html#af4b410bec7b774a2dfa0d165e1ad25a0">More...</a><br /></td></tr>
<tr class="separator:af4b410bec7b774a2dfa0d165e1ad25a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc19a07675d1806592b3ed4a92f91e1c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#acc19a07675d1806592b3ed4a92f91e1c">RESERVED_2</a> [4]</td></tr>
<tr class="separator:acc19a07675d1806592b3ed4a92f91e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ce74ef84dd58e6b6c733eb327696d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a18ce74ef84dd58e6b6c733eb327696d0">ADCOPT</a></td></tr>
<tr class="memdesc:a18ce74ef84dd58e6b6c733eb327696d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Options Register, offset: 0x18.  <a href="struct_s_i_m___type.html#a18ce74ef84dd58e6b6c733eb327696d0">More...</a><br /></td></tr>
<tr class="separator:a18ce74ef84dd58e6b6c733eb327696d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5fdf72bdebe2d4134b1cde1bbdc6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a4a5fdf72bdebe2d4134b1cde1bbdc6d0">FTMOPT1</a></td></tr>
<tr class="memdesc:a4a5fdf72bdebe2d4134b1cde1bbdc6d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FTM Option Register 1, offset: 0x1C.  <a href="struct_s_i_m___type.html#a4a5fdf72bdebe2d4134b1cde1bbdc6d0">More...</a><br /></td></tr>
<tr class="separator:a4a5fdf72bdebe2d4134b1cde1bbdc6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe2b7fbede058d0b231d963ab69f699"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#aefe2b7fbede058d0b231d963ab69f699">MISCTRL0</a></td></tr>
<tr class="memdesc:aefe2b7fbede058d0b231d963ab69f699"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous control register 0, offset: 0x20.  <a href="struct_s_i_m___type.html#aefe2b7fbede058d0b231d963ab69f699">More...</a><br /></td></tr>
<tr class="separator:aefe2b7fbede058d0b231d963ab69f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5baf01a3a36a117e2bebdd02d6d6876a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">SDID</a></td></tr>
<tr class="memdesc:a5baf01a3a36a117e2bebdd02d6d6876a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Device Identification Register, offset: 0x24.  <a href="struct_s_i_m___type.html#a5baf01a3a36a117e2bebdd02d6d6876a">More...</a><br /></td></tr>
<tr class="separator:a5baf01a3a36a117e2bebdd02d6d6876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafb614304cc42f044f8f558a5b9b340"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#adafb614304cc42f044f8f558a5b9b340">RESERVED_3</a> [24]</td></tr>
<tr class="separator:adafb614304cc42f044f8f558a5b9b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8008513e7d771059dfe2f2f86a045245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a8008513e7d771059dfe2f2f86a045245">PLATCGC</a></td></tr>
<tr class="memdesc:a8008513e7d771059dfe2f2f86a045245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform Clock Gating Control Register, offset: 0x40.  <a href="struct_s_i_m___type.html#a8008513e7d771059dfe2f2f86a045245">More...</a><br /></td></tr>
<tr class="separator:a8008513e7d771059dfe2f2f86a045245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71033e44d51c3ca5bd7d938bf1685d47"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a71033e44d51c3ca5bd7d938bf1685d47">RESERVED_4</a> [8]</td></tr>
<tr class="separator:a71033e44d51c3ca5bd7d938bf1685d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8837e8345f19b716d3e9fc9c1113ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad">FCFG1</a></td></tr>
<tr class="memdesc:aaa8837e8345f19b716d3e9fc9c1113ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Configuration Register 1, offset: 0x4C.  <a href="struct_s_i_m___type.html#aaa8837e8345f19b716d3e9fc9c1113ad">More...</a><br /></td></tr>
<tr class="separator:aaa8837e8345f19b716d3e9fc9c1113ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95a859ed80f2b72b5538bcc1806d924"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#ab95a859ed80f2b72b5538bcc1806d924">RESERVED_5</a> [4]</td></tr>
<tr class="separator:ab95a859ed80f2b72b5538bcc1806d924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ab5d5097134742b3f025d951a482aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#ae6ab5d5097134742b3f025d951a482aa">UIDH</a></td></tr>
<tr class="memdesc:ae6ab5d5097134742b3f025d951a482aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register High, offset: 0x54.  <a href="struct_s_i_m___type.html#ae6ab5d5097134742b3f025d951a482aa">More...</a><br /></td></tr>
<tr class="separator:ae6ab5d5097134742b3f025d951a482aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6526be9b8cd1160be6ff367641220e96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">UIDMH</a></td></tr>
<tr class="memdesc:a6526be9b8cd1160be6ff367641220e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register Mid-High, offset: 0x58.  <a href="struct_s_i_m___type.html#a6526be9b8cd1160be6ff367641220e96">More...</a><br /></td></tr>
<tr class="separator:a6526be9b8cd1160be6ff367641220e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d04f09d406768348505eb747ade1e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">UIDML</a></td></tr>
<tr class="memdesc:a9d04f09d406768348505eb747ade1e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register Mid Low, offset: 0x5C.  <a href="struct_s_i_m___type.html#a9d04f09d406768348505eb747ade1e23">More...</a><br /></td></tr>
<tr class="separator:a9d04f09d406768348505eb747ade1e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac796478e9fdd908d4bccc7b754de080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">UIDL</a></td></tr>
<tr class="memdesc:aac796478e9fdd908d4bccc7b754de080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique Identification Register Low, offset: 0x60.  <a href="struct_s_i_m___type.html#aac796478e9fdd908d4bccc7b754de080">More...</a><br /></td></tr>
<tr class="separator:aac796478e9fdd908d4bccc7b754de080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4f1fbee587e08a2b02ff956746fb74"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a4e4f1fbee587e08a2b02ff956746fb74">RESERVED_6</a> [4]</td></tr>
<tr class="separator:a4e4f1fbee587e08a2b02ff956746fb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1075c40295cc9245804b4081faae598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#ae1075c40295cc9245804b4081faae598">CLKDIV4</a></td></tr>
<tr class="memdesc:ae1075c40295cc9245804b4081faae598"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Divider Register 4, offset: 0x68.  <a href="struct_s_i_m___type.html#ae1075c40295cc9245804b4081faae598">More...</a><br /></td></tr>
<tr class="separator:ae1075c40295cc9245804b4081faae598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe36b87fd2af0cd347d68320d6afb90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_i_m___type.html#a4fe36b87fd2af0cd347d68320d6afb90">MISCTRL1</a></td></tr>
<tr class="memdesc:a4fe36b87fd2af0cd347d68320d6afb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous Control register 1, offset: 0x6C.  <a href="struct_s_i_m___type.html#a4fe36b87fd2af0cd347d68320d6afb90">More...</a><br /></td></tr>
<tr class="separator:a4fe36b87fd2af0cd347d68320d6afb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SIM - Size of Registers Arrays. </p>
<p>SIM - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a18ce74ef84dd58e6b6c733eb327696d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ce74ef84dd58e6b6c733eb327696d0">&#9670;&nbsp;</a></span>ADCOPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADCOPT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Options Register, offset: 0x18. </p>

</div>
</div>
<a id="a2fe0688d53ff2a35b3f28a3ce9bac478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe0688d53ff2a35b3f28a3ce9bac478">&#9670;&nbsp;</a></span>CHIPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHIPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Chip Control register, offset: 0x4. </p>

</div>
</div>
<a id="ae1075c40295cc9245804b4081faae598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1075c40295cc9245804b4081faae598">&#9670;&nbsp;</a></span>CLKDIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKDIV4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Clock Divider Register 4, offset: 0x68. </p>

</div>
</div>
<a id="aaa8837e8345f19b716d3e9fc9c1113ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8837e8345f19b716d3e9fc9c1113ad">&#9670;&nbsp;</a></span>FCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash Configuration Register 1, offset: 0x4C. </p>

</div>
</div>
<a id="a4352649a25358bf1fbe2b72076bd9c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4352649a25358bf1fbe2b72076bd9c84">&#9670;&nbsp;</a></span>FTMOPT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTMOPT0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FTM Option Register 0, offset: 0xC. </p>

</div>
</div>
<a id="a4a5fdf72bdebe2d4134b1cde1bbdc6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5fdf72bdebe2d4134b1cde1bbdc6d0">&#9670;&nbsp;</a></span>FTMOPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTMOPT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FTM Option Register 1, offset: 0x1C. </p>

</div>
</div>
<a id="af4b410bec7b774a2dfa0d165e1ad25a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b410bec7b774a2dfa0d165e1ad25a0">&#9670;&nbsp;</a></span>LPOCLKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPOCLKS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPO Clock Select Register, offset: 0x10. </p>

</div>
</div>
<a id="aefe2b7fbede058d0b231d963ab69f699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe2b7fbede058d0b231d963ab69f699">&#9670;&nbsp;</a></span>MISCTRL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISCTRL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Miscellaneous control register 0, offset: 0x20. </p>

</div>
</div>
<a id="a4fe36b87fd2af0cd347d68320d6afb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe36b87fd2af0cd347d68320d6afb90">&#9670;&nbsp;</a></span>MISCTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISCTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Miscellaneous Control register 1, offset: 0x6C. </p>

</div>
</div>
<a id="a8008513e7d771059dfe2f2f86a045245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8008513e7d771059dfe2f2f86a045245">&#9670;&nbsp;</a></span>PLATCGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLATCGC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Platform Clock Gating Control Register, offset: 0x40. </p>

</div>
</div>
<a id="a71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422ac2beba1cc5c797380d1c5832b885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422ac2beba1cc5c797380d1c5832b885">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc19a07675d1806592b3ed4a92f91e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc19a07675d1806592b3ed4a92f91e1c">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adafb614304cc42f044f8f558a5b9b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafb614304cc42f044f8f558a5b9b340">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71033e44d51c3ca5bd7d938bf1685d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71033e44d51c3ca5bd7d938bf1685d47">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95a859ed80f2b72b5538bcc1806d924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95a859ed80f2b72b5538bcc1806d924">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e4f1fbee587e08a2b02ff956746fb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e4f1fbee587e08a2b02ff956746fb74">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5baf01a3a36a117e2bebdd02d6d6876a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5baf01a3a36a117e2bebdd02d6d6876a">&#9670;&nbsp;</a></span>SDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Device Identification Register, offset: 0x24. </p>

</div>
</div>
<a id="ae6ab5d5097134742b3f025d951a482aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ab5d5097134742b3f025d951a482aa">&#9670;&nbsp;</a></span>UIDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique Identification Register High, offset: 0x54. </p>

</div>
</div>
<a id="aac796478e9fdd908d4bccc7b754de080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac796478e9fdd908d4bccc7b754de080">&#9670;&nbsp;</a></span>UIDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique Identification Register Low, offset: 0x60. </p>

</div>
</div>
<a id="a6526be9b8cd1160be6ff367641220e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6526be9b8cd1160be6ff367641220e96">&#9670;&nbsp;</a></span>UIDMH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDMH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique Identification Register Mid-High, offset: 0x58. </p>

</div>
</div>
<a id="a9d04f09d406768348505eb747ade1e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d04f09d406768348505eb747ade1e23">&#9670;&nbsp;</a></span>UIDML</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UIDML</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique Identification Register Mid Low, offset: 0x5C. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_i_m___type.html">SIM_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
