Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c695451237034e408de18d4dfab1c60f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'douta' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dina' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'doutb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dinb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'douta' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:95]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dina' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:96]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'doutb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:100]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dinb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:101]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'douta' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:110]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dina' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:111]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'doutb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:115]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dinb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:116]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:148]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addrb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:153]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:163]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addrb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:168]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addrb' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-5021] port 'enb' is not connected on this instance [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-5021] port 'enb' is not connected on this instance [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-5021] port 'enb' is not connected on this instance [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/top.v:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.breathing_led
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mem_source_image
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.mem_result_image
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
