# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../array_subtractor.srcs/sources_1/new/sub_array.vhd" \
"../../../../array_subtractor.srcs/sources_1/new/sub_cell.vhd" \
"../../../../array_subtractor.srcs/sources_1/new/sub_array_tb.vhd" \

# Do not sort compile order
nosort
