Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 20 17:40:21 2020
| Host         : duskmoonG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_none_flatten -file D:/Files/Programs/vivadoProject/MIPS32_pipeline/assets/timing_report_imp_none_flatten.txt
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

led[0]
led[1]
led[2]
led[3]
led[4]
led[5]
led[6]
led[7]
ssdt[0]
ssdt[10]
ssdt[11]
ssdt[1]
ssdt[2]
ssdt[3]
ssdt[4]
ssdt[5]
ssdt[6]
ssdt[7]
ssdt[8]
ssdt[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.591        0.000                      0                 5420        0.069        0.000                      0                 5420        3.750        0.000                       0                  1840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.591        0.000                      0                 5420        0.069        0.000                      0                 5420        3.750        0.000                       0                  1840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 1.448ns (16.433%)  route 7.364ns (83.567%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.750    13.898    if_id/Instruction[31]_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  if_id/Instruction_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.424    14.791    if_id/clk
    SLICE_X46Y77         FDRE                                         r  if_id/Instruction_reg[1]/C
                         clock pessimism              0.257    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X46Y77         FDRE (Setup_fdre_C_R)       -0.524    14.489    if_id/Instruction_reg[1]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem/alu_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 2.034ns (21.630%)  route 7.370ns (78.370%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.954     7.373    EX_Forward_ctrl/p_4_in
    SLICE_X36Y81                                                      r  EX_Forward_ctrl/EX_Forward_2[1]_INST_0/I1
    SLICE_X36Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  EX_Forward_ctrl/EX_Forward_2[1]_INST_0/O
                         net (fo=32, routed)          0.957     8.453    ex_forward_2[1]
    SLICE_X38Y88                                                      r  branch_i_35/I2
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.577 r  branch_i_35/O
                         net (fo=3, routed)           0.610     9.187    rt_data_forward_ex[29]
    SLICE_X41Y89                                                      r  alu_i_35/I2
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.153     9.340 r  alu_i_35/O
                         net (fo=19, routed)          1.575    10.914    alu/input_2[29]
    SLICE_X52Y93                                                      r  alu/result[19]_INST_0_i_14/I3
    SLICE_X52Y93         LUT4 (Prop_lut4_I3_O)        0.353    11.267 f  alu/result[19]_INST_0_i_14/O
                         net (fo=4, routed)           0.667    11.935    alu/result[19]_INST_0_i_14_n_0
    SLICE_X53Y93                                                      f  alu/result[15]_INST_0_i_7/I1
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.328    12.263 f  alu/result[15]_INST_0_i_7/O
                         net (fo=2, routed)           0.707    12.970    alu/result[15]_INST_0_i_7_n_0
    SLICE_X47Y92                                                      f  alu/result[14]_INST_0_i_8/I2
    SLICE_X47Y92         LUT4 (Prop_lut4_I2_O)        0.124    13.094 r  alu/result[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.573    13.667    alu/result[14]_INST_0_i_8_n_0
    SLICE_X47Y92                                                      r  alu/result[14]_INST_0_i_4/I4
    SLICE_X47Y92         LUT5 (Prop_lut5_I4_O)        0.124    13.791 r  alu/result[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.575    14.365    alu/result[14]_INST_0_i_4_n_0
    SLICE_X46Y91                                                      r  alu/result[14]_INST_0/I5
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.124    14.489 r  alu/result[14]_INST_0/O
                         net (fo=1, routed)           0.000    14.489    ex_mem/EX_alu_out[14]
    SLICE_X46Y91         FDRE                                         r  ex_mem/alu_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.437    14.804    ex_mem/clk
    SLICE_X46Y91         FDRE                                         r  ex_mem/alu_out_reg[14]/C
                         clock pessimism              0.257    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X46Y91         FDRE (Setup_fdre_C_D)        0.077    15.103    ex_mem/alu_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.489    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 1.448ns (16.452%)  route 7.353ns (83.548%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.740    13.887    if_id/Instruction[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  if_id/Instruction_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.424    14.791    if_id/clk
    SLICE_X38Y80         FDRE                                         r  if_id/Instruction_reg[10]/C
                         clock pessimism              0.272    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524    14.504    if_id/Instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 1.448ns (16.452%)  route 7.353ns (83.548%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.740    13.887    if_id/Instruction[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  if_id/Instruction_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.424    14.791    if_id/clk
    SLICE_X38Y80         FDRE                                         r  if_id/Instruction_reg[9]/C
                         clock pessimism              0.272    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524    14.504    if_id/Instruction_reg[9]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 1.448ns (16.467%)  route 7.346ns (83.533%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.732    13.879    if_id/Instruction[31]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  if_id/Instruction_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.424    14.791    if_id/clk
    SLICE_X38Y79         FDRE                                         r  if_id/Instruction_reg[12]/C
                         clock pessimism              0.272    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X38Y79         FDRE (Setup_fdre_C_R)       -0.524    14.504    if_id/Instruction_reg[12]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 1.448ns (16.331%)  route 7.419ns (83.669%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.805    13.952    if_id/Instruction[31]_i_1_n_0
    SLICE_X44Y77         FDRE                                         r  if_id/Instruction_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.424    14.791    if_id/clk
    SLICE_X44Y77         FDRE                                         r  if_id/Instruction_reg[21]/C
                         clock pessimism              0.257    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y77         FDRE (Setup_fdre_C_R)       -0.429    14.584    if_id/Instruction_reg[21]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 1.448ns (16.331%)  route 7.419ns (83.669%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.805    13.952    if_id/Instruction[31]_i_1_n_0
    SLICE_X44Y77         FDRE                                         r  if_id/Instruction_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.424    14.791    if_id/clk
    SLICE_X44Y77         FDRE                                         r  if_id/Instruction_reg[5]/C
                         clock pessimism              0.257    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X44Y77         FDRE (Setup_fdre_C_R)       -0.429    14.584    if_id/Instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 1.448ns (16.368%)  route 7.399ns (83.632%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.785    13.933    if_id/Instruction[31]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  if_id/Instruction_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.420    14.787    if_id/clk
    SLICE_X43Y75         FDRE                                         r  if_id/Instruction_reg[2]/C
                         clock pessimism              0.257    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X43Y75         FDRE (Setup_fdre_C_R)       -0.429    14.580    if_id/Instruction_reg[2]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.448ns (16.557%)  route 7.298ns (83.443%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.684    13.832    if_id/Instruction[31]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  if_id/Instruction_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.421    14.788    if_id/clk
    SLICE_X46Y75         FDRE                                         r  if_id/Instruction_reg[18]/C
                         clock pessimism              0.257    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X46Y75         FDRE (Setup_fdre_C_R)       -0.524    14.486    if_id/Instruction_reg[18]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 1.448ns (16.557%)  route 7.298ns (83.443%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk
    SLICE_X37Y79         FDRE                                         r  mem_wb/Rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[4]/Q
                         net (fo=37, routed)          0.753     6.295    EX_Forward_ctrl/MEM_WB_Rd[4]
    SLICE_X36Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/I4
    SLICE_X36Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.419 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0_i_2/O
                         net (fo=2, routed)           1.097     7.516    EX_Forward_ctrl/p_4_in
    SLICE_X37Y78                                                      r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/I1
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.640 r  EX_Forward_ctrl/EX_Forward_1[1]_INST_0/O
                         net (fo=32, routed)          0.911     8.551    ex_forward_1[1]
    SLICE_X36Y88                                                      r  branch_i_4/I2
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.675 f  branch_i_4/O
                         net (fo=3, routed)           1.167     9.842    branch/input_1[28]
    SLICE_X36Y87                                                      f  branch/branch_hazard_INST_0_i_11/I1
    SLICE_X36Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  branch/branch_hazard_INST_0_i_11/O
                         net (fo=1, routed)           1.007    10.973    branch/branch_hazard_INST_0_i_11_n_0
    SLICE_X36Y84                                                      r  branch/branch_hazard_INST_0_i_5/I0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.097 r  branch/branch_hazard_INST_0_i_5/O
                         net (fo=1, routed)           0.567    11.664    branch/branch_hazard_INST_0_i_5_n_0
    SLICE_X38Y81                                                      r  branch/branch_hazard_INST_0/I5
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.788 r  branch/branch_hazard_INST_0/O
                         net (fo=63, routed)          0.556    12.344    hazard/branch_hazard
    SLICE_X41Y79                                                      r  hazard/IF_Flush_INST_0/I2
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.468 r  hazard/IF_Flush_INST_0/O
                         net (fo=1, routed)           0.555    13.023    if_id/Flush
    SLICE_X42Y78                                                      r  if_id/Instruction[31]_i_1/I1
    SLICE_X42Y78         LUT3 (Prop_lut3_I1_O)        0.124    13.147 r  if_id/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.684    13.832    if_id/Instruction[31]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  if_id/Instruction_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.421    14.788    if_id/clk
    SLICE_X46Y75         FDRE                                         r  if_id/Instruction_reg[20]/C
                         clock pessimism              0.257    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X46Y75         FDRE (Setup_fdre_C_R)       -0.524    14.486    if_id/Instruction_reg[20]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mem_wb/write_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.869%)  route 0.241ns (63.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.556     1.462    mem_wb/clk
    SLICE_X37Y83         FDRE                                         r  mem_wb/write_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  mem_wb/write_data_reg[15]/Q
                         net (fo=35, routed)          0.241     1.844    regs/din[15]
    SLICE_X34Y84         FDCE                                         r  regs/registers_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.822     1.974    regs/clk
    SLICE_X34Y84         FDCE                                         r  regs/registers_reg[3][15]/C
                         clock pessimism             -0.250     1.724    
    SLICE_X34Y84         FDCE (Hold_fdce_C_D)         0.052     1.776    regs/registers_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_wb/write_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[7][12]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.237%)  route 0.271ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.555     1.461    mem_wb/clk
    SLICE_X36Y82         FDRE                                         r  mem_wb/write_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  mem_wb/write_data_reg[12]/Q
                         net (fo=35, routed)          0.271     1.873    regs/din[12]
    SLICE_X30Y83         FDCE                                         r  regs/registers_reg[7][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.822     1.974    regs/clk
    SLICE_X30Y83         FDCE                                         r  regs/registers_reg[7][12]/C
                         clock pessimism             -0.250     1.724    
    SLICE_X30Y83         FDCE (Hold_fdce_C_D)         0.052     1.776    regs/registers_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mem_wb/write_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[4][10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.436%)  route 0.252ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.555     1.461    mem_wb/clk
    SLICE_X38Y82         FDRE                                         r  mem_wb/write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  mem_wb/write_data_reg[10]/Q
                         net (fo=35, routed)          0.252     1.877    regs/din[10]
    SLICE_X32Y81         FDCE                                         r  regs/registers_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.820     1.972    regs/clk
    SLICE_X32Y81         FDCE                                         r  regs/registers_reg[4][10]/C
                         clock pessimism             -0.250     1.722    
    SLICE_X32Y81         FDCE (Hold_fdce_C_D)         0.047     1.769    regs/registers_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ex_mem/alu_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.028%)  route 0.299ns (67.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.563     1.469    ex_mem/clk
    SLICE_X53Y91         FDRE                                         r  ex_mem/alu_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ex_mem/alu_out_reg[2]/Q
                         net (fo=271, routed)         0.299     1.909    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/A0
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.832     1.984    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/WCLK
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X52Y89         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ex_mem/alu_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.028%)  route 0.299ns (67.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.563     1.469    ex_mem/clk
    SLICE_X53Y91         FDRE                                         r  ex_mem/alu_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ex_mem/alu_out_reg[2]/Q
                         net (fo=271, routed)         0.299     1.909    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/A0
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.832     1.984    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/WCLK
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X52Y89         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ex_mem/alu_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.028%)  route 0.299ns (67.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.563     1.469    ex_mem/clk
    SLICE_X53Y91         FDRE                                         r  ex_mem/alu_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ex_mem/alu_out_reg[2]/Q
                         net (fo=271, routed)         0.299     1.909    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/A0
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.832     1.984    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/WCLK
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X52Y89         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ex_mem/alu_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.028%)  route 0.299ns (67.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.563     1.469    ex_mem/clk
    SLICE_X53Y91         FDRE                                         r  ex_mem/alu_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ex_mem/alu_out_reg[2]/Q
                         net (fo=271, routed)         0.299     1.909    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/A0
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.832     1.984    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/WCLK
    SLICE_X52Y89         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X52Y89         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mem_wb/write_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[3][28]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.757%)  route 0.282ns (63.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.559     1.465    mem_wb/clk
    SLICE_X38Y88         FDRE                                         r  mem_wb/write_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  mem_wb/write_data_reg[28]/Q
                         net (fo=35, routed)          0.282     1.911    regs/din[28]
    SLICE_X30Y93         FDCE                                         r  regs/registers_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.829     1.981    regs/clk
    SLICE_X30Y93         FDCE                                         r  regs/registers_reg[3][28]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.060     1.791    regs/registers_reg[3][28]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mem_wb/write_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[22][22]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.932%)  route 0.403ns (74.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.559     1.465    mem_wb/clk
    SLICE_X40Y89         FDRE                                         r  mem_wb/write_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mem_wb/write_data_reg[22]/Q
                         net (fo=35, routed)          0.403     2.009    regs/din[22]
    SLICE_X32Y100        FDCE                                         r  regs/registers_reg[22][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.917     2.069    regs/clk
    SLICE_X32Y100        FDCE                                         r  regs/registers_reg[22][22]/C
                         clock pessimism             -0.250     1.818    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.066     1.884    regs/registers_reg[22][22]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mem_wb/write_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/registers_reg[12][18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.134%)  route 0.327ns (69.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.557     1.463    mem_wb/clk
    SLICE_X37Y85         FDRE                                         r  mem_wb/write_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  mem_wb/write_data_reg[18]/Q
                         net (fo=35, routed)          0.327     1.931    regs/din[18]
    SLICE_X33Y87         FDCE                                         r  regs/registers_reg[12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.825     1.977    regs/clk
    SLICE_X33Y87         FDCE                                         r  regs/registers_reg[12][18]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X33Y87         FDCE (Hold_fdce_C_D)         0.072     1.799    regs/registers_reg[12][18]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y78   bus/leds/led_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y76   bus/leds/led_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y78   bus/leds/led_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y76   bus/leds/led_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y79   bus/leds/led_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y76   bus/leds/led_reg[5]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y82   bus/leds/led_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y76   bus/leds/led_reg[6]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y80   bus/leds/led_reg[7]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y76   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y79   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y80   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y87   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y87   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y87   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y87   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y86   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_B/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/leds/led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.980ns (59.917%)  route 2.663ns (40.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X58Y76         FDRE                                         r  bus/leds/led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.663     8.271    lopt_7
    K2                                                                r  led_OBUF[7]_inst/I
    K2                   OBUF (Prop_obuf_I_O)         3.524    11.796 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.796    led[7]
    K2                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 3.974ns (61.390%)  route 2.499ns (38.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X58Y76         FDRE                                         r  bus/leds/led_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.499     8.108    lopt_6
    J2                                                                r  led_OBUF[6]_inst/I
    J2                   OBUF (Prop_obuf_I_O)         3.518    11.626 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.626    led[6]
    J2                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 3.984ns (61.625%)  route 2.481ns (38.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X59Y76         FDRE                                         r  bus/leds/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.481     8.090    lopt_3
    J4                                                                r  led_OBUF[3]_inst/I
    J4                   OBUF (Prop_obuf_I_O)         3.528    11.618 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.618    led[3]
    J4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.986ns (61.660%)  route 2.479ns (38.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X58Y76         FDRE                                         r  bus/leds/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.479     8.088    lopt_4
    H4                                                                r  led_OBUF[4]_inst/I
    H4                   OBUF (Prop_obuf_I_O)         3.530    11.618 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.618    led[4]
    H4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 3.997ns (61.992%)  route 2.451ns (38.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X59Y76         FDRE                                         r  bus/leds/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.451     8.060    lopt_2
    G3                                                                r  led_OBUF[2]_inst/I
    G3                   OBUF (Prop_obuf_I_O)         3.541    11.601 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.601    led[2]
    G3                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.432ns  (logic 4.024ns (62.570%)  route 2.407ns (37.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.545     5.091    bus/ssdt_0/clk
    SLICE_X53Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.407     7.954    lopt_19
    C2                                                                r  ssdt_OBUF[9]_inst/I
    C2                   OBUF (Prop_obuf_I_O)         3.568    11.523 r  ssdt_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.523    ssdt[9]
    C2                                                                r  ssdt[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 3.976ns (62.889%)  route 2.346ns (37.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X58Y76         FDRE                                         r  bus/leds/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.346     7.955    lopt_5
    J3                                                                r  led_OBUF[5]_inst/I
    J3                   OBUF (Prop_obuf_I_O)         3.520    11.475 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.475    led[5]
    J3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 4.002ns (63.447%)  route 2.306ns (36.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X59Y76         FDRE                                         r  bus/leds/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.306     7.915    lopt_1
    G4                                                                r  led_OBUF[1]_inst/I
    G4                   OBUF (Prop_obuf_I_O)         3.546    11.460 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.460    led[1]
    G4                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 3.991ns (63.566%)  route 2.288ns (36.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.607     5.153    bus/leds/clk
    SLICE_X59Y76         FDRE                                         r  bus/leds/led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  bus/leds/led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.288     7.897    lopt
    F6                                                                r  led_OBUF[0]_inst/I
    F6                   OBUF (Prop_obuf_I_O)         3.535    11.432 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.432    led[0]
    F6                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 4.009ns (63.228%)  route 2.331ns (36.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.545     5.091    bus/ssdt_0/clk
    SLICE_X55Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.331     7.878    lopt_18
    G2                                                                r  ssdt_OBUF[8]_inst/I
    G2                   OBUF (Prop_obuf_I_O)         3.553    11.431 r  ssdt_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.431    ssdt[8]
    G2                                                                r  ssdt[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.387ns (80.680%)  route 0.332ns (19.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.582     1.488    bus/ssdt_0/clk
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  bus/ssdt_0/ssdt_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.961    lopt_17
    D5                                                                r  ssdt_OBUF[7]_inst/I
    D5                   OBUF (Prop_obuf_I_O)         1.246     3.207 r  ssdt_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.207    ssdt[7]
    D5                                                                r  ssdt[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.408ns (81.263%)  route 0.325ns (18.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    bus/ssdt_0/clk
    SLICE_X58Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDSE (Prop_fdse_C_Q)         0.141     1.633 r  bus/ssdt_0/ssdt_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.325     1.958    lopt_12
    A3                                                                r  ssdt_OBUF[2]_inst/I
    A3                   OBUF (Prop_obuf_I_O)         1.267     3.225 r  ssdt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.225    ssdt[2]
    A3                                                                r  ssdt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.405ns (80.484%)  route 0.341ns (19.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.583     1.489    bus/ssdt_0/clk
    SLICE_X61Y79         FDSE                                         r  bus/ssdt_0/ssdt_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  bus/ssdt_0/ssdt_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.341     1.971    lopt_16
    B2                                                                r  ssdt_OBUF[6]_inst/I
    B2                   OBUF (Prop_obuf_I_O)         1.264     3.235 r  ssdt_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.235    ssdt[6]
    B2                                                                r  ssdt[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.402ns (78.768%)  route 0.378ns (21.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.585     1.491    bus/ssdt_0/clk
    SLICE_X58Y81         FDSE                                         r  bus/ssdt_0/ssdt_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDSE (Prop_fdse_C_Q)         0.141     1.632 r  bus/ssdt_0/ssdt_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.378     2.010    lopt_14
    A1                                                                r  ssdt_OBUF[4]_inst/I
    A1                   OBUF (Prop_obuf_I_O)         1.261     3.271 r  ssdt_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.271    ssdt[4]
    A1                                                                r  ssdt[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.401ns (78.437%)  route 0.385ns (21.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.585     1.491    bus/ssdt_0/clk
    SLICE_X58Y81         FDSE                                         r  bus/ssdt_0/ssdt_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDSE (Prop_fdse_C_Q)         0.141     1.632 r  bus/ssdt_0/ssdt_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.385     2.017    lopt_13
    B1                                                                r  ssdt_OBUF[3]_inst/I
    B1                   OBUF (Prop_obuf_I_O)         1.260     3.277 r  ssdt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.277    ssdt[3]
    B1                                                                r  ssdt[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.406ns (78.370%)  route 0.388ns (21.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.583     1.489    bus/ssdt_0/clk
    SLICE_X61Y79         FDSE                                         r  bus/ssdt_0/ssdt_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  bus/ssdt_0/ssdt_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.388     2.018    lopt_15
    B3                                                                r  ssdt_OBUF[5]_inst/I
    B3                   OBUF (Prop_obuf_I_O)         1.265     3.284 r  ssdt_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.284    ssdt[5]
    B3                                                                r  ssdt[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.404ns (77.940%)  route 0.397ns (22.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    bus/ssdt_0/clk
    SLICE_X61Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDSE (Prop_fdse_C_Q)         0.141     1.633 r  bus/ssdt_0/ssdt_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.397     2.030    lopt_8
    B4                                                                r  ssdt_OBUF[0]_inst/I
    B4                   OBUF (Prop_obuf_I_O)         1.263     3.294 r  ssdt_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.294    ssdt[0]
    B4                                                                r  ssdt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.402ns (77.412%)  route 0.409ns (22.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    bus/ssdt_0/clk
    SLICE_X58Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDSE (Prop_fdse_C_Q)         0.141     1.633 r  bus/ssdt_0/ssdt_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.409     2.042    lopt_11
    A4                                                                r  ssdt_OBUF[1]_inst/I
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.304 r  ssdt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.304    ssdt[1]
    A4                                                                r  ssdt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.385ns (71.917%)  route 0.541ns (28.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.582     1.488    bus/ssdt_0/clk
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  bus/ssdt_0/ssdt_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.541     2.170    lopt_10
    H1                                                                r  ssdt_OBUF[11]_inst/I
    H1                   OBUF (Prop_obuf_I_O)         1.244     3.413 r  ssdt_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.413    ssdt[11]
    H1                                                                r  ssdt[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.406ns (72.778%)  route 0.526ns (27.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.582     1.488    bus/ssdt_0/clk
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDSE (Prop_fdse_C_Q)         0.141     1.629 r  bus/ssdt_0/ssdt_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.526     2.155    lopt_9
    C1                                                                r  ssdt_OBUF[10]_inst/I
    C1                   OBUF (Prop_obuf_I_O)         1.266     3.421 r  ssdt_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.421    ssdt[10]
    C1                                                                r  ssdt[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay          1678 Endpoints
Min Delay          1678 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][22]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.340ns  (logic 1.519ns (12.307%)  route 10.821ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.821    12.340    regs/reset
    SLICE_X32Y96         FDCE                                         f  regs/registers_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X32Y96         FDCE                                         r  regs/registers_reg[1][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][24]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.340ns  (logic 1.519ns (12.307%)  route 10.821ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.821    12.340    regs/reset
    SLICE_X32Y96         FDCE                                         f  regs/registers_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X32Y96         FDCE                                         r  regs/registers_reg[1][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][25]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.340ns  (logic 1.519ns (12.307%)  route 10.821ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.821    12.340    regs/reset
    SLICE_X32Y96         FDCE                                         f  regs/registers_reg[1][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X32Y96         FDCE                                         r  regs/registers_reg[1][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][27]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.340ns  (logic 1.519ns (12.307%)  route 10.821ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.821    12.340    regs/reset
    SLICE_X32Y96         FDCE                                         f  regs/registers_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X32Y96         FDCE                                         r  regs/registers_reg[1][27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][28]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.340ns  (logic 1.519ns (12.307%)  route 10.821ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.821    12.340    regs/reset
    SLICE_X32Y96         FDCE                                         f  regs/registers_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X32Y96         FDCE                                         r  regs/registers_reg[1][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][29]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.340ns  (logic 1.519ns (12.307%)  route 10.821ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.821    12.340    regs/reset
    SLICE_X32Y96         FDCE                                         f  regs/registers_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X32Y96         FDCE                                         r  regs/registers_reg[1][29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][30]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.340ns  (logic 1.519ns (12.307%)  route 10.821ns (87.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.821    12.340    regs/reset
    SLICE_X32Y96         FDCE                                         f  regs/registers_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X32Y96         FDCE                                         r  regs/registers_reg[1][30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[2][22]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.335ns  (logic 1.519ns (12.312%)  route 10.817ns (87.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.817    12.335    regs/reset
    SLICE_X33Y96         FDCE                                         f  regs/registers_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X33Y96         FDCE                                         r  regs/registers_reg[2][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[2][24]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.335ns  (logic 1.519ns (12.312%)  route 10.817ns (87.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.817    12.335    regs/reset
    SLICE_X33Y96         FDCE                                         f  regs/registers_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X33Y96         FDCE                                         r  regs/registers_reg[2][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[2][25]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.335ns  (logic 1.519ns (12.312%)  route 10.817ns (87.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1556, routed)       10.817    12.335    regs/reset
    SLICE_X33Y96         FDCE                                         f  regs/registers_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk
    SLICE_X33Y96         FDCE                                         r  regs/registers_reg[2][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[10]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.286ns (22.319%)  route 0.996ns (77.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        0.996     1.282    bus/ssdt_0/reset
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[10]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.850     2.001    bus/ssdt_0/clk
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[11]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.286ns (22.319%)  route 0.996ns (77.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        0.996     1.282    bus/ssdt_0/reset
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[11]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.850     2.001    bus/ssdt_0/clk
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[7]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.286ns (22.319%)  route 0.996ns (77.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        0.996     1.282    bus/ssdt_0/reset
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[7]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.850     2.001    bus/ssdt_0/clk
    SLICE_X61Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[5]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.286ns (21.268%)  route 1.059ns (78.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        1.059     1.345    bus/ssdt_0/reset
    SLICE_X61Y79         FDSE                                         r  bus/ssdt_0/ssdt_reg[5]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.850     2.002    bus/ssdt_0/clk
    SLICE_X61Y79         FDSE                                         r  bus/ssdt_0/ssdt_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[6]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.286ns (21.268%)  route 1.059ns (78.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        1.059     1.345    bus/ssdt_0/reset
    SLICE_X61Y79         FDSE                                         r  bus/ssdt_0/ssdt_reg[6]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.850     2.002    bus/ssdt_0/clk
    SLICE_X61Y79         FDSE                                         r  bus/ssdt_0/ssdt_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[8]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.286ns (20.002%)  route 1.144ns (79.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        1.144     1.431    bus/ssdt_0/reset
    SLICE_X55Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.822     1.974    bus/ssdt_0/clk
    SLICE_X55Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[0]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.286ns (19.481%)  route 1.183ns (80.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        1.183     1.469    bus/ssdt_0/reset
    SLICE_X61Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.005    bus/ssdt_0/clk
    SLICE_X61Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[9]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.286ns (18.310%)  route 1.277ns (81.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        1.277     1.563    bus/ssdt_0/reset
    SLICE_X53Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.822     1.974    bus/ssdt_0/clk
    SLICE_X53Y78         FDSE                                         r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[1]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.286ns (17.833%)  route 1.318ns (82.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        1.318     1.605    bus/ssdt_0/reset
    SLICE_X58Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[1]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.005    bus/ssdt_0/clk
    SLICE_X58Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[2]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.286ns (17.833%)  route 1.318ns (82.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1556, routed)        1.318     1.605    bus/ssdt_0/reset
    SLICE_X58Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[2]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.005    bus/ssdt_0/clk
    SLICE_X58Y82         FDSE                                         r  bus/ssdt_0/ssdt_reg[2]_lopt_replica/C





