#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  5 19:23:57 2019
# Process ID: 49744
# Current directory: C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.runs/synth_1
# Command line: vivado.exe -log keyboard_interface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source keyboard_interface.tcl
# Log file: C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.runs/synth_1/keyboard_interface.vds
# Journal file: C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source keyboard_interface.tcl -notrace
Command: synth_design -top keyboard_interface -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 697.137 ; gain = 177.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'keyboard_interface' [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/kb_interface.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/clk_div.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/clk_div.v:22]
INFO: [Synth 8-6157] synthesizing module 'kb_display_driver' [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/kb_display_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'hex_to_seg' [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/hex_to_seg.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/hex_to_seg.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_seg' (2#1) [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/hex_to_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'kb_display_driver' (3#1) [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/kb_display_driver.v:22]
INFO: [Synth 8-6157] synthesizing module 'shift_reg22' [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/shift_reg22.v:22]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg22' (4#1) [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/shift_reg22.v:22]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_interface' (5#1) [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/kb_interface.v:22]
WARNING: [Synth 8-3331] design shift_reg22 has unconnected port data_bit
WARNING: [Synth 8-3331] design kb_display_driver has unconnected port hex_digs[7]
WARNING: [Synth 8-3331] design kb_display_driver has unconnected port hex_digs[6]
WARNING: [Synth 8-3331] design kb_display_driver has unconnected port hex_digs[5]
WARNING: [Synth 8-3331] design kb_display_driver has unconnected port hex_digs[3]
WARNING: [Synth 8-3331] design kb_display_driver has unconnected port hex_digs[2]
WARNING: [Synth 8-3331] design kb_display_driver has unconnected port hex_digs[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 760.633 ; gain = 240.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 760.633 ; gain = 240.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 760.633 ; gain = 240.668
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'strobe]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'r[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[0]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[1]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[2]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g[3]'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/keyboard_interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/keyboard_interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 879.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'disp_digs' [C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.srcs/sources_1/new/kb_interface.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keyboard_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module kb_display_driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module shift_reg22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design keyboard_interface has unconnected port ps2_data
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[0]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[1]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[2]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[3]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[4]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[5]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[6]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[7]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[8]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[9]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[10]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[11]' (FDRE_1) to 'shift_reg22/shift_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[16]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[13]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[14]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[15]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[17]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[18]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[19]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[20]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'shift_reg22/shift_reg_reg[21]' (FDRE_1) to 'shift_reg22/shift_reg_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shift_reg22/shift_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'disp_digs[-1111111104]' (LD) to 'disp_digs[-1111111107]'
INFO: [Synth 8-3886] merging instance 'disp_digs[-1111111105]' (LD) to 'disp_digs[-1111111107]'
INFO: [Synth 8-3886] merging instance 'disp_digs[-1111111106]' (LD) to 'disp_digs[-1111111107]'
INFO: [Synth 8-3886] merging instance 'disp_digs[-1111111108]' (LD) to 'disp_digs[-1111111107]'
INFO: [Synth 8-3886] merging instance 'disp_digs[-1111111109]' (LD) to 'disp_digs[-1111111107]'
INFO: [Synth 8-3886] merging instance 'disp_digs[-1111111110]' (LD) to 'disp_digs[-1111111107]'
INFO: [Synth 8-3886] merging instance 'disp_digs[-1111111107]' (LD) to 'disp_digs[-1111111111]'
INFO: [Synth 8-3886] merging instance 'kb_display_driver/an_reg[0]' (FDS) to 'kb_display_driver/an_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kb_display_driver/an_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp_digs[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kb_display_driver/cur_dig_reg )
WARNING: [Synth 8-3332] Sequential element (disp_digs[-1111111111]) is unused and will be removed from module keyboard_interface.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 879.867 ; gain = 359.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    17|
|3     |LUT1   |     4|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT5   |     3|
|8     |LUT6   |     6|
|9     |FDRE   |    50|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |   100|
|2     |  clk_div           |clk_div           |    16|
|3     |  kb_display_driver |kb_display_driver |     4|
|4     |  shift_reg22       |shift_reg22       |    16|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 884.934 ; gain = 245.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 884.934 ; gain = 364.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 55 Warnings, 45 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 897.344 ; gain = 601.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kenny/Programming/Verilog/lab_5/lab_5.runs/synth_1/keyboard_interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file keyboard_interface_utilization_synth.rpt -pb keyboard_interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 19:24:31 2019...
