{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646202213008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646202213014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  2 00:23:32 2022 " "Processing started: Wed Mar  2 00:23:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646202213014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1646202213014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Password -c Password --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Password -c Password --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1646202213014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1646202213140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1646202213140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Password.v 1 1 " "Found 1 design units, including 1 entities, in source file Password.v" { { "Info" "ISGN_ENTITY_NAME" "1 Password " "Found entity 1: Password" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202218414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646202218414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202218415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646202218415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/one_shot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202218415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646202218415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_div.v(10) " "Verilog HDL information at clk_div.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_div.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/clk_div.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1646202218415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_div.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202218416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1646202218416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Password " "Elaborating entity \"Password\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1646202218439 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(41) " "Verilog HDL Always Construct warning at Password.v(41): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(44) " "Verilog HDL Always Construct warning at Password.v(44): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(56) " "Verilog HDL Always Construct warning at Password.v(56): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(59) " "Verilog HDL Always Construct warning at Password.v(59): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(71) " "Verilog HDL Always Construct warning at Password.v(71): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(74) " "Verilog HDL Always Construct warning at Password.v(74): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(86) " "Verilog HDL Always Construct warning at Password.v(86): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enteredPassword Password.v(89) " "Verilog HDL Always Construct warning at Password.v(89): variable \"enteredPassword\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1646202218440 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "statusIndicator Password.v(32) " "Verilog HDL Always Construct warning at Password.v(32): inferring latch(es) for variable \"statusIndicator\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646202218441 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value1 Password.v(32) " "Verilog HDL Always Construct warning at Password.v(32): inferring latch(es) for variable \"value1\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646202218441 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value2 Password.v(32) " "Verilog HDL Always Construct warning at Password.v(32): inferring latch(es) for variable \"value2\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646202218441 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value3 Password.v(32) " "Verilog HDL Always Construct warning at Password.v(32): inferring latch(es) for variable \"value3\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646202218441 "|Password"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value4 Password.v(32) " "Verilog HDL Always Construct warning at Password.v(32): inferring latch(es) for variable \"value4\", which holds its previous value in one or more paths through the always construct" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1646202218441 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[0\] Password.v(32) " "Inferred latch for \"value4\[0\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[1\] Password.v(32) " "Inferred latch for \"value4\[1\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[2\] Password.v(32) " "Inferred latch for \"value4\[2\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value4\[3\] Password.v(32) " "Inferred latch for \"value4\[3\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[0\] Password.v(32) " "Inferred latch for \"value3\[0\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[1\] Password.v(32) " "Inferred latch for \"value3\[1\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[2\] Password.v(32) " "Inferred latch for \"value3\[2\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value3\[3\] Password.v(32) " "Inferred latch for \"value3\[3\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[0\] Password.v(32) " "Inferred latch for \"value2\[0\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[1\] Password.v(32) " "Inferred latch for \"value2\[1\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[2\] Password.v(32) " "Inferred latch for \"value2\[2\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2\[3\] Password.v(32) " "Inferred latch for \"value2\[3\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[0\] Password.v(32) " "Inferred latch for \"value1\[0\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[1\] Password.v(32) " "Inferred latch for \"value1\[1\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[2\] Password.v(32) " "Inferred latch for \"value1\[2\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[3\] Password.v(32) " "Inferred latch for \"value1\[3\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusIndicator\[0\] Password.v(32) " "Inferred latch for \"statusIndicator\[0\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusIndicator\[1\] Password.v(32) " "Inferred latch for \"statusIndicator\[1\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusIndicator\[2\] Password.v(32) " "Inferred latch for \"statusIndicator\[2\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusIndicator\[3\] Password.v(32) " "Inferred latch for \"statusIndicator\[3\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statusIndicator\[4\] Password.v(32) " "Inferred latch for \"statusIndicator\[4\]\" at Password.v(32)" {  } { { "Password.v" "" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1646202218442 "|Password"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:DISPLAY_SET_1 " "Elaborating entity \"BCD\" for hierarchy \"BCD:DISPLAY_SET_1\"" {  } { { "Password.v" "DISPLAY_SET_1" { Text "/home/paok/Documents/Verilog_Labs/Password/Password.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202218447 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1646202218462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646202218472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  2 00:23:38 2022 " "Processing ended: Wed Mar  2 00:23:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646202218472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646202218472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646202218472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1646202218472 ""}
