//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:05 AM
//
//
module testbench;
	reg [0:7] indata_array;
	reg bench_reset;
	wire bench_q;
	wire bench_d;
	wire bench_clk;
	wire bench_clrn;
	wire bench_prn;
	wire bench_ena;
	wire bench_asdata;
	wire bench_aload;
	wire bench_sclr;
	wire bench_sload;



	assign bench_d = indata_array[0:0];
	assign bench_clk = indata_array[1:1];
	assign bench_clrn = indata_array[2:2];
	assign bench_prn = indata_array[3:3];
	assign bench_ena = indata_array[4:4];
	assign bench_asdata = indata_array[5:5];
	assign bench_aload = indata_array[6:6];
	assign bench_sclr = indata_array[7:7];
	assign bench_sload = indata_array[8:8];

	initial
	begin
    $dumpfile("65.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	dffeas inst(
        .q(bench_q), 
        .d(bench_d), 
        .clk(bench_clk), 
        .clrn(bench_clrn), 
        .prn(bench_prn), 
        .ena(bench_ena), 
        .asdata(bench_asdata), 
        .aload(bench_aload), 
        .sclr(bench_sclr), 
        .sload(bench_sload)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, d = %b , clk = %b , clrn = %b , prn = %b , ena = %b , asdata = %b , aload = %b , sclr = %b , sload = %b , q = %b  ",
			bench_reset, bench_d, bench_clk, bench_clrn, bench_prn, bench_ena, bench_asdata, bench_aload, bench_sclr, bench_sload, bench_q);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
