# Reading D:/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_part1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio03/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:16 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio03/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture behavioral of contador
# End time: 17:58:16 on May 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio03/lab3_part1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:16 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio03/lab3_part1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab3_part1
# -- Compiling architecture behavioral of lab3_part1
# End time: 17:58:17 on May 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio03/test_part1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:17 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio03/test_part1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_part1
# -- Compiling architecture dut of test_part1
# End time: 17:58:17 on May 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  test_part1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" test_part1 
# Start time: 17:58:17 on May 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_part1(dut)
# Loading work.lab3_part1(behavioral)
# Loading work.contador(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: BOT
#    Time: 0 ps  Iteration: 0  Instance: /test_part1
# ** Note: EOT
#    Time: 1080 ns  Iteration: 0  Instance: /test_part1
# End time: 18:00:58 on May 16,2021, Elapsed time: 0:02:41
# Errors: 0, Warnings: 0
