
---------- Begin Simulation Statistics ----------
final_tick                                56384143000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180751                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683932                       # Number of bytes of host memory used
host_op_rate                                   197799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   553.25                       # Real time elapsed on the host
host_tick_rate                              101914843                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056384                       # Number of seconds simulated
sim_ticks                                 56384143000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716452                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743533                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9967951                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496446                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526295                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226268                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603492                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050650                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.127683                       # CPI: cycles per instruction
system.cpu.discardedOps                        720167                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49942108                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195555                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035241                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3241672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.886774                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        112768286                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       109526614                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62971                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            355                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13897                       # Transaction distribution
system.membus.trans_dist::CleanEvict               82                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        58991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4659584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4659584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22506                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22506    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22506                       # Request fanout histogram
system.membus.respLayer1.occupancy          211602500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           153132000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12727                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          221                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19428                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           536                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 95126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7778048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7874944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14320                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1778816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            46475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.101228                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  46009     99.00%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    461      0.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              46475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           90221500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          79049496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9446                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9645                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 199                       # number of overall hits
system.l2.overall_hits::.cpu.data                9446                       # number of overall hits
system.l2.overall_hits::total                    9645                       # number of overall hits
system.l2.demand_misses::.cpu.inst                337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22173                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22510                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               337                       # number of overall misses
system.l2.overall_misses::.cpu.data             22173                       # number of overall misses
system.l2.overall_misses::total                 22510                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27890500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1974435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2002325500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27890500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1974435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2002325500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.628731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.701256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.700047                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.628731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.701256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.700047                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82761.127596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89046.813692                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88952.709907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82761.127596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89046.813692                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88952.709907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13897                       # number of writebacks
system.l2.writebacks::total                     13897                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22506                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22506                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1752469500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1776990000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1752469500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1776990000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.628731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.701129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.699922                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.628731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.701129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.699922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72761.127596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79050.453336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78956.278326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72761.127596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79050.453336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78956.278326                       # average overall mshr miss latency
system.l2.replacements                          14320                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29147                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          155                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              155                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          155                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1713637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1713637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88277.225428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88277.225428                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1519517500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1519517500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78277.225428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78277.225428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27890500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27890500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          536                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            536                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.628731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.628731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82761.127596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82761.127596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.628731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.628731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72761.127596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72761.127596                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    260797500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    260797500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.226479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.226479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94457.624049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94457.624049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    232952000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    232952000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.226150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.226150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84494.740660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84494.740660                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7809.582703                       # Cycle average of tags in use
system.l2.tags.total_refs                       62847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.791711                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.299622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        34.175894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7772.107187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.948744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953318                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    525432                       # Number of tag accesses
system.l2.tags.data_accesses                   525432                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2837632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2880768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1778816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1778816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            765038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50326774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51091811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       765038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           765038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31548161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31548161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31548161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           765038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50326774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             82639972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001533992500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1541                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1541                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13897                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27794                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    744538500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  225010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1588326000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16544.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35294.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21586                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27794                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.444224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.799934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.205972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          573      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10376     54.24%     57.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4308     22.52%     79.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1811      9.47%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          568      2.97%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          780      4.08%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          271      1.42%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          167      0.87%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          276      1.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.195328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.548490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    370.516069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1539     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1541                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.018819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.009194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.589108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59      3.83%      3.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.19%      4.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1402     90.98%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.26%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      4.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1541                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2880128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1777088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2880768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1778816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56381136000                       # Total gap between requests
system.mem_ctrls.avgGap                    1548804.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2836992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1777088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 765037.787308392697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50315422.901789963245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31517513.709483888000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27794                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19724000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1568602000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1192493350250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29264.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35378.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42904704.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             68079900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36185325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           160807080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72255240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4450608240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12422590260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11190382560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28400908605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.703827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28958154500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1882660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25543328500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             68515440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             36413025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           160507200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72688500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4450608240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12300822870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11292923520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28382478795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.376965                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29228086500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1882660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25273396500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27157211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27157211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27157211                       # number of overall hits
system.cpu.icache.overall_hits::total        27157211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          536                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          536                       # number of overall misses
system.cpu.icache.overall_misses::total           536                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31412500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31412500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31412500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31412500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27157747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27157747                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27157747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27157747                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58605.410448                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58605.410448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58605.410448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58605.410448                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu.icache.writebacks::total               221                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          536                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30876500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30876500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30876500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30876500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57605.410448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57605.410448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57605.410448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57605.410448                       # average overall mshr miss latency
system.cpu.icache.replacements                    221                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27157211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27157211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          536                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           536                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31412500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31412500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27157747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27157747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58605.410448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58605.410448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30876500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30876500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57605.410448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57605.410448                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.746828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27157747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50667.438433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.746828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.614740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.614740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54316030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54316030                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34795836                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34795836                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34799172                       # number of overall hits
system.cpu.dcache.overall_hits::total        34799172                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41084                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41084                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41109                       # number of overall misses
system.cpu.dcache.overall_misses::total         41109                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2780093000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2780093000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2780093000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2780093000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840281                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840281                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67668.508422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67668.508422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67627.356540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67627.356540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29147                       # number of writebacks
system.cpu.dcache.writebacks::total             29147                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9478                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9478                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9478                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31619                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2120283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2120283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2121084500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2121084500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67084.825666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67084.825666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67082.592745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67082.592745                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20613367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20613367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    412972500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    412972500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30874.140251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30874.140251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    377335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    377335000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30984.972902                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30984.972902                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2367120500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2367120500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85430.940523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85430.940523                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1742948000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1742948000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89713.197447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89713.197447                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3336                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       801500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       801500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003868                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003868                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 61653.846154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61653.846154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.524583                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35008955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1107.212594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.524583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70068509                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70068509                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  56384143000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
