# CombinationalAdder
Designed and Verified a simple Combinational Adder using SystemVerilog and UVM.
This is a beginners project in UVM, this project helps in understanding the concepts of the UVM.
Feel free to use this code and play around with it.
