Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Aug 22 20:34:11 2025
| Host         : wangjiakun-Inspiron-14-Plus-7430 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   250 |
|    Minimum number of control sets                        |   250 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   754 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   250 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |    39 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |   105 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1814 |          537 |
| No           | No                    | Yes                    |             296 |          121 |
| No           | Yes                   | No                     |             494 |          197 |
| Yes          | No                    | No                     |            1053 |          391 |
| Yes          | No                    | Yes                    |             341 |          111 |
| Yes          | Yes                   | No                     |            1112 |          394 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                        |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset22_out                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_0                                                                                                                       |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Functional_Reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                                                                                       | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                              |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                                                                                                       | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                                                                                                       |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                     |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                            | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                                                                                                      |                1 |              1 |         1.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                            | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                                             |                1 |              1 |         1.00 |
|  top_i/mmio_subsystem_1/inst/control/w_rd_done__0                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                              | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  top_i/mmio_subsystem_1/inst/control/w_decode_error__0                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  top_i/mmio_subsystem_1/inst/control/w_slave_error__0                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                             | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                                                                                                                 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Use_Async_Reset.sync_reset_reg                                                                                                                |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata1]_0                                                                                                                                                                   | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                             | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                                                                                                       | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                                                                                                       | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                          | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  top_i/mmio_subsystem_1/inst/emperor_gpio/w_next_state_reg[1]_i_2_n_0                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]1                                                                                                                                                            | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                                                                                                                            | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                                                                                                              |                1 |              3 |         3.00 |
| ~top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  top_i/mmio_subsystem_1/inst/emperor_uart/w_next_state                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  top_i/mmio_subsystem_1/inst/emperor_timer/w_next_state                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                                                                                                                  | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/E[0]                                                                                                                                                                                               | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/E[0]                                                                                                                                                                                               | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/FSM_sequential_r_state_reg[1]_0[0]                                                                                                                                                                 | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_rd_logic[3]_i_1_n_0                                                                                                                                                                      | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                3 |              4 |         1.33 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                           | top_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0]                                                                                                        | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_regno[4]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  top_i/mmio_subsystem_1/inst/control/w_next_state                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | top_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/tx_inst/r_in_shift[2]_i_1_n_0                                                                                                                                                                              | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              6 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                  | top_i/ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                  | top_i/ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                           |                2 |              7 |         3.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_10[0]                                                                                                                                                                    | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_9[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[1]_0[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[1]_1[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[1]_2[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[1]_3[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                3 |              8 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/control/E[0]                                                                                                                                                                                                                 | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                4 |              8 |         2.00 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | top_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                       | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_2[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_4[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                3 |              8 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_0[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_6[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_1[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                5 |              8 |         1.60 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_3[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/E[0]                                                                                                                                                                                       | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                3 |              8 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_8[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_7[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/control/r_wr_logic_reg[0]_5[0]                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                            | top_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                       |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                  |                5 |             10 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                 | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                              |                2 |             10 |         5.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                 | top_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                  |                7 |             10 |         1.43 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/control/w_en_addr                                                                                                                                                                                                            | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_inst/r_data_bits_received[3]_i_1_n_0                                                                                                                                                                    | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                4 |             12 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_1[0]                                                                                                                                    | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native[0]                                                                                                                                           | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/E[0]                                                                                                                                                           | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             15 |         2.14 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                  |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                  | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             17 |         2.43 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  top_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/control/write_reg_2[0]                                                                                                                                                                                                       | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                5 |             19 |         3.80 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/control/update_wr_data_w                                                                                                                                                                                                     | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |                8 |             19 |         2.38 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             20 |         1.54 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                                                                                                     |                8 |             20 |         2.50 |
|  top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                                                                                                          | top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                                                                                                                                |                3 |             21 |         7.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[13].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                                                                                                         |               11 |             25 |         2.27 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               10 |             30 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                                                                                                                 | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/emperor_timer/r_counter[31]_i_1_n_0                                                                                                                                                                                          | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |               16 |             32 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/mmio_subsystem_1/inst/control/FSM_onehot_r_state_reg[4]_0[3]                                                                                                                                                                                       | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]                                                                                                         | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]_0_BUFG[0]                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                                                                                                              | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                  | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                                                     |                6 |             32 |         5.33 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[0]                                                                                                                                                               | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[1]                                                                                                                                                               | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[0]                                                                                                                                                              | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[1]                                                                                                                                                              | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                                                                                                              | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dpc]_0[0]                                                                                                                                                                   | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                                                                                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             41 |         2.41 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             41 |         5.12 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             42 |         3.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/s2b                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             45 |         7.50 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             46 |         6.57 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             60 |         3.16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             63 |         2.42 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                    |               25 |             66 |         2.64 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                 | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               37 |            116 |         3.14 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |            128 |         8.00 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               52 |            131 |         2.52 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          | top_i/mmio_subsystem_1/inst/emperor_uart/core/rx_fifo/rf/arst_n_0                                                                                                                                                                       |               67 |            147 |         2.19 |
|  top_i/clk_wiz/inst/clk_out1                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                | top_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                                                                                                     |               74 |            157 |         2.12 |
|  top_i/clk_wiz/inst/clk_out1                                                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              446 |           1724 |         3.87 |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


