

================================================================
== Vitis HLS Report for 'conv2_Pipeline_LOAD_WEIGHTS_L'
================================================================
* Date:           Sat Nov  4 18:08:03 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_WEIGHTS_L  |      257|      257|         3|          1|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      43|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln91_2_fu_133_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln91_fu_160_p2                |         +|   0|  0|  10|           3|           1|
    |empty_261_fu_213_p2               |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond4798_fu_166_p2            |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln91_fu_127_p2               |      icmp|   0|  0|  17|           9|          10|
    |select_ln91_1_fu_180_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln91_fu_172_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  88|          40|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |bout_fu_74                            |   9|          2|    3|          6|
    |indvar_flatten_fu_78                  |   9|          2|    9|         18|
    |loop_index_i_fu_70                    |   9|          2|    7|         14|
    |w2_blk_n_R                            |   9|          2|    1|          2|
    |weight_buffer_we0                     |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   34|         68|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bout_fu_74                        |   3|   0|    3|          0|
    |empty_reg_259                     |  18|   0|   18|          0|
    |icmp_ln91_reg_255                 |   1|   0|    1|          0|
    |indvar_flatten_fu_78              |   9|   0|    9|          0|
    |loop_index_i_fu_70                |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  43|   0|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_LOAD_WEIGHTS_L|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_LOAD_WEIGHTS_L|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_LOAD_WEIGHTS_L|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_LOAD_WEIGHTS_L|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_LOAD_WEIGHTS_L|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_LOAD_WEIGHTS_L|  return value|
|m_axi_w2_AWVALID        |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_AWREADY        |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_AWADDR         |  out|   64|       m_axi|                             w2|       pointer|
|m_axi_w2_AWID           |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_AWLEN          |  out|   32|       m_axi|                             w2|       pointer|
|m_axi_w2_AWSIZE         |  out|    3|       m_axi|                             w2|       pointer|
|m_axi_w2_AWBURST        |  out|    2|       m_axi|                             w2|       pointer|
|m_axi_w2_AWLOCK         |  out|    2|       m_axi|                             w2|       pointer|
|m_axi_w2_AWCACHE        |  out|    4|       m_axi|                             w2|       pointer|
|m_axi_w2_AWPROT         |  out|    3|       m_axi|                             w2|       pointer|
|m_axi_w2_AWQOS          |  out|    4|       m_axi|                             w2|       pointer|
|m_axi_w2_AWREGION       |  out|    4|       m_axi|                             w2|       pointer|
|m_axi_w2_AWUSER         |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_WVALID         |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_WREADY         |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_WDATA          |  out|   32|       m_axi|                             w2|       pointer|
|m_axi_w2_WSTRB          |  out|    4|       m_axi|                             w2|       pointer|
|m_axi_w2_WLAST          |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_WID            |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_WUSER          |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_ARVALID        |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_ARREADY        |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_ARADDR         |  out|   64|       m_axi|                             w2|       pointer|
|m_axi_w2_ARID           |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_ARLEN          |  out|   32|       m_axi|                             w2|       pointer|
|m_axi_w2_ARSIZE         |  out|    3|       m_axi|                             w2|       pointer|
|m_axi_w2_ARBURST        |  out|    2|       m_axi|                             w2|       pointer|
|m_axi_w2_ARLOCK         |  out|    2|       m_axi|                             w2|       pointer|
|m_axi_w2_ARCACHE        |  out|    4|       m_axi|                             w2|       pointer|
|m_axi_w2_ARPROT         |  out|    3|       m_axi|                             w2|       pointer|
|m_axi_w2_ARQOS          |  out|    4|       m_axi|                             w2|       pointer|
|m_axi_w2_ARREGION       |  out|    4|       m_axi|                             w2|       pointer|
|m_axi_w2_ARUSER         |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_RVALID         |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_RREADY         |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_RDATA          |   in|   32|       m_axi|                             w2|       pointer|
|m_axi_w2_RLAST          |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_RID            |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_RFIFONUM       |   in|   13|       m_axi|                             w2|       pointer|
|m_axi_w2_RUSER          |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_RRESP          |   in|    2|       m_axi|                             w2|       pointer|
|m_axi_w2_BVALID         |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_BREADY         |  out|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_BRESP          |   in|    2|       m_axi|                             w2|       pointer|
|m_axi_w2_BID            |   in|    1|       m_axi|                             w2|       pointer|
|m_axi_w2_BUSER          |   in|    1|       m_axi|                             w2|       pointer|
|sext_ln34               |   in|   62|     ap_none|                      sext_ln34|        scalar|
|weight_buffer_address0  |  out|    8|   ap_memory|                  weight_buffer|         array|
|weight_buffer_ce0       |  out|    1|   ap_memory|                  weight_buffer|         array|
|weight_buffer_we0       |  out|    4|   ap_memory|                  weight_buffer|         array|
|weight_buffer_d0        |  out|   32|   ap_memory|                  weight_buffer|         array|
+------------------------+-----+-----+------------+-------------------------------+--------------+

