<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Full scr1 core test
rc: 0 (means success: 1)
tags: scr1
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/scr1/src/includes
top_module: scr1_top_tb_axi
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_hdu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_hdu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_tdu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_tdu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_ipic.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_ipic.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_csr.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_csr.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_exu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_exu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_ialu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_ialu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_idu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_idu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_ifu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_ifu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_lsu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_lsu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_mprf.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_mprf.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_top.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_top.sv</a> <a href="../../../../third_party/cores/scr1/src/core/primitives/scr1_reset_cells.sv.html" target="file-frame">third_party/cores/scr1/src/core/primitives/scr1_reset_cells.sv</a> <a href="../../../../third_party/cores/scr1/src/core/primitives/scr1_cg.sv.html" target="file-frame">third_party/cores/scr1/src/core/primitives/scr1_cg.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_clk_ctrl.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_clk_ctrl.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_tapc_shift_reg.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_tapc_shift_reg.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_tapc.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_tapc.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_tapc_synchronizer.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_tapc_synchronizer.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_core_top.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_core_top.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_dm.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_dm.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_dmi.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_dmi.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_scu.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_scu.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_dmem_router.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_dmem_router.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_imem_router.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_imem_router.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_dp_memory.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_dp_memory.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_tcm.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_tcm.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_timer.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_timer.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_mem_axi.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_mem_axi.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_top_axi.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_top_axi.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_tracelog.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_tracelog.sv</a> <a href="../../../../third_party/cores/scr1/src/tb/scr1_memory_tb_axi.sv.html" target="file-frame">third_party/cores/scr1/src/tb/scr1_memory_tb_axi.sv</a> <a href="../../../../third_party/cores/scr1/src/tb/scr1_top_tb_axi.sv.html" target="file-frame">third_party/cores/scr1/src/tb/scr1_top_tb_axi.sv</a>
defines: 
time_elapsed: 26.472s
ram usage: 150952 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/scr1/src/includes <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_hdu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_hdu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_tdu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_tdu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_ipic.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_ipic.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_csr.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_csr.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_exu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_exu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_ialu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_ialu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_idu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_idu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_ifu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_ifu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_lsu.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_lsu.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_mprf.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_mprf.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_pipe_top.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_pipe_top.sv</a> <a href="../../../../third_party/cores/scr1/src/core/primitives/scr1_reset_cells.sv.html" target="file-frame">third_party/cores/scr1/src/core/primitives/scr1_reset_cells.sv</a> <a href="../../../../third_party/cores/scr1/src/core/primitives/scr1_cg.sv.html" target="file-frame">third_party/cores/scr1/src/core/primitives/scr1_cg.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_clk_ctrl.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_clk_ctrl.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_tapc_shift_reg.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_tapc_shift_reg.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_tapc.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_tapc.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_tapc_synchronizer.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_tapc_synchronizer.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_core_top.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_core_top.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_dm.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_dm.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_dmi.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_dmi.sv</a> <a href="../../../../third_party/cores/scr1/src/core/scr1_scu.sv.html" target="file-frame">third_party/cores/scr1/src/core/scr1_scu.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_dmem_router.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_dmem_router.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_imem_router.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_imem_router.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_dp_memory.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_dp_memory.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_tcm.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_tcm.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_timer.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_timer.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_mem_axi.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_mem_axi.sv</a> <a href="../../../../third_party/cores/scr1/src/top/scr1_top_axi.sv.html" target="file-frame">third_party/cores/scr1/src/top/scr1_top_axi.sv</a> <a href="../../../../third_party/cores/scr1/src/pipeline/scr1_tracelog.sv.html" target="file-frame">third_party/cores/scr1/src/pipeline/scr1_tracelog.sv</a> <a href="../../../../third_party/cores/scr1/src/tb/scr1_memory_tb_axi.sv.html" target="file-frame">third_party/cores/scr1/src/tb/scr1_memory_tb_axi.sv</a> <a href="../../../../third_party/cores/scr1/src/tb/scr1_top_tb_axi.sv.html" target="file-frame">third_party/cores/scr1/src/tb/scr1_top_tb_axi.sv</a>
module scr1_pipe_hdu (
	rst_n,
	clk,
	clk_en,
	csr_req,
	csr_cmd,
	csr_addr,
	csr_wdata,
	csr_resp,
	csr_rdata,
	pipe_rst_n_qlfy,
	dm_cmd_req,
	dm_cmd,
	dm_cmd_resp,
	dm_cmd_rcode,
	dm_hart_event,
	dm_hart_status,
	dm_pbuf_addr,
	dm_pbuf_instr,
	dm_dreg_req,
	dm_dreg_wr,
	dm_dreg_wdata,
	dm_dreg_resp,
	dm_dreg_fail,
	dm_dreg_rdata,
	hart_hwbrk_dsbl,
	hart_tm_dmode_req,
	hart_brkpt_hw,
	hart_exu_busy,
	hart_instret,
	hart_init_pc,
	hart_exu_exc_req,
	hart_brkpt,
	hart_fetch_pbuf,
	hart_exu_no_commit,
	hart_exu_irq_dsbl,
	hart_exu_pc_advmt_dsbl,
	hart_exu_dmode_sstep_en,
	hart_dbg_halted,
	hart_dbg_run2halt,
	hart_dbg_halt2run,
	hart_dbg_run_start,
	hart_pc,
	hart_new_pc,
	hart_pbuf_instr_rdy,
	hart_pbuf_instr_vd,
	hart_pbuf_instr_err,
	hart_pbuf_instr
);
	parameter HART_PBUF_INSTR_REGOUT_EN = 1&#39;b1;
	input wire rst_n;
	input wire clk;
	input wire clk_en;
	input wire csr_req;
	localparam SCR1_CSR_CMD_ALL_NUM_E = 4;
	localparam SCR1_CSR_CMD_WIDTH_E = 2;
	input wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr_cmd;
	localparam [31:0] SCR1_CSR_ADDR_WIDTH = 12;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_HDU_MSPAN = &#39;h4;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_SPAN = SCR1_CSR_ADDR_HDU_MSPAN;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_WIDTH = $clog2(&#39;h4);
	input wire [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] csr_addr;
	input wire [31:0] csr_wdata;
	output reg csr_resp;
	output wire [31:0] csr_rdata;
	input wire pipe_rst_n_qlfy;
	input wire dm_cmd_req;
	input wire [1:0] dm_cmd;
	output reg dm_cmd_resp;
	output reg dm_cmd_rcode;
	output wire dm_hart_event;
	output reg [3:0] dm_hart_status;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_SPAN = 8;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_WIDTH = 3;
	output wire [SCR1_HDU_PBUF_ADDR_WIDTH - 1:0] dm_pbuf_addr;
	localparam [31:0] SCR1_HDU_CORE_INSTR_WIDTH = 32;
	input wire [SCR1_HDU_CORE_INSTR_WIDTH - 1:0] dm_pbuf_instr;
	output reg dm_dreg_req;
	output reg dm_dreg_wr;
	output reg [31:0] dm_dreg_wdata;
	input wire dm_dreg_resp;
	input wire dm_dreg_fail;
	input wire [31:0] dm_dreg_rdata;
	output wire hart_hwbrk_dsbl;
	input wire hart_tm_dmode_req;
	input wire hart_brkpt_hw;
	input wire hart_exu_busy;
	input wire hart_instret;
	input wire hart_init_pc;
	input wire hart_exu_exc_req;
	input wire hart_brkpt;
	output wire hart_fetch_pbuf;
	output wire hart_exu_no_commit;
	output wire hart_exu_irq_dsbl;
	output wire hart_exu_pc_advmt_dsbl;
	output wire hart_exu_dmode_sstep_en;
	output reg hart_dbg_halted;
	output wire hart_dbg_run2halt;
	output wire hart_dbg_halt2run;
	output reg hart_dbg_run_start;
	input wire [31:0] hart_pc;
	output wire [31:0] hart_new_pc;
	input wire hart_pbuf_instr_rdy;
	output reg hart_pbuf_instr_vd;
	output reg hart_pbuf_instr_err;
	output reg [SCR1_HDU_CORE_INSTR_WIDTH - 1:0] hart_pbuf_instr;
	localparam [31:0] SCR1_HDU_TIMEOUT = 64;
	localparam [31:0] SCR1_HDU_TIMEOUT_WIDTH = 6;
	reg [1:0] dbg_state;
	reg [1:0] dbg_state_next;
	reg dfsm_trans;
	reg dfsm_trans_next;
	reg dfsm_update;
	reg dfsm_update_next;
	reg dfsm_event;
	reg dfsm_event_next;
	reg dfsm_csr_update;
	reg dfsm_cmd_req;
	reg dfsm_pbuf_start_fetch;
	reg dfsm_rctl_wr;
	reg dfsm_rctl_clr;
	reg [3:0] hart_haltstatus;
	reg [2:0] hart_haltcause;
	reg hart_halt_req;
	wire hart_halt_ack;
	reg hart_resume_req;
	wire hart_cmd_rcode;
	reg hart_cmd_rctl;
	reg [5:0] hart_runctrl;
	wire dmode_cause_sstep;
	wire dmode_cause_except;
	wire dmode_cause_ebreak;
	wire dmode_cause_tmreq;
	reg [SCR1_HDU_TIMEOUT_WIDTH - 1:0] dbgc_timeout_cnt;
	wire dbgc_timeout_flag;
	reg [1:0] pbuf_state;
	reg [1:0] pbuf_state_next;
	reg [SCR1_HDU_PBUF_ADDR_WIDTH - 1:0] pbuf_addr;
	reg [SCR1_HDU_PBUF_ADDR_WIDTH - 1:0] pbuf_addr_next;
	reg pbuf_instr_wait_latching;
	reg csr_wr;
	reg [31:0] csr_wr_data;
	reg [31:0] csr_rd_data;
	reg csr_dcsr_sel;
	reg csr_dcsr_wr;
	reg [(((((((((((SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R)) + ((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R))) + 1) + ((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R))) + 1) + ((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R))) + ((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R))) + ((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R))) + 1) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))) - 1:0] csr_dcsr_in;
	reg [(((((((((((SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R)) + ((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R))) + 1) + ((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R))) + 1) + ((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R))) + ((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R))) + ((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R))) + 1) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))) - 1:0] csr_dcsr_out;
	reg csr_dcsr_ebreakm;
	reg csr_dcsr_stepie;
	reg csr_dcsr_step;
	reg [SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R:0] csr_dcsr_cause;
	reg csr_dpc_sel;
	reg csr_dpc_wr;
	reg [31:0] csr_dpc_reg;
	reg [31:0] csr_dpc_in;
	reg [31:0] csr_dpc_out;
	reg csr_dscratch0_sel;
	wire csr_dscratch0_wr;
	reg [31:0] csr_dscratch0_out;
	reg csr_dscratch0_resp;
	localparam [1:0] SCR1_HDU_DBGSTATE_RESET = 2&#39;b00;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			dbg_state &lt;= SCR1_HDU_DBGSTATE_RESET;
			dfsm_trans &lt;= 1&#39;b0;
			dfsm_update &lt;= 1&#39;b0;
			dfsm_event &lt;= 1&#39;b0;
		end
		else begin
			dbg_state &lt;= dbg_state_next;
			dfsm_trans &lt;= dfsm_trans_next;
			dfsm_update &lt;= dfsm_update_next;
			dfsm_event &lt;= dfsm_event_next;
		end
	localparam [1:0] SCR1_HDU_DBGSTATE_DHALTED = 2&#39;b10;
	localparam [1:0] SCR1_HDU_DBGSTATE_DRUN = 2&#39;b11;
	localparam [1:0] SCR1_HDU_DBGSTATE_RUN = 2&#39;b01;
	localparam [1:0] SCR1_HDU_DBGSTATE_XXX = 1&#39;sbx;
	always @(*) begin
		dbg_state_next = dbg_state;
		dfsm_trans_next = dfsm_trans;
		dfsm_update_next = dfsm_update;
		dfsm_event_next = 1&#39;b0;
		dfsm_csr_update = 1&#39;b0;
		dfsm_cmd_req = 1&#39;b0;
		dfsm_rctl_wr = 1&#39;b0;
		dfsm_rctl_clr = 1&#39;b0;
		dfsm_pbuf_start_fetch = 1&#39;b0;
		dm_cmd_resp = 1&#39;b0;
		dm_cmd_rcode = 1&#39;b1;
		hart_dbg_halted = 1&#39;b0;
		hart_dbg_run_start = 1&#39;b0;
		case (dbg_state)
			SCR1_HDU_DBGSTATE_RESET: begin
				dfsm_trans_next = 1&#39;b0;
				dfsm_update_next = 1&#39;b0;
				if (~pipe_rst_n_qlfy)
					hart_dbg_halted = 1&#39;b1;
				else begin
					dfsm_cmd_req = dm_cmd_req;
					if (hart_init_pc)
						if (dm_cmd_req) begin
							dm_cmd_resp = 1&#39;b1;
							dm_cmd_rcode = 1&#39;b0;
							case (dm_cmd)
								SCR1_HDU_DBGSTATE_DHALTED: begin
									dbg_state_next = SCR1_HDU_DBGSTATE_DHALTED;
									dfsm_csr_update = 1&#39;b1;
								end
								default: dbg_state_next = SCR1_HDU_DBGSTATE_RUN;
							endcase
						end
						else begin
							dbg_state_next = SCR1_HDU_DBGSTATE_RUN;
							dfsm_event_next = 1&#39;b1;
						end
				end
			end
			SCR1_HDU_DBGSTATE_RUN:
				if (~pipe_rst_n_qlfy) begin
					dfsm_trans_next = 1&#39;b0;
					dfsm_update_next = 1&#39;b0;
					dbg_state_next = SCR1_HDU_DBGSTATE_RESET;
					dfsm_event_next = 1&#39;b1;
				end
				else if (dfsm_update) begin
					hart_dbg_halted = 1&#39;b1;
					dbg_state_next = SCR1_HDU_DBGSTATE_DHALTED;
					dfsm_event_next = 1&#39;b1;
					dfsm_update_next = 1&#39;b0;
					dfsm_csr_update = 1&#39;b1;
					dfsm_rctl_clr = 1&#39;b1;
					dm_cmd_resp = dm_cmd_req;
					dm_cmd_rcode = 1&#39;b0;
				end
				else if (dfsm_trans) begin
					dfsm_cmd_req = 1&#39;b1;
					if (hart_halt_ack) begin
						dfsm_trans_next = 1&#39;b0;
						dfsm_update_next = 1&#39;b1;
					end
				end
				else if (hart_halt_ack)
					dfsm_update_next = 1&#39;b1;
				else if (dm_cmd_req &amp; (dm_cmd == SCR1_HDU_DBGSTATE_DHALTED))
					dfsm_trans_next = 1&#39;b1;
			SCR1_HDU_DBGSTATE_DHALTED:
				if (~pipe_rst_n_qlfy) begin
					hart_dbg_halted = 1&#39;b1;
					dfsm_trans_next = 1&#39;b0;
					dfsm_update_next = 1&#39;b0;
					dm_cmd_resp = dm_cmd_req;
					dm_cmd_rcode = 1&#39;b1;
					dbg_state_next = SCR1_HDU_DBGSTATE_RESET;
					dfsm_event_next = 1&#39;b1;
				end
				else if (dfsm_update) begin
					dfsm_cmd_req = 1&#39;b1;
					hart_dbg_halted = 1&#39;b0;
					hart_dbg_run_start = 1&#39;b1;
					dfsm_update_next = 1&#39;b0;
					dm_cmd_resp = 1&#39;b1;
					dm_cmd_rcode = 1&#39;b0;
					dfsm_pbuf_start_fetch = hart_cmd_rctl;
					dbg_state_next = (hart_cmd_rctl ? SCR1_HDU_DBGSTATE_DRUN : SCR1_HDU_DBGSTATE_RUN);
					dfsm_event_next = 1&#39;b1;
				end
				else begin
					hart_dbg_halted = 1&#39;b1;
					if (dfsm_trans) begin
						dfsm_cmd_req = 1&#39;b1;
						dfsm_trans_next = 1&#39;b0;
						dfsm_update_next = 1&#39;b1;
					end
					else begin
						hart_dbg_halted = 1&#39;b1;
						if (dm_cmd_req &amp; ((dm_cmd == SCR1_HDU_DBGSTATE_RUN) | (dm_cmd == SCR1_HDU_DBGSTATE_DRUN))) begin
							dfsm_trans_next = 1&#39;b1;
							dfsm_rctl_wr = 1&#39;b1;
						end
					end
				end
			SCR1_HDU_DBGSTATE_DRUN:
				if (~pipe_rst_n_qlfy) begin
					hart_dbg_halted = 1&#39;b1;
					dfsm_trans_next = 1&#39;b0;
					dfsm_update_next = 1&#39;b0;
					dm_cmd_resp = dm_cmd_req;
					dm_cmd_rcode = 1&#39;b1;
					dbg_state_next = SCR1_HDU_DBGSTATE_RESET;
					dfsm_event_next = 1&#39;b1;
				end
				else if (dfsm_update) begin
					hart_dbg_halted = 1&#39;b1;
					dbg_state_next = SCR1_HDU_DBGSTATE_DHALTED;
					dfsm_event_next = 1&#39;b1;
					dfsm_update_next = 1&#39;b0;
					dfsm_rctl_clr = 1&#39;b1;
					dm_cmd_resp = dm_cmd_req;
					dm_cmd_rcode = 1&#39;b0;
				end
				else if (dfsm_trans) begin
					dfsm_cmd_req = 1&#39;b1;
					if (hart_halt_ack) begin
						dfsm_trans_next = 1&#39;b0;
						dfsm_update_next = 1&#39;b1;
					end
				end
				else if (hart_halt_ack)
					dfsm_update_next = 1&#39;b1;
				else if (dm_cmd_req &amp; (dm_cmd == SCR1_HDU_DBGSTATE_DHALTED))
					dfsm_trans_next = 1&#39;b1;
			default: dbg_state_next = SCR1_HDU_DBGSTATE_XXX;
		endcase
	end
	localparam [2:0] SCR1_HDU_HALTCAUSE_EBREAK = 3&#39;b001;
	always @(*) begin
		dm_hart_status = {4 {1&#39;sb0}};
		dm_hart_status[1-:2] = dbg_state;
		dm_hart_status[3] = (dbg_state == SCR1_HDU_DBGSTATE_DHALTED ? hart_haltstatus[3] : 1&#39;b0);
		dm_hart_status[2] = (dbg_state == SCR1_HDU_DBGSTATE_DHALTED ? (hart_haltstatus[2-:3] == SCR1_HDU_HALTCAUSE_EBREAK ? 1&#39;b1 : 1&#39;b0) : 1&#39;b0);
	end
	assign dm_hart_event = dfsm_event;
	assign dmode_cause_sstep = hart_runctrl[1] &amp; hart_instret;
	assign dmode_cause_except = (((dbg_state == SCR1_HDU_DBGSTATE_DRUN) &amp; hart_exu_exc_req) &amp; ~hart_brkpt_hw) &amp; ~hart_brkpt;
	assign dmode_cause_ebreak = hart_runctrl[0] &amp; hart_brkpt;
	assign dmode_cause_tmreq = hart_tm_dmode_req &amp; hart_brkpt_hw;
	assign hart_dbg_run2halt = ~hart_dbg_halted &amp; (dbgc_timeout_flag | (~hart_exu_busy &amp; ((((dmode_cause_sstep | dmode_cause_ebreak) | dmode_cause_except) | hart_halt_req) | dmode_cause_tmreq)));
	assign hart_dbg_halt2run = hart_dbg_halted &amp; hart_resume_req;
	assign hart_halt_ack = hart_dbg_run2halt;
	always @(*) begin
		hart_halt_req = 1&#39;b0;
		hart_resume_req = 1&#39;b0;
		hart_cmd_rctl = 1&#39;b0;
		case (dm_cmd)
			SCR1_HDU_DBGSTATE_RUN: hart_resume_req = dfsm_cmd_req;
			SCR1_HDU_DBGSTATE_DRUN: begin
				hart_resume_req = dfsm_cmd_req;
				hart_cmd_rctl = 1&#39;b1;
			end
			SCR1_HDU_DBGSTATE_DHALTED: hart_halt_req = dfsm_cmd_req;
			default:
				;
		endcase
	end
	localparam [0:0] SCR1_HDU_FETCH_SRC_NORMAL = 1&#39;b0;
	localparam [0:0] SCR1_HDU_FETCH_SRC_PBUF = 1&#39;b1;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			hart_runctrl[5] &lt;= 1&#39;b0;
			hart_runctrl[4] &lt;= SCR1_HDU_FETCH_SRC_NORMAL;
			hart_runctrl[3] &lt;= 1&#39;b0;
			hart_runctrl[2] &lt;= 1&#39;b0;
			hart_runctrl[1-:2] &lt;= {2 {1&#39;sb0}};
		end
		else if (clk_en)
			if (dfsm_rctl_clr)
				hart_runctrl &lt;= {6 {1&#39;sb0}};
			else if (dfsm_rctl_wr)
				if (~hart_cmd_rctl) begin
					hart_runctrl[5] &lt;= (csr_dcsr_step ? ~csr_dcsr_stepie : 1&#39;b0);
					hart_runctrl[4] &lt;= SCR1_HDU_FETCH_SRC_NORMAL;
					hart_runctrl[3] &lt;= 1&#39;b0;
					hart_runctrl[2] &lt;= 1&#39;b0;
					hart_runctrl[1] &lt;= csr_dcsr_step;
					hart_runctrl[0] &lt;= csr_dcsr_ebreakm;
				end
				else begin
					hart_runctrl[5] &lt;= 1&#39;b1;
					hart_runctrl[4] &lt;= SCR1_HDU_FETCH_SRC_PBUF;
					hart_runctrl[3] &lt;= 1&#39;b1;
					hart_runctrl[2] &lt;= 1&#39;b1;
					hart_runctrl[1] &lt;= 1&#39;b0;
					hart_runctrl[0] &lt;= 1&#39;b1;
				end
	assign hart_fetch_pbuf = hart_runctrl[4];
	assign hart_exu_irq_dsbl = hart_runctrl[5];
	assign hart_exu_pc_advmt_dsbl = hart_runctrl[3];
	assign hart_hwbrk_dsbl = hart_runctrl[2];
	assign hart_exu_no_commit = dmode_cause_ebreak | dmode_cause_tmreq;
	assign hart_exu_dmode_sstep_en = hart_runctrl[1];
	localparam [2:0] SCR1_HDU_HALTCAUSE_DMREQ = 3&#39;b011;
	localparam [2:0] SCR1_HDU_HALTCAUSE_NONE = 3&#39;b000;
	localparam [2:0] SCR1_HDU_HALTCAUSE_SSTEP = 3&#39;b100;
	localparam [2:0] SCR1_HDU_HALTCAUSE_TMREQ = 3&#39;b010;
	always @(*)
		case (1&#39;b1)
			dmode_cause_tmreq: hart_haltcause = SCR1_HDU_HALTCAUSE_TMREQ;
			dmode_cause_ebreak: hart_haltcause = SCR1_HDU_HALTCAUSE_EBREAK;
			hart_halt_req: hart_haltcause = SCR1_HDU_HALTCAUSE_DMREQ;
			dmode_cause_sstep: hart_haltcause = SCR1_HDU_HALTCAUSE_SSTEP;
			default: hart_haltcause = SCR1_HDU_HALTCAUSE_NONE;
		endcase
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			hart_haltstatus &lt;= {4 {1&#39;sb0}};
		else if (hart_halt_ack) begin
			hart_haltstatus[3] &lt;= dmode_cause_except;
			hart_haltstatus[2-:3] &lt;= hart_haltcause;
		end
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			dbgc_timeout_cnt &lt;= {SCR1_HDU_TIMEOUT_WIDTH {1&#39;sb1}};
		else if (hart_dbg_halt2run)
			dbgc_timeout_cnt &lt;= {SCR1_HDU_TIMEOUT_WIDTH {1&#39;sb1}};
		else if (hart_halt_req &amp; ~hart_dbg_run2halt)
			dbgc_timeout_cnt &lt;= dbgc_timeout_cnt - 1&#39;b1;
	assign dbgc_timeout_flag = ~|dbgc_timeout_cnt;
	localparam [1:0] SCR1_HDU_PBUFSTATE_IDLE = 2&#39;b00;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			pbuf_state &lt;= SCR1_HDU_PBUFSTATE_IDLE;
			pbuf_addr &lt;= {SCR1_HDU_PBUF_ADDR_WIDTH {1&#39;sb0}};
		end
		else if (clk_en) begin
			pbuf_state &lt;= pbuf_state_next;
			pbuf_addr &lt;= pbuf_addr_next;
		end
	assign dm_pbuf_addr = pbuf_addr;
	localparam [1:0] SCR1_HDU_PBUFSTATE_EXCINJECT = 2&#39;b10;
	localparam [1:0] SCR1_HDU_PBUFSTATE_FETCH = 2&#39;b01;
	localparam [1:0] SCR1_HDU_PBUFSTATE_WAIT4END = 2&#39;b11;
	always @(*) begin
		pbuf_state_next = pbuf_state;
		pbuf_addr_next = pbuf_addr;
		hart_pbuf_instr_vd = 1&#39;b0;
		hart_pbuf_instr_err = 1&#39;b0;
		case (pbuf_state)
			SCR1_HDU_PBUFSTATE_IDLE: begin
				pbuf_addr_next = {SCR1_HDU_PBUF_ADDR_WIDTH {1&#39;sb0}};
				if (dfsm_pbuf_start_fetch)
					pbuf_state_next = SCR1_HDU_PBUFSTATE_FETCH;
			end
			SCR1_HDU_PBUFSTATE_FETCH: begin
				hart_pbuf_instr_vd = ~pbuf_instr_wait_latching;
				if (hart_exu_exc_req)
					pbuf_state_next = SCR1_HDU_PBUFSTATE_WAIT4END;
				else if (hart_pbuf_instr_vd &amp; hart_pbuf_instr_rdy)
					if (pbuf_addr == (SCR1_HDU_PBUF_ADDR_SPAN - 1))
						pbuf_state_next = SCR1_HDU_PBUFSTATE_EXCINJECT;
					else
						pbuf_addr_next = pbuf_addr + 1&#39;b1;
			end
			SCR1_HDU_PBUFSTATE_EXCINJECT: begin
				hart_pbuf_instr_vd = ~pbuf_instr_wait_latching;
				hart_pbuf_instr_err = 1&#39;b1;
				if (hart_exu_exc_req)
					pbuf_state_next = SCR1_HDU_PBUFSTATE_WAIT4END;
				else if (hart_pbuf_instr_vd &amp; hart_pbuf_instr_rdy)
					pbuf_state_next = SCR1_HDU_PBUFSTATE_WAIT4END;
			end
			SCR1_HDU_PBUFSTATE_WAIT4END:
				if (hart_dbg_halted)
					pbuf_state_next = SCR1_HDU_PBUFSTATE_IDLE;
			default:
				;
		endcase
	end
	generate
		if (HART_PBUF_INSTR_REGOUT_EN == 1&#39;b1) begin
			always @(posedge clk or negedge rst_n)
				if (~rst_n)
					pbuf_instr_wait_latching &lt;= 1&#39;b0;
				else
					pbuf_instr_wait_latching &lt;= hart_pbuf_instr_vd &amp; hart_pbuf_instr_rdy;
			always @(posedge clk) hart_pbuf_instr &lt;= dm_pbuf_instr;
		end
		else begin
			always @(*) pbuf_instr_wait_latching = 1&#39;b0;
			always @(*) hart_pbuf_instr = dm_pbuf_instr;
		end
	endgenerate
	function automatic [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] sv2v_cast_5EECE;
		input reg [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] inp;
		sv2v_cast_5EECE = inp;
	endfunction
	localparam SCR1_HDU_DBGCSR_OFFS_DCSR = sv2v_cast_5EECE(&#39;d0);
	localparam SCR1_HDU_DBGCSR_OFFS_DPC = sv2v_cast_5EECE(&#39;d1);
	localparam SCR1_HDU_DBGCSR_OFFS_DSCRATCH0 = sv2v_cast_5EECE(&#39;d2);
	always @(*) begin : csr_if_regsel
		csr_dcsr_sel = 1&#39;b0;
		csr_dpc_sel = 1&#39;b0;
		csr_dscratch0_sel = 1&#39;b0;
		if (csr_req == 1&#39;b1)
			case (csr_addr)
				SCR1_HDU_DBGCSR_OFFS_DCSR: csr_dcsr_sel = 1&#39;b1;
				SCR1_HDU_DBGCSR_OFFS_DPC: csr_dpc_sel = 1&#39;b1;
				SCR1_HDU_DBGCSR_OFFS_DSCRATCH0: csr_dscratch0_sel = 1&#39;b1;
				default: begin
					csr_dcsr_sel = 1&#39;bx;
					csr_dpc_sel = 1&#39;bx;
					csr_dscratch0_sel = 1&#39;bx;
				end
			endcase
	end
	always @(*) begin : csr_if_rddata
		csr_rd_data = (csr_dcsr_out | csr_dpc_out) | csr_dscratch0_out;
	end
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_CLEAR = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_SET = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_WRITE = {32 {1&#39;sb0}} + 1;
	always @(*) begin : csr_if_write
		csr_wr = 1&#39;b0;
		csr_wr_data = {32 {1&#39;sb0}};
		if (csr_req == 1&#39;b1)
			case (csr_cmd)
				SCR1_CSR_CMD_WRITE: begin
					csr_wr = 1&#39;b1;
					csr_wr_data = csr_wdata;
				end
				SCR1_CSR_CMD_SET: begin
					csr_wr = 1&#39;b1;
					csr_wr_data = csr_rd_data | csr_wdata;
				end
				SCR1_CSR_CMD_CLEAR: begin
					csr_wr = 1&#39;b1;
					csr_wr_data = csr_rd_data &amp; ~csr_wdata;
				end
				default: csr_wr_data = {32 {1&#39;sbx}};
			endcase
	end
	localparam [0:0] SCR1_CSR_RESP_ER = 1;
	localparam [0:0] SCR1_CSR_RESP_OK = 0;
	always @(*)
		if (dbg_state == SCR1_HDU_DBGSTATE_DRUN)
			case (csr_addr)
				SCR1_HDU_DBGCSR_OFFS_DSCRATCH0: csr_resp = csr_dscratch0_resp;
				default: csr_resp = (csr_req == 1&#39;b1 ? SCR1_CSR_RESP_OK : SCR1_CSR_RESP_ER);
			endcase
		else
			csr_resp = SCR1_CSR_RESP_ER;
	assign csr_rdata = csr_rd_data;
	localparam [3:0] SCR1_HDU_DEBUGCSR_DCSR_XDEBUGVER = 4&#39;h4;
	always @(*) begin
		csr_dcsr_in = csr_wr_data;
		csr_dcsr_wr = csr_wr &amp; csr_dcsr_sel;
		csr_dcsr_out = {((((((((((SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R)) + ((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R))) + 1) + ((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R))) + 1) + ((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R))) + ((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R))) + ((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R))) + 1) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)) {1&#39;sb0}};
		if (csr_dcsr_sel) begin
			csr_dcsr_out[((SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R)) + (((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))))))-:((((SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R)) + (((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))))))) &gt;= (((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + (1 + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))))))) ? ((((SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R)) + (((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))))))) - (((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + (1 + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))))))))))) + 1 : ((((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + (1 + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))))))) - (((SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_XDEBUGVER_BIT_L - SCR1_HDU_DCSR_XDEBUGVER_BIT_R)) + (((SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV3_BIT_L - SCR1_HDU_DCSR_RSRV3_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))))))))))) + 1)] = SCR1_HDU_DEBUGCSR_DCSR_XDEBUGVER;
			csr_dcsr_out[1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))))] = csr_dcsr_ebreakm;
			csr_dcsr_out[1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))] = csr_dcsr_stepie;
			csr_dcsr_out[((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))] = csr_dcsr_step;
			csr_dcsr_out[((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)) - 1-:((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))] = 2&#39;b11;
			csr_dcsr_out[((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))-:((((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))) &gt;= (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + (1 + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))) ? ((((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))) - (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + (1 + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))))) + 1 : ((((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + (1 + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))) - (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))))) + 1)] = csr_dcsr_cause;
		end
	end
	always @(negedge rst_n or posedge clk)
		if (rst_n == 1&#39;b0) begin
			csr_dcsr_ebreakm &lt;= 1&#39;b0;
			csr_dcsr_stepie &lt;= 1&#39;b0;
			csr_dcsr_step &lt;= 1&#39;b0;
		end
		else if (clk_en)
			if (csr_dcsr_wr) begin
				csr_dcsr_ebreakm &lt;= csr_dcsr_in[1 + (((SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV2_BIT_L - SCR1_HDU_DCSR_RSRV2_BIT_R)) + (1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))))];
				csr_dcsr_stepie &lt;= csr_dcsr_in[1 + (((SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV1_BIT_L - SCR1_HDU_DCSR_RSRV1_BIT_R)) + (((SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_CAUSE_BIT_L - SCR1_HDU_DCSR_CAUSE_BIT_R)) + (((SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_RSRV0_BIT_L - SCR1_HDU_DCSR_RSRV0_BIT_R)) + ((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R)))))];
				csr_dcsr_step &lt;= csr_dcsr_in[((SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) &gt;= 0 ? (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R) + 1 : 1 - (SCR1_HDU_DCSR_PRV_BIT_L - SCR1_HDU_DCSR_PRV_BIT_R))];
			end
	always @(negedge rst_n or posedge clk)
		if (rst_n == 1&#39;b0)
			csr_dcsr_cause &lt;= 1&#39;b0;
		else if (clk_en)
			if (dfsm_csr_update)
				csr_dcsr_cause &lt;= hart_haltstatus[2-:3];
	always @(*) begin
		csr_dpc_in = csr_wr_data;
		csr_dpc_wr = csr_wr &amp; csr_dpc_sel;
		csr_dpc_out = (csr_dpc_sel ? csr_dpc_reg : {32 {1&#39;sb0}});
	end
	always @(negedge rst_n or posedge clk)
		if (rst_n == 1&#39;b0)
			csr_dpc_reg &lt;= {32 {1&#39;sb0}};
		else if (clk_en)
			if (dfsm_csr_update)
				csr_dpc_reg &lt;= hart_pc;
			else if (csr_dpc_wr)
				csr_dpc_reg &lt;= csr_dpc_in;
	assign hart_new_pc = csr_dpc_reg;
	always @(*) begin
		dm_dreg_req = csr_dscratch0_sel;
		dm_dreg_wr = csr_wr &amp; csr_dscratch0_sel;
		dm_dreg_wdata = csr_wr_data;
		csr_dscratch0_out = (csr_dscratch0_sel ? dm_dreg_rdata : {32 {1&#39;sb0}});
		csr_dscratch0_resp = (dm_dreg_resp ? (dm_dreg_fail ? SCR1_CSR_RESP_ER : SCR1_CSR_RESP_OK) : SCR1_CSR_RESP_ER);
	end
endmodule
module scr1_pipe_tdu (
	rst_n,
	clk,
	clk_en,
	dsbl,
	csr2tdu_req,
	csr2tdu_cmd,
	csr2tdu_addr,
	csr2tdu_wdata,
	csr2tdu_rdata,
	csr2tdu_resp,
	exu2tdu_i_mon,
	tdu2exu_i_match,
	tdu2exu_i_x_req,
	tdu2lsu_i_x_req,
	tdu2lsu_d_mon,
	tdu2lsu_d_match,
	tdu2lsu_d_x_req,
	exu2tdu_bp_retire,
	tdu2hdu_dmode_req
);
	input wire rst_n;
	input wire clk;
	input wire clk_en;
	input wire dsbl;
	input wire csr2tdu_req;
	localparam SCR1_CSR_CMD_ALL_NUM_E = 4;
	localparam SCR1_CSR_CMD_WIDTH_E = 2;
	input wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr2tdu_cmd;
	localparam SCR1_CSR_ADDR_TDU_OFFS_W = 3;
	input wire [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] csr2tdu_addr;
	localparam [31:0] SCR1_TDU_DATA_W = 32;
	input wire [SCR1_TDU_DATA_W - 1:0] csr2tdu_wdata;
	output reg [SCR1_TDU_DATA_W - 1:0] csr2tdu_rdata;
	output reg csr2tdu_resp;
	input wire [33:0] exu2tdu_i_mon;
	localparam [31:0] SCR1_BRKM_BRKPT_NUMBER = 2;
	localparam [31:0] SCR1_TDU_MTRIG_NUM = SCR1_BRKM_BRKPT_NUMBER;
	localparam [31:0] SCR1_TDU_ALLTRIG_NUM = SCR1_TDU_MTRIG_NUM + 1&#39;b1;
	output reg [SCR1_TDU_ALLTRIG_NUM - 1:0] tdu2exu_i_match;
	output reg tdu2exu_i_x_req;
	output reg tdu2lsu_i_x_req;
	input wire [34:0] tdu2lsu_d_mon;
	output reg [SCR1_TDU_MTRIG_NUM - 1:0] tdu2lsu_d_match;
	output reg tdu2lsu_d_x_req;
	input wire [SCR1_TDU_ALLTRIG_NUM - 1:0] exu2tdu_bp_retire;
	output reg tdu2hdu_dmode_req;
	localparam [31:0] MTRIG_NUM = SCR1_TDU_MTRIG_NUM;
	localparam [31:0] ALLTRIG_NUM = SCR1_TDU_ALLTRIG_NUM;
	localparam [31:0] ALLTRIG_W = $clog2(SCR1_TDU_ALLTRIG_NUM);
	reg [ALLTRIG_W - 1:0] tselect_ff;
	reg [(MTRIG_NUM * SCR1_TDU_DATA_W) - 1:0] tdata2;
	reg csr_addr_tselect_cmb;
	reg [MTRIG_NUM - 1:0] csr_addr_mcontrol_cmb;
	reg [MTRIG_NUM - 1:0] csr_addr_tdata2_cmb;
	reg csr_wr_cmb;
	reg [SCR1_TDU_DATA_W - 1:0] csr_wr_data_cmb;
	reg [MTRIG_NUM - 1:0] clk_en_mcontrol_cmb;
	reg [MTRIG_NUM - 1:0] mcontrol_dmode_ff;
	reg [MTRIG_NUM - 1:0] mcontrol_execution_hit_cmb;
	reg [MTRIG_NUM - 1:0] mcontrol_ldst_hit_cmb;
	reg [MTRIG_NUM - 1:0] mcontrol_action_ff;
	wire [(MTRIG_NUM * 2) - 1:0] mcontrol_match_ff;
	reg [MTRIG_NUM - 1:0] mcontrol_hit_ff;
	reg [MTRIG_NUM - 1:0] mcontrol_m_ff;
	reg [MTRIG_NUM - 1:0] mcontrol_execution_ff;
	reg [MTRIG_NUM - 1:0] mcontrol_load_ff;
	reg [MTRIG_NUM - 1:0] mcontrol_store_ff;
	reg [MTRIG_NUM - 1:0] mcontrol_write_en;
	genvar gvar_trig;
	reg csr_addr_icount_cmb;
	reg clk_en_icount_cmb;
	reg icount_decrement_cmb;
	reg icount_hit_cmb;
	reg icount_skip_ff;
	reg icount_dmode_ff;
	reg icount_action_ff;
	reg icount_hit_ff;
	reg icount_m_ff;
	localparam [31:0] SCR1_TDU_ICOUNT_COUNT_HI = 23;
	localparam [31:0] SCR1_TDU_ICOUNT_COUNT_LO = 10;
	reg [SCR1_TDU_ICOUNT_COUNT_HI - SCR1_TDU_ICOUNT_COUNT_LO:0] icount_count_ff;
	reg icount_write_en;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TDATA1 = &#39;h1;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TDATA2 = &#39;h2;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TINFO = &#39;h4;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TSELECT = &#39;h0;
	localparam [31:0] SCR1_TDU_ICOUNT_ACTION_HI = 5;
	localparam [31:0] SCR1_TDU_ICOUNT_ACTION_LO = 0;
	localparam [31:0] SCR1_TDU_ICOUNT_HIT = 24;
	localparam [31:0] SCR1_TDU_ICOUNT_M = 9;
	localparam [31:0] SCR1_TDU_ICOUNT_S = 7;
	localparam [31:0] SCR1_TDU_TDATA1_TYPE_HI = 31;
	localparam [31:0] SCR1_TDU_TDATA1_TYPE_LO = 28;
	localparam [SCR1_TDU_TDATA1_TYPE_HI - SCR1_TDU_TDATA1_TYPE_LO:0] SCR1_TDU_ICOUNT_TYPE_VAL = 2&#39;d3;
	localparam [31:0] SCR1_TDU_ICOUNT_U = 6;
	localparam [31:0] SCR1_TDU_MCONTROL_ACTION_HI = 17;
	localparam [31:0] SCR1_TDU_MCONTROL_ACTION_LO = 12;
	localparam [31:0] SCR1_TDU_MCONTROL_CHAIN = 11;
	localparam [31:0] SCR1_TDU_MCONTROL_EXECUTE = 2;
	localparam [31:0] SCR1_TDU_MCONTROL_HIT = 20;
	localparam [31:0] SCR1_TDU_MCONTROL_LOAD = 0;
	localparam [31:0] SCR1_TDU_MCONTROL_M = 6;
	localparam [31:0] SCR1_TDU_MCONTROL_MASKMAX_HI = 26;
	localparam [31:0] SCR1_TDU_MCONTROL_MASKMAX_LO = 21;
	localparam [SCR1_TDU_MCONTROL_MASKMAX_HI - SCR1_TDU_MCONTROL_MASKMAX_LO:0] SCR1_TDU_MCONTROL_MASKMAX_VAL = 1&#39;b0;
	localparam [31:0] SCR1_TDU_MCONTROL_MATCH_HI = 10;
	localparam [31:0] SCR1_TDU_MCONTROL_MATCH_LO = 7;
	localparam [31:0] SCR1_TDU_MCONTROL_RESERVEDA = 5;
	localparam [0:0] SCR1_TDU_MCONTROL_RESERVEDA_VAL = 1&#39;b0;
	localparam [31:0] SCR1_TDU_MCONTROL_S = 4;
	localparam [31:0] SCR1_TDU_MCONTROL_SELECT = 19;
	localparam [0:0] SCR1_TDU_MCONTROL_SELECT_VAL = 1&#39;b0;
	localparam [31:0] SCR1_TDU_MCONTROL_STORE = 1;
	localparam [31:0] SCR1_TDU_MCONTROL_TIMING = 18;
	localparam [0:0] SCR1_TDU_MCONTROL_TIMING_VAL = 1&#39;b0;
	localparam [SCR1_TDU_TDATA1_TYPE_HI - SCR1_TDU_TDATA1_TYPE_LO:0] SCR1_TDU_MCONTROL_TYPE_VAL = 2&#39;d2;
	localparam [31:0] SCR1_TDU_MCONTROL_U = 3;
	localparam [31:0] SCR1_TDU_TDATA1_DMODE = 27;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_CLEAR = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_SET = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_WRITE = {32 {1&#39;sb0}} + 1;
	localparam [0:0] SCR1_CSR_RESP_ER = 1;
	localparam [0:0] SCR1_CSR_RESP_OK = 0;
	always @(*) begin
		csr_addr_tselect_cmb = 1&#39;b0;
		csr_addr_tdata2_cmb = 1&#39;b0;
		csr_addr_mcontrol_cmb = 1&#39;b0;
		csr_addr_icount_cmb = 1&#39;b0;
		csr_wr_cmb = 1&#39;b0;
		csr_wr_data_cmb = 1&#39;b0;
		csr2tdu_rdata = 1&#39;b0;
		csr2tdu_resp = SCR1_CSR_RESP_ER;
		if (csr2tdu_req) begin
			csr2tdu_resp = SCR1_CSR_RESP_OK;
			if (csr2tdu_addr == SCR1_CSR_ADDR_TDU_OFFS_TSELECT) begin
				csr_addr_tselect_cmb = 1&#39;b1;
				csr2tdu_rdata = tselect_ff;
			end
			if (csr2tdu_addr == SCR1_CSR_ADDR_TDU_OFFS_TDATA2) begin : sv2v_autoblock_5
				reg [31:0] i;
				for (i = 0; i &lt; MTRIG_NUM; i = i + 1)
					if (tselect_ff == i) begin
						csr_addr_tdata2_cmb[i] = 1&#39;b1;
						csr2tdu_rdata = tdata2[i * SCR1_TDU_DATA_W+:SCR1_TDU_DATA_W];
					end
			end
			if (csr2tdu_addr == SCR1_CSR_ADDR_TDU_OFFS_TDATA1) begin
				begin : sv2v_autoblock_6
					reg [31:0] i;
					for (i = 0; i &lt; MTRIG_NUM; i = i + 1)
						if (tselect_ff == i) begin
							csr_addr_mcontrol_cmb[i] = 1&#39;b1;
							csr2tdu_rdata[SCR1_TDU_TDATA1_TYPE_HI:SCR1_TDU_TDATA1_TYPE_LO] = SCR1_TDU_MCONTROL_TYPE_VAL;
							csr2tdu_rdata[SCR1_TDU_TDATA1_DMODE] = mcontrol_dmode_ff[i];
							csr2tdu_rdata[SCR1_TDU_MCONTROL_MASKMAX_HI:SCR1_TDU_MCONTROL_MASKMAX_LO] = SCR1_TDU_MCONTROL_MASKMAX_VAL;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_HIT] = mcontrol_hit_ff[i];
							csr2tdu_rdata[SCR1_TDU_MCONTROL_SELECT] = SCR1_TDU_MCONTROL_SELECT_VAL;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_TIMING] = SCR1_TDU_MCONTROL_TIMING_VAL;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_ACTION_HI:SCR1_TDU_MCONTROL_ACTION_LO] = mcontrol_action_ff[i];
							csr2tdu_rdata[SCR1_TDU_MCONTROL_CHAIN] = 1&#39;b0;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_MATCH_HI:SCR1_TDU_MCONTROL_MATCH_LO] = 1&#39;b0;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_M] = mcontrol_m_ff[i];
							csr2tdu_rdata[SCR1_TDU_MCONTROL_RESERVEDA] = SCR1_TDU_MCONTROL_RESERVEDA_VAL;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_S] = 1&#39;b0;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_U] = 1&#39;b0;
							csr2tdu_rdata[SCR1_TDU_MCONTROL_EXECUTE] = mcontrol_execution_ff[i];
							csr2tdu_rdata[SCR1_TDU_MCONTROL_STORE] = mcontrol_store_ff[i];
							csr2tdu_rdata[SCR1_TDU_MCONTROL_LOAD] = mcontrol_load_ff[i];
						end
				end
				if (tselect_ff == (SCR1_TDU_ALLTRIG_NUM - 1&#39;b1)) begin
					csr_addr_icount_cmb = 1&#39;b1;
					csr2tdu_rdata[SCR1_TDU_TDATA1_TYPE_HI:SCR1_TDU_TDATA1_TYPE_LO] = SCR1_TDU_ICOUNT_TYPE_VAL;
					csr2tdu_rdata[SCR1_TDU_TDATA1_DMODE] = icount_dmode_ff;
					csr2tdu_rdata[SCR1_TDU_ICOUNT_HIT] = icount_hit_ff;
					csr2tdu_rdata[SCR1_TDU_ICOUNT_COUNT_HI:SCR1_TDU_ICOUNT_COUNT_LO] = icount_count_ff;
					csr2tdu_rdata[SCR1_TDU_ICOUNT_U] = 1&#39;b0;
					csr2tdu_rdata[SCR1_TDU_ICOUNT_S] = 1&#39;b0;
					csr2tdu_rdata[SCR1_TDU_ICOUNT_M] = icount_m_ff;
					csr2tdu_rdata[SCR1_TDU_ICOUNT_ACTION_HI:SCR1_TDU_ICOUNT_ACTION_LO] = icount_action_ff;
				end
			end
			if (csr2tdu_addr == SCR1_CSR_ADDR_TDU_OFFS_TINFO) begin
				begin : sv2v_autoblock_7
					reg [31:0] i;
					for (i = 0; i &lt; MTRIG_NUM; i = i + 1)
						if (tselect_ff == i)
							csr2tdu_rdata[SCR1_TDU_MCONTROL_TYPE_VAL] = 1&#39;b1;
				end
				if (tselect_ff == (SCR1_TDU_ALLTRIG_NUM - 1&#39;b1))
					csr2tdu_rdata[SCR1_TDU_ICOUNT_TYPE_VAL] = 1&#39;b1;
			end
			if (csr2tdu_cmd == SCR1_CSR_CMD_WRITE) begin
				csr_wr_cmb = 1&#39;b1;
				csr_wr_data_cmb = csr2tdu_wdata;
			end
			if (csr2tdu_cmd == SCR1_CSR_CMD_SET) begin
				csr_wr_cmb = |csr2tdu_wdata;
				csr_wr_data_cmb = csr2tdu_rdata | csr2tdu_wdata;
			end
			if (csr2tdu_cmd == SCR1_CSR_CMD_CLEAR) begin
				csr_wr_cmb = |csr2tdu_wdata;
				csr_wr_data_cmb = csr2tdu_rdata &amp; ~csr2tdu_wdata;
			end
		end
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			tselect_ff &lt;= 1&#39;b0;
		else if (clk_en)
			if (csr_addr_tselect_cmb &amp; csr_wr_cmb)
				if (csr_wr_data_cmb[ALLTRIG_W - 1:0] &lt; ALLTRIG_NUM)
					tselect_ff &lt;= csr_wr_data_cmb[ALLTRIG_W - 1:0];
	always @(*) begin
		icount_hit_cmb = 1&#39;b0;
		icount_decrement_cmb = 1&#39;b0;
		if (~dsbl)
			if (icount_m_ff) begin
				icount_hit_cmb = (exu2tdu_i_mon[33] &amp; (icount_count_ff == 1&#39;b1)) &amp; ~icount_skip_ff;
				icount_decrement_cmb = exu2tdu_i_mon[33] &amp; (icount_count_ff != 1&#39;b0);
			end
	end
	always @(*) clk_en_icount_cmb = (csr_addr_icount_cmb &amp; csr_wr_cmb) | icount_m_ff;
	always @(*) icount_write_en = (icount_dmode_ff ? dsbl : 1&#39;b1);
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			icount_dmode_ff &lt;= 1&#39;b0;
			icount_m_ff &lt;= 1&#39;b0;
			icount_action_ff &lt;= 1&#39;b0;
			icount_hit_ff &lt;= 1&#39;b0;
			icount_count_ff &lt;= 1&#39;b0;
			icount_skip_ff &lt;= 1&#39;b0;
		end
		else if (clk_en)
			if (clk_en_icount_cmb) begin
				if ((csr_addr_icount_cmb &amp; csr_wr_cmb) &amp; icount_write_en) begin
					icount_dmode_ff &lt;= csr_wr_data_cmb[SCR1_TDU_TDATA1_DMODE];
					icount_m_ff &lt;= csr_wr_data_cmb[SCR1_TDU_ICOUNT_M];
					icount_action_ff &lt;= csr_wr_data_cmb[SCR1_TDU_ICOUNT_ACTION_HI:SCR1_TDU_ICOUNT_ACTION_LO] == 1&#39;b1;
				end
				if ((csr_addr_icount_cmb &amp; csr_wr_cmb) &amp; icount_write_en)
					icount_hit_ff &lt;= csr_wr_data_cmb[SCR1_TDU_ICOUNT_HIT];
				else if (exu2tdu_bp_retire[ALLTRIG_NUM - 1&#39;b1])
					icount_hit_ff &lt;= 1&#39;b1;
				if ((csr_addr_icount_cmb &amp; csr_wr_cmb) &amp; icount_write_en)
					icount_count_ff &lt;= csr_wr_data_cmb[SCR1_TDU_ICOUNT_COUNT_HI:SCR1_TDU_ICOUNT_COUNT_LO];
				else if ((icount_decrement_cmb &amp; exu2tdu_i_mon[32]) &amp; ~icount_skip_ff)
					icount_count_ff &lt;= icount_count_ff - 1&#39;b1;
				if (csr_addr_icount_cmb &amp; csr_wr_cmb)
					icount_skip_ff &lt;= csr_wr_data_cmb[SCR1_TDU_ICOUNT_M];
				else if ((icount_skip_ff &amp; icount_decrement_cmb) &amp; exu2tdu_i_mon[32])
					icount_skip_ff &lt;= 1&#39;b0;
			end
	generate
		for (gvar_trig = 0; $unsigned(gvar_trig) &lt; MTRIG_NUM; gvar_trig = gvar_trig + 1) begin : gblock_mtrig
			always @(*) begin
				mcontrol_execution_hit_cmb[gvar_trig] = 1&#39;b0;
				if (~dsbl)
					if (mcontrol_m_ff[gvar_trig])
						if (mcontrol_execution_ff[gvar_trig])
							mcontrol_execution_hit_cmb[gvar_trig] = exu2tdu_i_mon[33] &amp; (exu2tdu_i_mon[31-:32] == tdata2[gvar_trig * SCR1_TDU_DATA_W+:SCR1_TDU_DATA_W]);
			end
			always @(*) begin
				mcontrol_ldst_hit_cmb[gvar_trig] = 1&#39;b0;
				if (~dsbl)
					if (mcontrol_m_ff[gvar_trig])
						mcontrol_ldst_hit_cmb[gvar_trig] = (tdu2lsu_d_mon[34] &amp; ((mcontrol_load_ff[gvar_trig] &amp; tdu2lsu_d_mon[33]) | (mcontrol_store_ff[gvar_trig] &amp; tdu2lsu_d_mon[32]))) &amp; (tdu2lsu_d_mon[31-:32] == tdata2[gvar_trig * SCR1_TDU_DATA_W+:SCR1_TDU_DATA_W]);
			end
			always @(*) clk_en_mcontrol_cmb[gvar_trig] = (csr_addr_mcontrol_cmb[gvar_trig] &amp; csr_wr_cmb) | mcontrol_m_ff[gvar_trig];
			always @(*) mcontrol_write_en[gvar_trig] = (mcontrol_dmode_ff[gvar_trig] ? dsbl : 1&#39;b1);
			always @(negedge rst_n or posedge clk)
				if (~rst_n) begin
					mcontrol_dmode_ff[gvar_trig] &lt;= 1&#39;b0;
					mcontrol_m_ff[gvar_trig] &lt;= 1&#39;b0;
					mcontrol_execution_ff[gvar_trig] &lt;= 1&#39;b0;
					mcontrol_load_ff[gvar_trig] &lt;= 1&#39;b0;
					mcontrol_store_ff[gvar_trig] &lt;= 1&#39;b0;
					mcontrol_action_ff[gvar_trig] &lt;= 1&#39;b0;
					mcontrol_hit_ff[gvar_trig] &lt;= 1&#39;b0;
				end
				else if (clk_en)
					if (clk_en_mcontrol_cmb[gvar_trig]) begin
						if ((csr_addr_mcontrol_cmb[gvar_trig] &amp; csr_wr_cmb) &amp; mcontrol_write_en[gvar_trig]) begin
							mcontrol_dmode_ff[gvar_trig] &lt;= csr_wr_data_cmb[SCR1_TDU_TDATA1_DMODE];
							mcontrol_m_ff[gvar_trig] &lt;= csr_wr_data_cmb[SCR1_TDU_MCONTROL_M];
							mcontrol_execution_ff[gvar_trig] &lt;= csr_wr_data_cmb[SCR1_TDU_MCONTROL_EXECUTE];
							mcontrol_load_ff[gvar_trig] &lt;= csr_wr_data_cmb[SCR1_TDU_MCONTROL_LOAD];
							mcontrol_store_ff[gvar_trig] &lt;= csr_wr_data_cmb[SCR1_TDU_MCONTROL_STORE];
							mcontrol_action_ff[gvar_trig] &lt;= csr_wr_data_cmb[SCR1_TDU_MCONTROL_ACTION_HI:SCR1_TDU_MCONTROL_ACTION_LO] == 1&#39;b1;
						end
						if ((csr_addr_mcontrol_cmb[gvar_trig] &amp; csr_wr_cmb) &amp; mcontrol_write_en[gvar_trig])
							mcontrol_hit_ff[gvar_trig] &lt;= csr_wr_data_cmb[SCR1_TDU_MCONTROL_HIT];
						else if (exu2tdu_bp_retire[gvar_trig])
							mcontrol_hit_ff[gvar_trig] &lt;= 1&#39;b1;
					end
			always @(posedge clk)
				if (clk_en)
					if (csr_addr_tdata2_cmb[gvar_trig] &amp; csr_wr_cmb)
						if (mcontrol_write_en[gvar_trig])
							tdata2[gvar_trig * SCR1_TDU_DATA_W+:SCR1_TDU_DATA_W] &lt;= csr_wr_data_cmb;
		end
	endgenerate
	always @(*) begin
		tdu2exu_i_match = mcontrol_execution_hit_cmb;
		tdu2lsu_i_x_req = |mcontrol_execution_hit_cmb;
		tdu2exu_i_x_req = |mcontrol_execution_hit_cmb;
		tdu2exu_i_match[SCR1_TDU_ALLTRIG_NUM - 1] = icount_hit_cmb;
		tdu2lsu_i_x_req = tdu2lsu_i_x_req | icount_hit_cmb;
		tdu2exu_i_x_req = tdu2exu_i_x_req | icount_hit_cmb;
	end
	always @(*) begin
		tdu2lsu_d_match = mcontrol_ldst_hit_cmb;
		tdu2lsu_d_x_req = |mcontrol_ldst_hit_cmb;
	end
	always @(*) begin
		tdu2hdu_dmode_req = 1&#39;b0;
		begin : sv2v_autoblock_8
			reg [31:0] i;
			for (i = 0; i &lt; MTRIG_NUM; i = i + 1)
				tdu2hdu_dmode_req = tdu2hdu_dmode_req | ((mcontrol_action_ff[i] == 1&#39;b1) &amp; exu2tdu_bp_retire[i]);
		end
		tdu2hdu_dmode_req = tdu2hdu_dmode_req | ((icount_action_ff == 1&#39;b1) &amp; exu2tdu_bp_retire[ALLTRIG_NUM - 1]);
	end
endmodule
module scr1_ipic (
	rst_n,
	clk,
	irq_lines,
	csr2ipic_r_req,
	csr2ipic_w_req,
	csr2ipic_addr,
	csr2ipic_wdata,
	ipic2csr_rdata,
	irq_m_req
);
	input wire rst_n;
	input wire clk;
	localparam SCR1_IRQ_VECT_NUM = 16;
	localparam SCR1_IRQ_LINES_NUM = SCR1_IRQ_VECT_NUM;
	input wire [SCR1_IRQ_LINES_NUM - 1:0] irq_lines;
	input wire csr2ipic_r_req;
	input wire csr2ipic_w_req;
	input wire [2:0] csr2ipic_addr;
	input wire [31:0] csr2ipic_wdata;
	output reg [31:0] ipic2csr_rdata;
	output reg irq_m_req;
	localparam SCR1_IRQ_VECT_WIDTH = 5;
	localparam SCR1_IRQ_LINES_WIDTH = 4;
	function automatic [1:0] scr1_search_one_2;
		input reg [1:0] din;
		reg [1:0] tmp;
		begin
			tmp[1] = |din;
			tmp[0] = ~din[0];
			scr1_search_one_2 = tmp;
		end
	endfunction
	function automatic [(1 + SCR1_IRQ_VECT_WIDTH) - 1:0] scr1_search_one_16;
		input reg [15:0] din;
		reg [7:0] stage1_vd;
		reg [3:0] stage2_vd;
		reg [1:0] stage3_vd;
		reg stage1_idx [7:0];
		reg [1:0] stage2_idx [3:0];
		reg [2:0] stage3_idx [1:0];
		reg [(1 + SCR1_IRQ_VECT_WIDTH) - 1:0] result;
		reg [31:0] i;
		begin
			for (i = 0; i &lt; 8; i = i + 1)
				begin : sv2v_autoblock_9
					reg [1:0] tmp;
					tmp = scr1_search_one_2(din[((i + 1) * 2) - 1-:2]);
					stage1_vd[i] = tmp[1];
					stage1_idx[i] = tmp[0];
				end
			begin : sv2v_autoblock_10
				reg [31:0] i;
				for (i = 0; i &lt; 4; i = i + 1)
					begin : sv2v_autoblock_11
						reg [1:0] tmp;
						tmp = scr1_search_one_2(stage1_vd[((i + 1) * 2) - 1-:2]);
						stage2_vd[i] = tmp[1];
						stage2_idx[i] = (~tmp[0] ? {tmp[0], stage1_idx[2 * i]} : {tmp[0], stage1_idx[(2 * i) + 1]});
					end
			end
			begin : sv2v_autoblock_12
				reg [31:0] i;
				for (i = 0; i &lt; 2; i = i + 1)
					begin : sv2v_autoblock_13
						reg [1:0] tmp;
						tmp = scr1_search_one_2(stage2_vd[((i + 1) * 2) - 1-:2]);
						stage3_vd[i] = tmp[1];
						stage3_idx[i] = (~tmp[0] ? {tmp[0], stage2_idx[2 * i]} : {tmp[0], stage2_idx[(2 * i) + 1]});
					end
			end
			result[SCR1_IRQ_VECT_WIDTH] = |stage3_vd;
			result[SCR1_IRQ_VECT_WIDTH - 1-:SCR1_IRQ_VECT_WIDTH] = (stage3_vd[0] ? {1&#39;b0, stage3_idx[0]} : {1&#39;b1, stage3_idx[1]});
			scr1_search_one_16 = result;
		end
	endfunction
	reg [SCR1_IRQ_VECT_NUM - 1:0] irq_lines_i;
	reg [SCR1_IRQ_VECT_NUM - 1:0] irq_edge_det;
	wire [SCR1_IRQ_VECT_NUM - 1:0] irq_lvl;
	reg [SCR1_IRQ_VECT_NUM - 1:0] invr;
	reg [SCR1_IRQ_VECT_NUM - 1:0] invr_new;
	wire [SCR1_IRQ_VECT_NUM - 1:0] irq_vect;
	reg [SCR1_IRQ_VECT_NUM - 1:0] imr;
	reg [SCR1_IRQ_VECT_NUM - 1:0] imr_new;
	reg [SCR1_IRQ_VECT_NUM - 1:0] ipr;
	reg [SCR1_IRQ_VECT_NUM - 1:0] ipr_new;
	wire [SCR1_IRQ_VECT_NUM - 1:0] ipr_m;
	reg [SCR1_IRQ_VECT_NUM - 1:0] ipr_clr;
	reg [SCR1_IRQ_VECT_NUM - 1:0] ier;
	wire [SCR1_IRQ_VECT_NUM - 1:0] irr_m;
	reg [SCR1_IRQ_VECT_WIDTH - 1:0] cisv_m;
	localparam SCR1_IRQ_IDX_WIDTH = 4;
	reg [SCR1_IRQ_IDX_WIDTH - 1:0] idxr_m;
	reg [SCR1_IRQ_VECT_NUM - 1:0] isvr_m;
	reg soi_wr_m;
	reg eoi_wr_m;
	wire [(5 + SCR1_IRQ_LINES_WIDTH) - 1:0] icsr_m;
	wire [1:0] cicsr_m;
	wire [(1 + SCR1_IRQ_VECT_WIDTH) - 1:0] irr_priority_m;
	wire [(1 + SCR1_IRQ_VECT_WIDTH) - 1:0] isvr_priority_eoi_m;
	reg [SCR1_IRQ_VECT_NUM - 1:0] isvr_eoi_m;
	genvar gen_i;
	localparam [2:0] SCR1_IPIC_CICSR = 3&#39;h1;
	localparam [2:0] SCR1_IPIC_CISV = 3&#39;h0;
	localparam [2:0] SCR1_IPIC_EOI = 3&#39;h4;
	localparam [2:0] SCR1_IPIC_ICSR = 3&#39;h7;
	localparam SCR1_IPIC_ICSR_IE = 1;
	localparam SCR1_IPIC_ICSR_IM = 2;
	localparam SCR1_IPIC_ICSR_INV = 3;
	localparam SCR1_IPIC_ICSR_IP = 0;
	localparam SCR1_IPIC_ICSR_IS = 4;
	localparam SCR1_IPIC_ICSR_LN_LSB = 12;
	localparam SCR1_IPIC_ICSR_PRV_LSB = 8;
	localparam SCR1_IPIC_ICSR_PRV_MSB = 9;
	localparam [2:0] SCR1_IPIC_IDX = 3&#39;h6;
	localparam [2:0] SCR1_IPIC_IPR = 3&#39;h2;
	localparam [2:0] SCR1_IPIC_ISVR = 3&#39;h3;
	localparam [1:0] SCR1_IPIC_PRV_M = 2&#39;b11;
	localparam [2:0] SCR1_IPIC_SOI = 3&#39;h5;
	function automatic [SCR1_IRQ_VECT_WIDTH - 1:0] sv2v_cast_F113A;
		input reg [SCR1_IRQ_VECT_WIDTH - 1:0] inp;
		sv2v_cast_F113A = inp;
	endfunction
	localparam [SCR1_IRQ_VECT_WIDTH - 1:0] SCR1_IRQ_VOID_VECT_NUM = sv2v_cast_F113A(SCR1_IRQ_VECT_NUM);
	always @(*) begin : sv2v_autoblock_14
		reg cisv_found;
		cisv_found = 1&#39;b0;
		ipic2csr_rdata = {32 {1&#39;sb0}};
		if (csr2ipic_r_req)
			case (csr2ipic_addr)
				SCR1_IPIC_CISV: begin
					begin : sv2v_autoblock_15
						reg [31:0] i;
						for (i = 0; i &lt; SCR1_IRQ_VECT_NUM; i = i + 1)
							if (cisv_m == i) begin
								cisv_found = cisv_found | 1&#39;b1;
								ipic2csr_rdata[SCR1_IRQ_VECT_WIDTH - 1:0] = ipic2csr_rdata[SCR1_IRQ_VECT_WIDTH - 1:0] | cisv_m;
							end
					end
					if (~cisv_found)
						ipic2csr_rdata[SCR1_IRQ_VECT_WIDTH - 1:0] = SCR1_IRQ_VOID_VECT_NUM;
				end
				SCR1_IPIC_CICSR: begin
					ipic2csr_rdata[SCR1_IPIC_ICSR_IP] = cicsr_m[1];
					ipic2csr_rdata[SCR1_IPIC_ICSR_IE] = cicsr_m[0];
				end
				SCR1_IPIC_IPR: ipic2csr_rdata = ipr_m;
				SCR1_IPIC_ISVR: ipic2csr_rdata = isvr_m;
				SCR1_IPIC_EOI, SCR1_IPIC_SOI: ipic2csr_rdata = {32 {1&#39;sb0}};
				SCR1_IPIC_IDX: ipic2csr_rdata = idxr_m;
				SCR1_IPIC_ICSR: begin
					ipic2csr_rdata[SCR1_IPIC_ICSR_IP] = icsr_m[4 + SCR1_IRQ_LINES_WIDTH];
					ipic2csr_rdata[SCR1_IPIC_ICSR_IE] = icsr_m[2 + (SCR1_IRQ_LINES_WIDTH + 1)];
					ipic2csr_rdata[SCR1_IPIC_ICSR_IM] = icsr_m[2 + SCR1_IRQ_LINES_WIDTH];
					ipic2csr_rdata[SCR1_IPIC_ICSR_INV] = icsr_m[SCR1_IRQ_LINES_WIDTH + 1];
					ipic2csr_rdata[SCR1_IPIC_ICSR_PRV_MSB:SCR1_IPIC_ICSR_PRV_LSB] = SCR1_IPIC_PRV_M;
					ipic2csr_rdata[SCR1_IPIC_ICSR_IS] = icsr_m[SCR1_IRQ_LINES_WIDTH];
					ipic2csr_rdata[(SCR1_IPIC_ICSR_LN_LSB + SCR1_IRQ_LINES_WIDTH) - 1:SCR1_IPIC_ICSR_LN_LSB] = icsr_m[SCR1_IRQ_LINES_WIDTH - 1-:SCR1_IRQ_LINES_WIDTH];
				end
				default: ipic2csr_rdata = {32 {1&#39;sbx}};
			endcase
	end
	assign icsr_m[4 + SCR1_IRQ_LINES_WIDTH] = ipr[idxr_m];
	assign icsr_m[2 + (SCR1_IRQ_LINES_WIDTH + 1)] = ier[idxr_m];
	assign icsr_m[2 + SCR1_IRQ_LINES_WIDTH] = imr[idxr_m];
	assign icsr_m[SCR1_IRQ_LINES_WIDTH + 1] = invr[idxr_m];
	assign icsr_m[SCR1_IRQ_LINES_WIDTH] = isvr_m[idxr_m];
	function automatic [SCR1_IRQ_LINES_WIDTH - 1:0] sv2v_cast_B73A6;
		input reg [SCR1_IRQ_LINES_WIDTH - 1:0] inp;
		sv2v_cast_B73A6 = inp;
	endfunction
	assign icsr_m[SCR1_IRQ_LINES_WIDTH - 1-:SCR1_IRQ_LINES_WIDTH] = sv2v_cast_B73A6(idxr_m);
	assign cicsr_m[1] = ipr[cisv_m[SCR1_IRQ_VECT_WIDTH - 2:0]] &amp; ~cisv_m[SCR1_IRQ_VECT_WIDTH - 1];
	assign cicsr_m[0] = ier[cisv_m[SCR1_IRQ_VECT_WIDTH - 2:0]] &amp; ~cisv_m[SCR1_IRQ_VECT_WIDTH - 1];
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			ier &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
			imr &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
			invr &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
			idxr_m &lt;= {SCR1_IRQ_IDX_WIDTH {1&#39;sb0}};
		end
		else if (csr2ipic_w_req)
			case (csr2ipic_addr)
				SCR1_IPIC_CICSR:
					if (~cisv_m[SCR1_IRQ_VECT_WIDTH - 1])
						ier[cisv_m[SCR1_IRQ_VECT_WIDTH - 2:0]] &lt;= csr2ipic_wdata[SCR1_IPIC_ICSR_IE];
				SCR1_IPIC_IDX: idxr_m &lt;= csr2ipic_wdata[SCR1_IRQ_IDX_WIDTH - 1:0];
				SCR1_IPIC_ICSR: begin
					ier[idxr_m] &lt;= csr2ipic_wdata[SCR1_IPIC_ICSR_IE];
					imr[idxr_m] &lt;= csr2ipic_wdata[SCR1_IPIC_ICSR_IM];
					invr[idxr_m] &lt;= csr2ipic_wdata[SCR1_IPIC_ICSR_INV];
				end
				default:
					;
			endcase
	always @(*) begin
		ipr_clr = {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
		eoi_wr_m = 1&#39;b0;
		soi_wr_m = 1&#39;b0;
		if (csr2ipic_w_req)
			case (csr2ipic_addr)
				SCR1_IPIC_CICSR: ipr_clr[cisv_m[SCR1_IRQ_VECT_WIDTH - 2:0]] = ipr_clr[cisv_m[SCR1_IRQ_VECT_WIDTH - 2:0]] | (csr2ipic_wdata[SCR1_IPIC_ICSR_IP] &amp; ~cisv_m[SCR1_IRQ_VECT_WIDTH - 1]);
				SCR1_IPIC_IPR: ipr_clr = csr2ipic_wdata[SCR1_IRQ_VECT_NUM - 1:0];
				SCR1_IPIC_EOI: eoi_wr_m = eoi_wr_m | ~cisv_m[SCR1_IRQ_VECT_WIDTH - 1];
				SCR1_IPIC_SOI:
					if (irr_priority_m[SCR1_IRQ_VECT_WIDTH]) begin : sv2v_autoblock_16
						reg [31:0] i;
						for (i = 0; i &lt; SCR1_IRQ_VECT_NUM; i = i + 1)
							if (irr_priority_m[SCR1_IRQ_VECT_WIDTH - 1-:SCR1_IRQ_VECT_WIDTH] == i) begin
								soi_wr_m = soi_wr_m | 1&#39;b1;
								ipr_clr[i] = ipr_clr[i] | 1&#39;b1;
							end
					end
				SCR1_IPIC_ICSR: ipr_clr[idxr_m] = ipr_clr[idxr_m] | csr2ipic_wdata[SCR1_IPIC_ICSR_IP];
				default:
					;
			endcase
	end
	reg [SCR1_IRQ_VECT_NUM - 1:0] irq_lines_sync0;
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			irq_lines_sync0 &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
			irq_lines_i &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
		end
		else begin
			irq_lines_sync0 &lt;= irq_lines;
			irq_lines_i &lt;= irq_lines_sync0;
		end
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			irq_edge_det &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
		else
			irq_edge_det &lt;= irq_lines_i;
	always @(*) begin
		invr_new = invr;
		imr_new = imr;
		if (csr2ipic_w_req &amp; (csr2ipic_addr == SCR1_IPIC_ICSR)) begin
			invr_new[idxr_m] = csr2ipic_wdata[SCR1_IPIC_ICSR_INV];
			imr_new[idxr_m] = csr2ipic_wdata[SCR1_IPIC_ICSR_IM];
		end
	end
	assign irq_lvl = irq_lines_i ^ invr_new;
	always @(*) begin
		ipr_new = {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
		begin : sv2v_autoblock_17
			reg [31:0] i;
			for (i = 0; i &lt; SCR1_IRQ_VECT_NUM; i = i + 1)
				if (ipr_clr[i] &amp; (~irq_lvl[i] | imr_new[i]))
					ipr_new[i] = 1&#39;b0;
				else if (~imr[i])
					ipr_new[i] = irq_lvl[i];
				else
					ipr_new[i] = ipr[i] | ((irq_edge_det[i] ^ irq_lines_i[i]) &amp; irq_lvl[i]);
		end
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			ipr &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
		else if (ipr != ipr_new)
			ipr &lt;= ipr_new;
	assign ipr_m = ipr;
	assign irr_m = ipr_m &amp; ier;
	assign irr_priority_m = scr1_search_one_16(irr_m);
	assign isvr_priority_eoi_m = scr1_search_one_16(isvr_eoi_m);
	always @(*) begin
		isvr_eoi_m = isvr_m;
		begin : sv2v_autoblock_18
			reg [31:0] i;
			for (i = 0; i &lt; SCR1_IRQ_VECT_NUM; i = i + 1)
				if (i == cisv_m)
					isvr_eoi_m[i] = 1&#39;b0;
		end
	end
	always @(*) begin
		irq_m_req = 1&#39;b0;
		if (irr_priority_m[SCR1_IRQ_VECT_WIDTH])
			if (~|isvr_m)
				irq_m_req = 1&#39;b1;
			else if (irr_priority_m[SCR1_IRQ_VECT_WIDTH - 1-:SCR1_IRQ_VECT_WIDTH] &lt; cisv_m)
				irq_m_req = 1&#39;b1;
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			isvr_m &lt;= {SCR1_IRQ_VECT_NUM {1&#39;sb0}};
			cisv_m &lt;= SCR1_IRQ_VOID_VECT_NUM;
		end
		else if (irq_m_req &amp; soi_wr_m) begin
			begin : sv2v_autoblock_19
				reg [31:0] i;
				for (i = 0; i &lt; SCR1_IRQ_VECT_NUM; i = i + 1)
					if (i == irr_priority_m[SCR1_IRQ_VECT_WIDTH - 1-:SCR1_IRQ_VECT_WIDTH])
						isvr_m[i] &lt;= 1&#39;b1;
			end
			cisv_m &lt;= irr_priority_m[SCR1_IRQ_VECT_WIDTH - 1-:SCR1_IRQ_VECT_WIDTH];
		end
		else if (eoi_wr_m) begin
			isvr_m &lt;= isvr_eoi_m;
			if (isvr_priority_eoi_m[SCR1_IRQ_VECT_WIDTH])
				cisv_m &lt;= isvr_priority_eoi_m[SCR1_IRQ_VECT_WIDTH - 1-:SCR1_IRQ_VECT_WIDTH];
			else
				cisv_m &lt;= SCR1_IRQ_VOID_VECT_NUM;
		end
endmodule
module scr1_pipe_csr (
	rst_n,
	clk,
	exu2csr_r_req,
	exu2csr_rw_addr,
	csr2exu_r_data,
	exu2csr_w_req,
	exu2csr_w_cmd,
	exu2csr_w_data,
	csr2exu_rw_exc,
	exu2csr_take_irq,
	exu2csr_take_exc,
	exu2csr_mret_update,
	exu2csr_mret_instr,
	exu_no_commit,
	exu2csr_exc_code,
	exu2csr_trap_val,
	csr2exu_new_pc,
	csr2exu_irq,
	csr2exu_ip_ie,
	csr2exu_mstatus_mie_up,
	csr2ipic_r_req,
	csr2ipic_w_req,
	csr2ipic_addr,
	csr2ipic_wdata,
	ipic2csr_rdata,
	curr_pc,
	next_pc,
	instret_nexc,
	ext_irq,
	soft_irq,
	timer_irq,
	mtime_ext,
	csr2hdu_req,
	csr2hdu_cmd,
	csr2hdu_addr,
	csr2hdu_wdata,
	hdu2csr_rdata,
	hdu2csr_resp,
	csr2tdu_req,
	csr2tdu_cmd,
	csr2tdu_addr,
	csr2tdu_wdata,
	tdu2csr_rdata,
	tdu2csr_resp,
	fuse_mhartid
);
	input wire rst_n;
	input wire clk;
	input wire exu2csr_r_req;
	localparam [31:0] SCR1_CSR_ADDR_WIDTH = 12;
	input wire [SCR1_CSR_ADDR_WIDTH - 1:0] exu2csr_rw_addr;
	output wire [31:0] csr2exu_r_data;
	input wire exu2csr_w_req;
	localparam SCR1_CSR_CMD_ALL_NUM_E = 4;
	localparam SCR1_CSR_CMD_WIDTH_E = 2;
	input wire [SCR1_CSR_CMD_WIDTH_E - 1:0] exu2csr_w_cmd;
	input wire [31:0] exu2csr_w_data;
	output wire csr2exu_rw_exc;
	input wire exu2csr_take_irq;
	input wire exu2csr_take_exc;
	input wire exu2csr_mret_update;
	input wire exu2csr_mret_instr;
	input wire exu_no_commit;
	localparam [31:0] SCR1_EXC_CODE_WIDTH_E = 4;
	input wire [SCR1_EXC_CODE_WIDTH_E - 1:0] exu2csr_exc_code;
	input wire [31:0] exu2csr_trap_val;
	output reg [31:0] csr2exu_new_pc;
	output wire csr2exu_irq;
	output wire csr2exu_ip_ie;
	output wire csr2exu_mstatus_mie_up;
	output reg csr2ipic_r_req;
	output reg csr2ipic_w_req;
	output wire [2:0] csr2ipic_addr;
	output wire [31:0] csr2ipic_wdata;
	input wire [31:0] ipic2csr_rdata;
	input wire [31:0] curr_pc;
	input wire [31:0] next_pc;
	input wire instret_nexc;
	input wire ext_irq;
	input wire soft_irq;
	input wire timer_irq;
	input wire [63:0] mtime_ext;
	output wire csr2hdu_req;
	output wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr2hdu_cmd;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_HDU_MSPAN = &#39;h4;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_SPAN = SCR1_CSR_ADDR_HDU_MSPAN;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_WIDTH = $clog2(&#39;h4);
	output wire [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] csr2hdu_addr;
	output wire [31:0] csr2hdu_wdata;
	input wire [31:0] hdu2csr_rdata;
	input wire hdu2csr_resp;
	output wire csr2tdu_req;
	output wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr2tdu_cmd;
	localparam SCR1_CSR_ADDR_TDU_OFFS_W = 3;
	output wire [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] csr2tdu_addr;
	output wire [31:0] csr2tdu_wdata;
	input wire [31:0] tdu2csr_rdata;
	input wire tdu2csr_resp;
	input wire [31:0] fuse_mhartid;
	reg [31:0] csr_mstatus;
	reg [31:0] csr_mie;
	reg [31:0] csr_mip;
	reg csr_mstatus_mie;
	reg csr_mstatus_mpie;
	reg csr_mie_mtie;
	reg csr_mie_meie;
	reg csr_mie_msie;
	reg [31:0] csr_mscratch;
	reg [31:1] csr_mepc;
	reg csr_mcause_i;
	reg [SCR1_EXC_CODE_WIDTH_E - 1:0] csr_mcause_ec;
	reg [SCR1_EXC_CODE_WIDTH_E - 1:0] csr_mcause_ec_new;
	reg [31:0] csr_mtval;
	localparam [31:0] SCR1_CSR_MTVEC_BASE_ZERO_BITS = 6;
	reg [31:SCR1_CSR_MTVEC_BASE_ZERO_BITS] csr_mtvec_base;
	reg csr_mtvec_mode;
	wire csr_mip_mtip;
	wire csr_mip_meip;
	wire csr_mip_msip;
	localparam [31:0] SCR1_CSR_COUNTERS_WIDTH = 64;
	wire [SCR1_CSR_COUNTERS_WIDTH - 1:0] csr_instret;
	reg [SCR1_CSR_COUNTERS_WIDTH - 1:8] csr_instret_hi;
	reg [SCR1_CSR_COUNTERS_WIDTH - 1:8] csr_instret_hi_new;
	reg [7:0] csr_instret_lo;
	reg [7:0] csr_instret_lo_new;
	wire [SCR1_CSR_COUNTERS_WIDTH - 1:0] csr_cycle;
	reg [SCR1_CSR_COUNTERS_WIDTH - 1:8] csr_cycle_hi;
	reg [SCR1_CSR_COUNTERS_WIDTH - 1:8] csr_cycle_hi_new;
	reg [7:0] csr_cycle_lo;
	reg [7:0] csr_cycle_lo_new;
	reg [31:0] csr_mcounten;
	reg csr_mcounten_cy;
	reg csr_mcounten_ir;
	reg [31:0] csr_r_data;
	reg csr_r_exc;
	reg csr_mstatus_up;
	reg csr_mie_up;
	reg csr_mscratch_up;
	reg csr_mepc_up;
	reg csr_mcause_up;
	reg csr_mtval_up;
	reg csr_mtvec_up;
	reg [1:0] csr_cycle_up;
	reg [1:0] csr_instret_up;
	wire csr_cycle_inc_lo;
	wire csr_cycle_inc_hi;
	wire csr_instret_inc_lo;
	wire csr_instret_inc_hi;
	reg csr_mcounten_up;
	reg [31:0] csr_w_data;
	reg csr_w_exc;
	wire e_exc;
	wire e_irq;
	wire e_mret;
	reg csr_hdu_req;
	reg csr_brkm_req;
	localparam [31:0] SCR1_CSR_MCOUNTEN_CY_OFFSET = 0;
	localparam [31:0] SCR1_CSR_MCOUNTEN_IR_OFFSET = 2;
	localparam [31:0] SCR1_CSR_MIE_MEIE_OFFSET = 11;
	localparam [31:0] SCR1_CSR_MIE_MSIE_OFFSET = 3;
	localparam [31:0] SCR1_CSR_MIE_MTIE_OFFSET = 7;
	localparam [31:0] SCR1_CSR_MSTATUS_MIE_OFFSET = 3;
	localparam [31:0] SCR1_CSR_MSTATUS_MPIE_OFFSET = 7;
	localparam [1:0] SCR1_CSR_MSTATUS_MPP = 2&#39;b11;
	localparam [31:0] SCR1_CSR_MSTATUS_MPP_OFFSET = 11;
	always @(*) begin
		csr_mstatus = {32 {1&#39;sb0}};
		csr_mie = {32 {1&#39;sb0}};
		csr_mip = {32 {1&#39;sb0}};
		csr_mcounten = {32 {1&#39;sb0}};
		csr_mstatus[SCR1_CSR_MSTATUS_MIE_OFFSET] = csr_mstatus_mie;
		csr_mstatus[SCR1_CSR_MSTATUS_MPIE_OFFSET] = csr_mstatus_mpie;
		csr_mstatus[SCR1_CSR_MSTATUS_MPP_OFFSET + 1:SCR1_CSR_MSTATUS_MPP_OFFSET] = SCR1_CSR_MSTATUS_MPP;
		csr_mie[SCR1_CSR_MIE_MSIE_OFFSET] = csr_mie_msie;
		csr_mie[SCR1_CSR_MIE_MTIE_OFFSET] = csr_mie_mtie;
		csr_mie[SCR1_CSR_MIE_MEIE_OFFSET] = csr_mie_meie;
		csr_mip[SCR1_CSR_MIE_MSIE_OFFSET] = csr_mip_msip;
		csr_mip[SCR1_CSR_MIE_MTIE_OFFSET] = csr_mip_mtip;
		csr_mip[SCR1_CSR_MIE_MEIE_OFFSET] = csr_mip_meip;
		csr_mcounten[SCR1_CSR_MCOUNTEN_CY_OFFSET] = csr_mcounten_cy;
		csr_mcounten[SCR1_CSR_MCOUNTEN_IR_OFFSET] = csr_mcounten_ir;
	end
	localparam [6:0] SCR1_CSR_ADDR_HPMCOUNTERH_MASK = 7&#39;b1100100;
	localparam [6:0] SCR1_CSR_ADDR_HPMCOUNTER_MASK = 7&#39;b1100000;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_BASE = &#39;hbf0;
	localparam [2:0] SCR1_IPIC_CICSR = 3&#39;h1;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_CICSR = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_CICSR;
	localparam [2:0] SCR1_IPIC_CISV = 3&#39;h0;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_CISV = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_CISV;
	localparam [2:0] SCR1_IPIC_EOI = 3&#39;h4;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_EOI = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_EOI;
	localparam [2:0] SCR1_IPIC_ICSR = 3&#39;h7;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_ICSR = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_ICSR;
	localparam [2:0] SCR1_IPIC_IDX = 3&#39;h6;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_IDX = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_IDX;
	localparam [2:0] SCR1_IPIC_IPR = 3&#39;h2;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_IPR = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_IPR;
	localparam [2:0] SCR1_IPIC_ISVR = 3&#39;h3;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_ISVR = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_ISVR;
	localparam [2:0] SCR1_IPIC_SOI = 3&#39;h5;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_IPIC_SOI = SCR1_CSR_ADDR_IPIC_BASE + SCR1_IPIC_SOI;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MARCHID = &#39;hf12;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MCAUSE = &#39;h342;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MCOUNTEN = &#39;h7e0;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MEPC = &#39;h341;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MHARTID = &#39;hf14;
	localparam [6:0] SCR1_CSR_ADDR_MHPMCOUNTERH_MASK = 7&#39;b1011100;
	localparam [6:0] SCR1_CSR_ADDR_MHPMCOUNTER_MASK = 7&#39;b1011000;
	localparam [6:0] SCR1_CSR_ADDR_MHPMEVENT_MASK = 7&#39;b0011001;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MIE = &#39;h304;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MIMPID = &#39;hf13;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MIP = &#39;h344;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MISA = &#39;h301;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MSCRATCH = &#39;h340;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MSTATUS = &#39;h300;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MTVAL = &#39;h343;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MTVEC = &#39;h305;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MVENDORID = &#39;hf11;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_TDU_MBASE = &#39;h7a0;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TDATA1 = &#39;h1;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_TDU_TDATA1 = SCR1_CSR_ADDR_TDU_MBASE + SCR1_CSR_ADDR_TDU_OFFS_TDATA1;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TDATA2 = &#39;h2;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_TDU_TDATA2 = SCR1_CSR_ADDR_TDU_MBASE + SCR1_CSR_ADDR_TDU_OFFS_TDATA2;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TINFO = &#39;h4;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_TDU_TINFO = SCR1_CSR_ADDR_TDU_MBASE + SCR1_CSR_ADDR_TDU_OFFS_TINFO;
	localparam [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] SCR1_CSR_ADDR_TDU_OFFS_TSELECT = &#39;h0;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_TDU_TSELECT = SCR1_CSR_ADDR_TDU_MBASE + SCR1_CSR_ADDR_TDU_OFFS_TSELECT;
	localparam [31:0] SCR1_CSR_MARCHID = 32&#39;d8;
	localparam [31:0] SCR1_CSR_MIMPID = 32&#39;h19083000;
	localparam [1:0] SCR1_MISA_MXL_32 = 2&#39;d1;
	localparam [31:0] SCR1_CSR_MISA = (((SCR1_MISA_MXL_32 &lt;&lt; 30) | 32&#39;h00000100) | 32&#39;h00000004) | 32&#39;h00001000;
	localparam [31:0] SCR1_CSR_MVENDORID = 1&#39;sb0;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_HDU_MBASE = &#39;h7b0;
	function automatic [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] sv2v_cast_5EECE;
		input reg [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] inp;
		sv2v_cast_5EECE = inp;
	endfunction
	localparam SCR1_HDU_DBGCSR_OFFS_DCSR = sv2v_cast_5EECE(&#39;d0);
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_HDU_DBGCSR_ADDR_DCSR = SCR1_CSR_ADDR_HDU_MBASE + SCR1_HDU_DBGCSR_OFFS_DCSR;
	localparam SCR1_HDU_DBGCSR_OFFS_DPC = sv2v_cast_5EECE(&#39;d1);
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_HDU_DBGCSR_ADDR_DPC = SCR1_CSR_ADDR_HDU_MBASE + SCR1_HDU_DBGCSR_OFFS_DPC;
	localparam SCR1_HDU_DBGCSR_OFFS_DSCRATCH0 = sv2v_cast_5EECE(&#39;d2);
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_HDU_DBGCSR_ADDR_DSCRATCH0 = SCR1_CSR_ADDR_HDU_MBASE + SCR1_HDU_DBGCSR_OFFS_DSCRATCH0;
	localparam SCR1_HDU_DBGCSR_OFFS_DSCRATCH1 = sv2v_cast_5EECE(&#39;d3);
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_HDU_DBGCSR_ADDR_DSCRATCH1 = SCR1_CSR_ADDR_HDU_MBASE + SCR1_HDU_DBGCSR_OFFS_DSCRATCH1;
	function automatic [1:0] sv2v_cast_2;
		input reg [1:0] inp;
		sv2v_cast_2 = inp;
	endfunction
	function automatic [30:0] sv2v_cast_31;
		input reg [30:0] inp;
		sv2v_cast_31 = inp;
	endfunction
	always @(*) begin
		csr_r_data = {32 {1&#39;sb0}};
		csr_r_exc = 1&#39;b0;
		csr2ipic_r_req = 1&#39;b0;
		csr_hdu_req = 1&#39;b0;
		csr_brkm_req = 1&#39;b0;
		casez (exu2csr_rw_addr)
			SCR1_CSR_ADDR_MVENDORID: csr_r_data = SCR1_CSR_MVENDORID;
			SCR1_CSR_ADDR_MARCHID: csr_r_data = SCR1_CSR_MARCHID;
			SCR1_CSR_ADDR_MIMPID: csr_r_data = SCR1_CSR_MIMPID;
			SCR1_CSR_ADDR_MHARTID: csr_r_data = fuse_mhartid;
			SCR1_CSR_ADDR_MSTATUS: csr_r_data = csr_mstatus;
			SCR1_CSR_ADDR_MISA: csr_r_data = SCR1_CSR_MISA;
			SCR1_CSR_ADDR_MIE: csr_r_data = csr_mie;
			SCR1_CSR_ADDR_MTVEC: csr_r_data = {csr_mtvec_base, 4&#39;d0, sv2v_cast_2(csr_mtvec_mode)};
			SCR1_CSR_ADDR_MSCRATCH: csr_r_data = csr_mscratch;
			SCR1_CSR_ADDR_MEPC: csr_r_data = {csr_mepc, 1&#39;b0};
			SCR1_CSR_ADDR_MCAUSE: csr_r_data = {csr_mcause_i, sv2v_cast_31(csr_mcause_ec)};
			SCR1_CSR_ADDR_MTVAL: csr_r_data = csr_mtval;
			SCR1_CSR_ADDR_MIP: csr_r_data = csr_mip;
			{SCR1_CSR_ADDR_HPMCOUNTER_MASK, 5&#39;bzzzzz}:
				case (exu2csr_rw_addr[4:0])
					5&#39;d1: csr_r_data = mtime_ext[31:0];
					5&#39;d0: csr_r_data = csr_cycle[31:0];
					5&#39;d2: csr_r_data = csr_instret[31:0];
					default:
						;
				endcase
			{SCR1_CSR_ADDR_HPMCOUNTERH_MASK, 5&#39;bzzzzz}:
				case (exu2csr_rw_addr[4:0])
					5&#39;d1: csr_r_data = mtime_ext[63:32];
					5&#39;d0: csr_r_data = csr_cycle[63:32];
					5&#39;d2: csr_r_data = csr_instret[63:32];
					default:
						;
				endcase
			{SCR1_CSR_ADDR_MHPMCOUNTER_MASK, 5&#39;bzzzzz}:
				case (exu2csr_rw_addr[4:0])
					5&#39;d1: csr_r_exc = exu2csr_r_req;
					5&#39;d0: csr_r_data = csr_cycle[31:0];
					5&#39;d2: csr_r_data = csr_instret[31:0];
					default:
						;
				endcase
			{SCR1_CSR_ADDR_MHPMCOUNTERH_MASK, 5&#39;bzzzzz}:
				case (exu2csr_rw_addr[4:0])
					5&#39;d1: csr_r_exc = exu2csr_r_req;
					5&#39;d0: csr_r_data = csr_cycle[63:32];
					5&#39;d2: csr_r_data = csr_instret[63:32];
					default:
						;
				endcase
			{SCR1_CSR_ADDR_MHPMEVENT_MASK, 5&#39;bzzzzz}:
				case (exu2csr_rw_addr[4:0])
					5&#39;d0, 5&#39;d1, 5&#39;d2: csr_r_exc = exu2csr_r_req;
					default:
						;
				endcase
			SCR1_CSR_ADDR_MCOUNTEN: csr_r_data = csr_mcounten;
			SCR1_CSR_ADDR_IPIC_CISV, SCR1_CSR_ADDR_IPIC_CICSR, SCR1_CSR_ADDR_IPIC_IPR, SCR1_CSR_ADDR_IPIC_ISVR, SCR1_CSR_ADDR_IPIC_EOI, SCR1_CSR_ADDR_IPIC_SOI, SCR1_CSR_ADDR_IPIC_IDX, SCR1_CSR_ADDR_IPIC_ICSR: begin
				csr_r_data = ipic2csr_rdata;
				csr2ipic_r_req = exu2csr_r_req;
			end
			SCR1_HDU_DBGCSR_ADDR_DCSR, SCR1_HDU_DBGCSR_ADDR_DPC, SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, SCR1_HDU_DBGCSR_ADDR_DSCRATCH1: begin
				csr_hdu_req = 1&#39;b1;
				csr_r_data = hdu2csr_rdata;
			end
			SCR1_CSR_ADDR_TDU_TSELECT, SCR1_CSR_ADDR_TDU_TDATA1, SCR1_CSR_ADDR_TDU_TDATA2, SCR1_CSR_ADDR_TDU_TINFO: begin
				csr_brkm_req = 1&#39;b1;
				csr_r_data = tdu2csr_rdata;
			end
			default: csr_r_exc = exu2csr_r_req;
		endcase
	end
	assign csr2exu_r_data = csr_r_data;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_CLEAR = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_SET = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_WRITE = {32 {1&#39;sb0}} + 1;
	always @(*)
		case (exu2csr_w_cmd)
			SCR1_CSR_CMD_WRITE: csr_w_data = exu2csr_w_data;
			SCR1_CSR_CMD_SET: csr_w_data = exu2csr_w_data | csr_r_data;
			SCR1_CSR_CMD_CLEAR: csr_w_data = ~exu2csr_w_data &amp; csr_r_data;
			default: csr_w_data = {32 {1&#39;sb0}};
		endcase
	always @(*) begin
		csr_mstatus_up = 1&#39;b0;
		csr_mie_up = 1&#39;b0;
		csr_mscratch_up = 1&#39;b0;
		csr_mepc_up = 1&#39;b0;
		csr_mcause_up = 1&#39;b0;
		csr_mtval_up = 1&#39;b0;
		csr_mtvec_up = 1&#39;b0;
		csr_cycle_up = 2&#39;b00;
		csr_instret_up = 2&#39;b00;
		csr_mcounten_up = 1&#39;b0;
		csr_w_exc = 1&#39;b0;
		csr2ipic_w_req = 1&#39;b0;
		if (exu2csr_w_req)
			casez (exu2csr_rw_addr)
				SCR1_CSR_ADDR_MSTATUS: csr_mstatus_up = 1&#39;b1;
				SCR1_CSR_ADDR_MISA:
					;
				SCR1_CSR_ADDR_MIE: csr_mie_up = 1&#39;b1;
				SCR1_CSR_ADDR_MTVEC: csr_mtvec_up = 1&#39;b1;
				SCR1_CSR_ADDR_MSCRATCH: csr_mscratch_up = 1&#39;b1;
				SCR1_CSR_ADDR_MEPC: csr_mepc_up = 1&#39;b1;
				SCR1_CSR_ADDR_MCAUSE: csr_mcause_up = 1&#39;b1;
				SCR1_CSR_ADDR_MTVAL: csr_mtval_up = 1&#39;b1;
				SCR1_CSR_ADDR_MIP:
					;
				{SCR1_CSR_ADDR_MHPMCOUNTER_MASK, 5&#39;bzzzzz}:
					case (exu2csr_rw_addr[4:0])
						5&#39;d1: csr_w_exc = 1&#39;b1;
						5&#39;d0: csr_cycle_up[0] = 1&#39;b1;
						5&#39;d2: csr_instret_up[0] = 1&#39;b1;
						default:
							;
					endcase
				{SCR1_CSR_ADDR_MHPMCOUNTERH_MASK, 5&#39;bzzzzz}:
					case (exu2csr_rw_addr[4:0])
						5&#39;d1: csr_w_exc = 1&#39;b1;
						5&#39;d0: csr_cycle_up[1] = 1&#39;b1;
						5&#39;d2: csr_instret_up[1] = 1&#39;b1;
						default:
							;
					endcase
				{SCR1_CSR_ADDR_MHPMEVENT_MASK, 5&#39;bzzzzz}:
					case (exu2csr_rw_addr[4:0])
						5&#39;d0, 5&#39;d1, 5&#39;d2: csr_w_exc = 1&#39;b1;
						default:
							;
					endcase
				SCR1_CSR_ADDR_MCOUNTEN: csr_mcounten_up = 1&#39;b1;
				SCR1_CSR_ADDR_IPIC_CICSR, SCR1_CSR_ADDR_IPIC_IPR, SCR1_CSR_ADDR_IPIC_EOI, SCR1_CSR_ADDR_IPIC_SOI, SCR1_CSR_ADDR_IPIC_IDX, SCR1_CSR_ADDR_IPIC_ICSR: csr2ipic_w_req = 1&#39;b1;
				SCR1_CSR_ADDR_IPIC_CISV, SCR1_CSR_ADDR_IPIC_ISVR:
					;
				SCR1_HDU_DBGCSR_ADDR_DCSR, SCR1_HDU_DBGCSR_ADDR_DPC, SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, SCR1_HDU_DBGCSR_ADDR_DSCRATCH1:
					;
				SCR1_CSR_ADDR_TDU_TSELECT, SCR1_CSR_ADDR_TDU_TDATA1, SCR1_CSR_ADDR_TDU_TDATA2, SCR1_CSR_ADDR_TDU_TINFO:
					;
				default: csr_w_exc = 1&#39;b1;
			endcase
	end
	localparam [0:0] SCR1_CSR_RESP_OK = 0;
	assign csr2exu_rw_exc = ((csr_r_exc | csr_w_exc) | (csr2hdu_req &amp; (hdu2csr_resp != SCR1_CSR_RESP_OK))) | (csr2tdu_req &amp; (tdu2csr_resp != SCR1_CSR_RESP_OK));
	assign csr2exu_mstatus_mie_up = (csr_mstatus_up | csr_mie_up) | e_mret;
	assign e_exc = exu2csr_take_exc &amp; ~exu_no_commit;
	assign e_irq = (exu2csr_take_irq &amp; ~exu2csr_take_exc) &amp; ~exu_no_commit;
	assign e_mret = exu2csr_mret_update &amp; ~exu_no_commit;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_IRQ_M_EXTERNAL = 4&#39;d11;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_IRQ_M_SOFTWARE = 4&#39;d3;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_IRQ_M_TIMER = 4&#39;d7;
	function automatic [SCR1_EXC_CODE_WIDTH_E - 1:0] sv2v_cast_43DFC;
		input reg [SCR1_EXC_CODE_WIDTH_E - 1:0] inp;
		sv2v_cast_43DFC = inp;
	endfunction
	always @(*)
		case (1&#39;b1)
			csr_mip_meip &amp; csr_mie_meie: csr_mcause_ec_new = sv2v_cast_43DFC(SCR1_EXC_CODE_IRQ_M_EXTERNAL);
			csr_mip_msip &amp; csr_mie_msie: csr_mcause_ec_new = sv2v_cast_43DFC(SCR1_EXC_CODE_IRQ_M_SOFTWARE);
			csr_mip_mtip &amp; csr_mie_mtie: csr_mcause_ec_new = sv2v_cast_43DFC(SCR1_EXC_CODE_IRQ_M_TIMER);
			default: csr_mcause_ec_new = sv2v_cast_43DFC(SCR1_EXC_CODE_IRQ_M_EXTERNAL);
		endcase
	localparam [0:0] SCR1_CSR_MSTATUS_MIE_RST_VAL = 1&#39;b0;
	localparam [0:0] SCR1_CSR_MSTATUS_MPIE_RST_VAL = 1&#39;b1;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			csr_mstatus_mie &lt;= SCR1_CSR_MSTATUS_MIE_RST_VAL;
			csr_mstatus_mpie &lt;= SCR1_CSR_MSTATUS_MPIE_RST_VAL;
		end
		else
			case (1&#39;b1)
				e_exc, e_irq: begin
					csr_mstatus_mie &lt;= 1&#39;b0;
					csr_mstatus_mpie &lt;= csr_mstatus_mie;
				end
				e_mret: begin
					csr_mstatus_mie &lt;= csr_mstatus_mpie;
					csr_mstatus_mpie &lt;= 1&#39;b1;
				end
				csr_mstatus_up: begin
					csr_mstatus_mie &lt;= csr_w_data[SCR1_CSR_MSTATUS_MIE_OFFSET];
					csr_mstatus_mpie &lt;= csr_w_data[SCR1_CSR_MSTATUS_MPIE_OFFSET];
				end
				default:
					;
			endcase
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			csr_mepc &lt;= {31 {1&#39;sb0}};
		else
			case (1&#39;b1)
				e_exc: csr_mepc &lt;= curr_pc[31:1];
				e_irq &amp; ~exu2csr_mret_instr: csr_mepc &lt;= next_pc[31:1];
				csr_mepc_up: csr_mepc &lt;= csr_w_data[31:1];
				default:
					;
			endcase
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_RESET = 4&#39;d0;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			csr_mcause_i &lt;= 1&#39;b0;
			csr_mcause_ec &lt;= sv2v_cast_43DFC(SCR1_EXC_CODE_RESET);
		end
		else
			case (1&#39;b1)
				e_exc: begin
					csr_mcause_i &lt;= 1&#39;b0;
					csr_mcause_ec &lt;= exu2csr_exc_code;
				end
				e_irq: begin
					csr_mcause_i &lt;= 1&#39;b1;
					csr_mcause_ec &lt;= csr_mcause_ec_new;
				end
				csr_mcause_up: begin
					csr_mcause_i &lt;= csr_w_data[31];
					csr_mcause_ec &lt;= sv2v_cast_43DFC(csr_w_data[SCR1_EXC_CODE_WIDTH_E - 1:0]);
				end
				default:
					;
			endcase
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			csr_mtval &lt;= {32 {1&#39;sb0}};
		else
			case (1&#39;b1)
				e_exc: csr_mtval &lt;= exu2csr_trap_val;
				e_irq: csr_mtval &lt;= {32 {1&#39;sb0}};
				csr_mtval_up: csr_mtval &lt;= csr_w_data;
				default:
					;
			endcase
	assign csr_mip_mtip = timer_irq;
	assign csr_mip_meip = ext_irq;
	assign csr_mip_msip = soft_irq;
	assign csr2exu_ip_ie = ((csr_mip_meip &amp; csr_mie_meie) | (csr_mip_msip &amp; csr_mie_msie)) | (csr_mip_mtip &amp; csr_mie_mtie);
	assign csr2exu_irq = csr2exu_ip_ie &amp; csr_mstatus_mie;
	localparam [0:0] SCR1_CSR_MTVEC_MODE_VECTORED = 1&#39;b1;
	always @(*) begin
		if (csr_mtvec_mode == SCR1_CSR_MTVEC_MODE_VECTORED)
			case (1&#39;b1)
				exu2csr_take_exc: csr2exu_new_pc = {csr_mtvec_base, 6&#39;d0};
				csr_mip_meip &amp; csr_mie_meie: csr2exu_new_pc = {csr_mtvec_base, SCR1_EXC_CODE_IRQ_M_EXTERNAL, 2&#39;d0};
				csr_mip_msip &amp; csr_mie_msie: csr2exu_new_pc = {csr_mtvec_base, SCR1_EXC_CODE_IRQ_M_SOFTWARE, 2&#39;d0};
				csr_mip_mtip &amp; csr_mie_mtie: csr2exu_new_pc = {csr_mtvec_base, SCR1_EXC_CODE_IRQ_M_TIMER, 2&#39;d0};
				default: csr2exu_new_pc = {csr_mtvec_base, 6&#39;d0};
			endcase
		else
			csr2exu_new_pc = {csr_mtvec_base, 6&#39;d0};
		if (exu2csr_mret_instr &amp; ~exu2csr_take_irq)
			csr2exu_new_pc = {csr_mepc, 1&#39;b0};
	end
	localparam [0:0] SCR1_CSR_MIE_MEIE_RST_VAL = 1&#39;b0;
	localparam [0:0] SCR1_CSR_MIE_MSIE_RST_VAL = 1&#39;b0;
	localparam [0:0] SCR1_CSR_MIE_MTIE_RST_VAL = 1&#39;b0;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			csr_mie_mtie &lt;= SCR1_CSR_MIE_MTIE_RST_VAL;
			csr_mie_meie &lt;= SCR1_CSR_MIE_MEIE_RST_VAL;
			csr_mie_msie &lt;= SCR1_CSR_MIE_MSIE_RST_VAL;
		end
		else if (csr_mie_up) begin
			csr_mie_mtie &lt;= csr_w_data[SCR1_CSR_MIE_MTIE_OFFSET];
			csr_mie_meie &lt;= csr_w_data[SCR1_CSR_MIE_MEIE_OFFSET];
			csr_mie_msie &lt;= csr_w_data[SCR1_CSR_MIE_MSIE_OFFSET];
		end
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			csr_mcounten_cy &lt;= 1&#39;b1;
			csr_mcounten_ir &lt;= 1&#39;b1;
		end
		else if (csr_mcounten_up) begin
			csr_mcounten_cy &lt;= csr_w_data[SCR1_CSR_MCOUNTEN_CY_OFFSET];
			csr_mcounten_ir &lt;= csr_w_data[SCR1_CSR_MCOUNTEN_IR_OFFSET];
		end
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			csr_mscratch &lt;= {32 {1&#39;sb0}};
		else if (csr_mscratch_up)
			csr_mscratch &lt;= csr_w_data;
	localparam [31:0] SCR1_CSR_MTVEC_BASE_RW_BITS = 26;
	localparam [31:0] SCR1_CSR_MTVEC_BASE_RO_BITS = 32 - (SCR1_CSR_MTVEC_BASE_ZERO_BITS + SCR1_CSR_MTVEC_BASE_RW_BITS);
	localparam [31:0] SCR1_ARCH_CSR_MTVEC_BASE = &#39;h1c0;
	localparam [31:0] SCR1_CSR_MTVEC_BASE_VAL_BITS = 32 - SCR1_CSR_MTVEC_BASE_ZERO_BITS;
	function automatic [SCR1_CSR_MTVEC_BASE_VAL_BITS - 1:0] sv2v_cast_B8C6F;
		input reg [SCR1_CSR_MTVEC_BASE_VAL_BITS - 1:0] inp;
		sv2v_cast_B8C6F = inp;
	endfunction
	localparam [31:SCR1_CSR_MTVEC_BASE_ZERO_BITS] SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL = sv2v_cast_B8C6F(SCR1_ARCH_CSR_MTVEC_BASE &gt;&gt; SCR1_CSR_MTVEC_BASE_ZERO_BITS);
	localparam [31:SCR1_CSR_MTVEC_BASE_ZERO_BITS] SCR1_CSR_MTVEC_BASE_RST_VAL = SCR1_ARCH_CSR_MTVEC_BASE_RST_VAL;
	generate
		if (SCR1_CSR_MTVEC_BASE_RW_BITS == 0) begin : mtvec_base_ro
			always @(*) csr_mtvec_base = SCR1_CSR_MTVEC_BASE_RST_VAL;
		end
		else if (SCR1_CSR_MTVEC_BASE_RW_BITS == SCR1_CSR_MTVEC_BASE_VAL_BITS) begin : mtvec_base_rw
			always @(negedge rst_n or posedge clk)
				if (~rst_n)
					csr_mtvec_base &lt;= SCR1_CSR_MTVEC_BASE_RST_VAL;
				else if (csr_mtvec_up)
					csr_mtvec_base &lt;= csr_w_data[31:SCR1_CSR_MTVEC_BASE_ZERO_BITS];
		end
		else begin : mtvec_base_ro_rw
			reg [31:32 - SCR1_CSR_MTVEC_BASE_RW_BITS] csr_mtvec_base_reg;
			always @(negedge rst_n or posedge clk)
				if (~rst_n)
					csr_mtvec_base_reg &lt;= SCR1_CSR_MTVEC_BASE_RST_VAL[31-:SCR1_CSR_MTVEC_BASE_RW_BITS];
				else if (csr_mtvec_up)
					csr_mtvec_base_reg &lt;= csr_w_data[31-:SCR1_CSR_MTVEC_BASE_RW_BITS];
			always @(*) csr_mtvec_base = {csr_mtvec_base_reg, SCR1_CSR_MTVEC_BASE_RST_VAL[SCR1_CSR_MTVEC_BASE_ZERO_BITS+:SCR1_CSR_MTVEC_BASE_RO_BITS]};
		end
	endgenerate
	localparam [0:0] SCR1_CSR_MTVEC_MODE_DIRECT = 1&#39;b0;
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			csr_mtvec_mode &lt;= SCR1_CSR_MTVEC_MODE_DIRECT;
		else if (csr_mtvec_up)
			csr_mtvec_mode &lt;= csr_w_data[0];
	assign csr_cycle = {csr_cycle_hi, csr_cycle_lo};
	assign csr_cycle_inc_lo = 1&#39;b1 &amp; csr_mcounten_cy;
	assign csr_cycle_inc_hi = csr_cycle_inc_lo &amp; &amp;csr_cycle_lo;
	always @(*) begin
		csr_cycle_lo_new = csr_cycle_lo;
		csr_cycle_hi_new = csr_cycle_hi;
		if (csr_cycle_inc_lo)
			csr_cycle_lo_new = csr_cycle_lo + 1&#39;b1;
		if (csr_cycle_inc_hi)
			csr_cycle_hi_new = csr_cycle_hi + 1&#39;b1;
		case (csr_cycle_up)
			2&#39;b01: begin
				csr_cycle_lo_new = csr_w_data[7:0];
				csr_cycle_hi_new[31:8] = csr_w_data[31:8];
			end
			2&#39;b10: csr_cycle_hi_new[63:32] = csr_w_data;
			default:
				;
		endcase
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			csr_cycle_lo &lt;= {8 {1&#39;sb0}};
			csr_cycle_hi &lt;= {SCR1_CSR_COUNTERS_WIDTH - 8 {1&#39;sb0}};
		end
		else begin
			if (csr_cycle_inc_lo | csr_cycle_up[0])
				csr_cycle_lo &lt;= csr_cycle_lo_new;
			if (csr_cycle_inc_hi | |csr_cycle_up)
				csr_cycle_hi &lt;= csr_cycle_hi_new;
		end
	assign csr_instret = {csr_instret_hi, csr_instret_lo};
	assign csr_instret_inc_lo = instret_nexc &amp; csr_mcounten_ir;
	assign csr_instret_inc_hi = csr_instret_inc_lo &amp; &amp;csr_instret_lo;
	always @(*) begin
		csr_instret_lo_new = csr_instret_lo;
		csr_instret_hi_new = csr_instret_hi;
		if (csr_instret_inc_lo)
			csr_instret_lo_new = csr_instret_lo + 1&#39;b1;
		if (csr_instret_inc_hi)
			csr_instret_hi_new = csr_instret_hi + 1&#39;b1;
		case (csr_instret_up)
			2&#39;b01: begin
				csr_instret_lo_new = csr_w_data[7:0];
				csr_instret_hi_new[31:8] = csr_w_data[31:8];
			end
			2&#39;b10: csr_instret_hi_new[63:32] = csr_w_data;
			default:
				;
		endcase
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			csr_instret_lo &lt;= {8 {1&#39;sb0}};
			csr_instret_hi &lt;= {SCR1_CSR_COUNTERS_WIDTH - 8 {1&#39;sb0}};
		end
		else begin
			if (csr_instret_inc_lo | csr_instret_up[0])
				csr_instret_lo &lt;= csr_instret_lo_new;
			if (csr_instret_inc_hi | |csr_instret_up)
				csr_instret_hi &lt;= csr_instret_hi_new;
		end
	assign csr2ipic_addr = (csr2ipic_r_req | csr2ipic_w_req ? exu2csr_rw_addr[2:0] : {3 {1&#39;sb0}});
	assign csr2ipic_wdata = (csr2ipic_w_req ? exu2csr_w_data : {32 {1&#39;sb0}});
	assign csr2hdu_req = csr_hdu_req &amp; ((exu2csr_r_req &amp; ~csr_r_exc) | (exu2csr_w_req &amp; ~csr_w_exc));
	assign csr2hdu_cmd = exu2csr_w_cmd;
	assign csr2hdu_addr = exu2csr_rw_addr[SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0];
	assign csr2hdu_wdata = exu2csr_w_data;
	assign csr2tdu_req = csr_brkm_req &amp; ((exu2csr_r_req &amp; ~csr_r_exc) | (exu2csr_w_req &amp; ~csr_w_exc));
	assign csr2tdu_cmd = exu2csr_w_cmd;
	assign csr2tdu_addr = exu2csr_rw_addr[SCR1_CSR_ADDR_TDU_OFFS_W - 1:0];
	assign csr2tdu_wdata = exu2csr_w_data;
endmodule
module scr1_pipe_exu (
	rst_n,
	clk,
	idu2exu_req,
	exu2idu_rdy,
	idu2exu_cmd,
	idu2exu_use_rs1,
	idu2exu_use_rs2,
	exu2mprf_rs1_addr,
	mprf2exu_rs1_data,
	exu2mprf_rs2_addr,
	mprf2exu_rs2_data,
	exu2mprf_w_req,
	exu2mprf_rd_addr,
	exu2mprf_rd_data,
	exu2csr_rw_addr,
	exu2csr_r_req,
	csr2exu_r_data,
	exu2csr_w_req,
	exu2csr_w_cmd,
	exu2csr_w_data,
	csr2exu_rw_exc,
	exu2csr_take_irq,
	exu2csr_take_exc,
	exu2csr_mret_update,
	exu2csr_mret_instr,
	exu2csr_exc_code,
	exu2csr_trap_val,
	csr2exu_new_pc,
	csr2exu_irq,
	csr2exu_ip_ie,
	csr2exu_mstatus_mie_up,
	exu2dmem_req,
	exu2dmem_cmd,
	exu2dmem_width,
	exu2dmem_addr,
	exu2dmem_wdata,
	dmem2exu_req_ack,
	dmem2exu_rdata,
	dmem2exu_resp,
	exu_exc_req,
	brkpt,
	exu_init_pc,
	wfi_run2halt,
	instret,
	instret_nexc,
	exu_busy,
	exu_no_commit,
	exu_irq_dsbl,
	exu_pc_advmt_dsbl,
	exu_dmode_sstep_en,
	fetch_pbuf,
	dbg_halted,
	dbg_run2halt,
	dbg_halt2run,
	dbg_run_start,
	dbg_new_pc,
	exu2tdu_i_mon,
	tdu2exu_i_match,
	tdu2exu_i_x_req,
	lsu2tdu_d_mon,
	tdu2lsu_i_x_req,
	tdu2lsu_d_match,
	tdu2lsu_d_x_req,
	exu2tdu_bp_retire,
	brkpt_hw,
	curr_pc,
	next_pc,
	new_pc_req,
	new_pc
);
	input wire rst_n;
	input wire clk;
	input wire idu2exu_req;
	output wire exu2idu_rdy;
	localparam SCR1_GPR_FIELD_WIDTH = 5;
	localparam SCR1_CSR_CMD_ALL_NUM_E = 4;
	localparam SCR1_CSR_CMD_WIDTH_E = 2;
	localparam SCR1_CSR_OP_ALL_NUM_E = 2;
	localparam SCR1_CSR_OP_WIDTH_E = 1;
	localparam [31:0] SCR1_EXC_CODE_WIDTH_E = 4;
	localparam SCR1_IALU_CMD_ALL_NUM_E = 23;
	localparam SCR1_IALU_CMD_WIDTH_E = 5;
	localparam SCR1_IALU_OP_ALL_NUM_E = 2;
	localparam SCR1_IALU_OP_WIDTH_E = 1;
	localparam SCR1_SUM2_OP_ALL_NUM_E = 2;
	localparam SCR1_SUM2_OP_WIDTH_E = 1;
	localparam SCR1_LSU_CMD_ALL_NUM_E = 9;
	localparam SCR1_LSU_CMD_WIDTH_E = 4;
	localparam SCR1_RD_WB_ALL_NUM_E = 7;
	localparam SCR1_RD_WB_WIDTH_E = 3;
	input wire [(((((((((((((1 + SCR1_IALU_OP_WIDTH_E) + SCR1_IALU_CMD_WIDTH_E) + SCR1_SUM2_OP_WIDTH_E) + SCR1_LSU_CMD_WIDTH_E) + SCR1_CSR_OP_WIDTH_E) + SCR1_CSR_CMD_WIDTH_E) + SCR1_RD_WB_WIDTH_E) + 5) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + 33) + SCR1_EXC_CODE_WIDTH_E) - 1:0] idu2exu_cmd;
	input wire idu2exu_use_rs1;
	input wire idu2exu_use_rs2;
	output wire [4:0] exu2mprf_rs1_addr;
	input wire [31:0] mprf2exu_rs1_data;
	output wire [4:0] exu2mprf_rs2_addr;
	input wire [31:0] mprf2exu_rs2_data;
	output reg exu2mprf_w_req;
	output reg [4:0] exu2mprf_rd_addr;
	output reg [31:0] exu2mprf_rd_data;
	localparam [31:0] SCR1_CSR_ADDR_WIDTH = 12;
	output wire [SCR1_CSR_ADDR_WIDTH - 1:0] exu2csr_rw_addr;
	output reg exu2csr_r_req;
	input wire [31:0] csr2exu_r_data;
	output reg exu2csr_w_req;
	output wire [SCR1_CSR_CMD_WIDTH_E - 1:0] exu2csr_w_cmd;
	output reg [31:0] exu2csr_w_data;
	input wire csr2exu_rw_exc;
	output wire exu2csr_take_irq;
	output wire exu2csr_take_exc;
	output wire exu2csr_mret_update;
	output wire exu2csr_mret_instr;
	output wire [SCR1_EXC_CODE_WIDTH_E - 1:0] exu2csr_exc_code;
	output reg [31:0] exu2csr_trap_val;
	input wire [31:0] csr2exu_new_pc;
	input wire csr2exu_irq;
	input wire csr2exu_ip_ie;
	input wire csr2exu_mstatus_mie_up;
	output wire exu2dmem_req;
	output wire exu2dmem_cmd;
	output wire [1:0] exu2dmem_width;
	output wire [31:0] exu2dmem_addr;
	output wire [31:0] exu2dmem_wdata;
	input wire dmem2exu_req_ack;
	input wire [31:0] dmem2exu_rdata;
	input wire [1:0] dmem2exu_resp;
	output wire exu_exc_req;
	output wire brkpt;
	output wire exu_init_pc;
	output wire wfi_run2halt;
	output wire instret;
	output wire instret_nexc;
	output wire exu_busy;
	input wire exu_no_commit;
	input wire exu_irq_dsbl;
	input wire exu_pc_advmt_dsbl;
	input wire exu_dmode_sstep_en;
	input wire fetch_pbuf;
	input wire dbg_halted;
	input wire dbg_run2halt;
	input wire dbg_halt2run;
	input wire dbg_run_start;
	input wire [31:0] dbg_new_pc;
	output wire [33:0] exu2tdu_i_mon;
	localparam [31:0] SCR1_BRKM_BRKPT_NUMBER = 2;
	localparam [31:0] SCR1_TDU_MTRIG_NUM = SCR1_BRKM_BRKPT_NUMBER;
	localparam [31:0] SCR1_TDU_ALLTRIG_NUM = SCR1_TDU_MTRIG_NUM + 1&#39;b1;
	input wire [SCR1_TDU_ALLTRIG_NUM - 1:0] tdu2exu_i_match;
	input wire tdu2exu_i_x_req;
	output wire [34:0] lsu2tdu_d_mon;
	input wire tdu2lsu_i_x_req;
	input wire [SCR1_TDU_MTRIG_NUM - 1:0] tdu2lsu_d_match;
	input wire tdu2lsu_d_x_req;
	output reg [SCR1_TDU_ALLTRIG_NUM - 1:0] exu2tdu_bp_retire;
	output wire brkpt_hw;
	output reg [31:0] curr_pc;
	output wire [31:0] next_pc;
	output wire new_pc_req;
	output reg [31:0] new_pc;
	localparam SCR1_JUMP_MASK = 32&#39;hfffffffe;
	wire exu_queue_vd;
	wire [(((((((((((((1 + SCR1_IALU_OP_WIDTH_E) + SCR1_IALU_CMD_WIDTH_E) + SCR1_SUM2_OP_WIDTH_E) + SCR1_LSU_CMD_WIDTH_E) + SCR1_CSR_OP_WIDTH_E) + SCR1_CSR_CMD_WIDTH_E) + SCR1_RD_WB_WIDTH_E) + 5) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + 33) + SCR1_EXC_CODE_WIDTH_E) - 1:0] exu_queue;
	wire queue_barrier;
	reg exu_rdy;
	wire ialu_rdy;
	wire ialu_vd;
	reg [31:0] ialu_op1;
	reg [31:0] ialu_op2;
	reg [31:0] ialu_sum2_op1;
	reg [31:0] ialu_sum2_op2;
	wire [31:0] ialu_res;
	wire [31:0] ialu_sum2_res;
	wire ialu_cmp;
	wire lsu_req;
	wire lsu_rdy;
	wire [31:0] lsu_l_data;
	wire lsu_exc;
	wire [SCR1_EXC_CODE_WIDTH_E - 1:0] lsu_exc_code;
	reg csr_access;
	wire exc_req;
	reg [SCR1_EXC_CODE_WIDTH_E - 1:0] exc_code;
	wire ifu_fault_rvi_hi;
	reg wfi_halted;
	wire wfi_halt_cond;
	wire wfi_run_cond;
	reg wfi_run_start;
	reg [3:0] init_pc_v;
	wire init_pc;
	wire [31:0] inc_pc;
	reg exu_exc_req_r;
	assign queue_barrier = ((wfi_halted | wfi_run_start) | dbg_halted) | (dbg_run_start &amp; ~fetch_pbuf);
	assign exu2idu_rdy = exu_rdy &amp; ~queue_barrier;
	assign exu_queue_vd = idu2exu_req &amp; ~queue_barrier;
	assign exu_queue = idu2exu_cmd;
	assign exu2tdu_i_mon[33] = exu_queue_vd;
	assign exu2tdu_i_mon[32] = instret;
	assign exu2tdu_i_mon[31-:32] = curr_pc;
	always @(*) begin
		exu2tdu_bp_retire = {SCR1_TDU_ALLTRIG_NUM {1&#39;sb0}};
		if (exu_queue_vd) begin
			exu2tdu_bp_retire = tdu2exu_i_match;
			if (lsu_req)
				exu2tdu_bp_retire[SCR1_TDU_MTRIG_NUM - 1:0] = exu2tdu_bp_retire[SCR1_TDU_MTRIG_NUM - 1:0] | tdu2lsu_d_match;
		end
	end
	localparam [SCR1_IALU_OP_WIDTH_E - 1:0] SCR1_IALU_OP_REG_REG = 1;
	localparam [SCR1_SUM2_OP_WIDTH_E - 1:0] SCR1_SUM2_OP_REG_IMM = 1;
	always @(*) begin
		if (exu_queue[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] == SCR1_IALU_OP_REG_REG) begin
			ialu_op1 = mprf2exu_rs1_data;
			ialu_op2 = mprf2exu_rs2_data;
		end
		else begin
			ialu_op1 = mprf2exu_rs1_data;
			ialu_op2 = exu_queue[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1];
		end
		ialu_op1 = (ialu_vd ? ialu_op1 : {32 {1&#39;sb0}});
		ialu_op2 = (ialu_vd ? ialu_op2 : {32 {1&#39;sb0}});
		if (exu_queue[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] == SCR1_SUM2_OP_REG_IMM) begin
			ialu_sum2_op1 = mprf2exu_rs1_data;
			ialu_sum2_op2 = exu_queue[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1];
		end
		else begin
			ialu_sum2_op1 = curr_pc;
			ialu_sum2_op2 = exu_queue[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1];
		end
	end
	function automatic [4:0] sv2v_cast_5;
		input reg [4:0] inp;
		sv2v_cast_5 = inp;
	endfunction
	assign exu2mprf_rs1_addr = (exu_queue_vd &amp; idu2exu_use_rs1 ? sv2v_cast_5(exu_queue[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1]) : {5 {1&#39;sb0}});
	assign exu2mprf_rs2_addr = (exu_queue_vd &amp; idu2exu_use_rs2 ? sv2v_cast_5(exu_queue[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1]) : {5 {1&#39;sb0}});
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_NONE = 1&#39;sb0;
	assign ialu_vd = (exu_queue_vd &amp; (exu_queue[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] != SCR1_IALU_CMD_NONE)) &amp; ~tdu2exu_i_x_req;
	scr1_pipe_ialu i_ialu(
		.clk(clk),
		.rst_n(rst_n),
		.ialu_vd(ialu_vd),
		.ialu_rdy(ialu_rdy),
		.ialu_op1(ialu_op1),
		.ialu_op2(ialu_op2),
		.ialu_cmd(exu_queue[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1]),
		.ialu_res(ialu_res),
		.ialu_cmp(ialu_cmp),
		.ialu_sum2_op1(ialu_sum2_op1),
		.ialu_sum2_op2(ialu_sum2_op2),
		.ialu_sum2_res(ialu_sum2_res)
	);
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_NONE = 1&#39;sb0;
	assign lsu_req = (exu_queue[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] != SCR1_LSU_CMD_NONE) &amp; exu_queue_vd;
	scr1_pipe_lsu i_lsu(
		.rst_n(rst_n),
		.clk(clk),
		.exu2lsu_req(lsu_req),
		.exu2lsu_cmd(exu_queue[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1]),
		.exu2lsu_addr(ialu_sum2_res),
		.exu2lsu_s_data(mprf2exu_rs2_data),
		.lsu2exu_rdy(lsu_rdy),
		.lsu2exu_l_data(lsu_l_data),
		.lsu2exu_exc(lsu_exc),
		.lsu2exu_exc_code(lsu_exc_code),
		.lsu2tdu_d_mon(lsu2tdu_d_mon),
		.tdu2lsu_i_x_req(tdu2lsu_i_x_req),
		.tdu2lsu_d_x_req(tdu2lsu_d_x_req),
		.lsu2dmem_req(exu2dmem_req),
		.lsu2dmem_cmd(exu2dmem_cmd),
		.lsu2dmem_width(exu2dmem_width),
		.lsu2dmem_addr(exu2dmem_addr),
		.lsu2dmem_wdata(exu2dmem_wdata),
		.dmem2lsu_req_ack(dmem2exu_req_ack),
		.dmem2lsu_rdata(dmem2exu_rdata),
		.dmem2lsu_resp(dmem2exu_resp)
	);
	localparam [SCR1_CSR_OP_WIDTH_E - 1:0] SCR1_CSR_OP_REG = 1;
	always @(*)
		if (exu_queue[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] == SCR1_CSR_OP_REG)
			exu2csr_w_data = mprf2exu_rs1_data;
		else
			exu2csr_w_data = {1&#39;sb0, exu_queue[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1]};
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_CLEAR = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_SET = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_WRITE = {32 {1&#39;sb0}} + 1;
	localparam [0:0] SCR1_CSR_INIT = 0;
	always @(*) begin
		exu2csr_r_req = 1&#39;b0;
		exu2csr_w_req = 1&#39;b0;
		if (exu_queue_vd)
			case (exu_queue[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1])
				SCR1_CSR_CMD_WRITE: begin
					exu2csr_r_req = |exu_queue[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1];
					exu2csr_w_req = csr_access == SCR1_CSR_INIT;
				end
				SCR1_CSR_CMD_SET, SCR1_CSR_CMD_CLEAR: begin
					exu2csr_r_req = 1&#39;b1;
					exu2csr_w_req = |exu_queue[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] &amp; (csr_access == SCR1_CSR_INIT);
				end
				default:
					;
			endcase
		if (tdu2exu_i_x_req) begin
			exu2csr_r_req = 1&#39;b0;
			exu2csr_w_req = 1&#39;b0;
		end
	end
	assign exu2csr_rw_addr = exu_queue[(32 + SCR1_EXC_CODE_WIDTH_E) - (32 - SCR1_CSR_ADDR_WIDTH):(32 + SCR1_EXC_CODE_WIDTH_E) - 31];
	assign exu2csr_w_cmd = exu_queue[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1];
	localparam [0:0] SCR1_CSR_RDY = 1;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			csr_access &lt;= SCR1_CSR_INIT;
		else if (csr_access == SCR1_CSR_INIT) begin
			if (csr2exu_mstatus_mie_up)
				csr_access &lt;= SCR1_CSR_RDY;
		end
		else
			csr_access &lt;= SCR1_CSR_INIT;
	assign exc_req = exu_queue_vd &amp; (((exu_queue[SCR1_EXC_CODE_WIDTH_E] | lsu_exc) | csr2exu_rw_exc) | brkpt_hw);
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_BREAKPOINT = 4&#39;d3;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ECALL_M = 4&#39;d11;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ILLEGAL_INSTR = 4&#39;d2;
	always @(*)
		case (1&#39;b1)
			brkpt_hw: exc_code = SCR1_EXC_CODE_BREAKPOINT;
			exu_queue[SCR1_EXC_CODE_WIDTH_E]: exc_code = exu_queue[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E];
			lsu_exc: exc_code = lsu_exc_code;
			csr2exu_rw_exc: exc_code = SCR1_EXC_CODE_ILLEGAL_INSTR;
			default: exc_code = SCR1_EXC_CODE_ECALL_M;
		endcase
	assign ifu_fault_rvi_hi = exu_queue[1 + (SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))))];
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_INSTR_ACCESS_FAULT = 4&#39;d1;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_LD_ACCESS_FAULT = 4&#39;d5;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_LD_ADDR_MISALIGN = 4&#39;d4;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ST_ACCESS_FAULT = 4&#39;d7;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ST_ADDR_MISALIGN = 4&#39;d6;
	localparam [1:0] SCR1_INSTR_RVI = 2&#39;b11;
	localparam [6:2] SCR1_OPCODE_SYSTEM = 5&#39;b11100;
	always @(*)
		case (exc_code)
			SCR1_EXC_CODE_INSTR_ACCESS_FAULT: exu2csr_trap_val = (ifu_fault_rvi_hi ? inc_pc : curr_pc);
			SCR1_EXC_CODE_ILLEGAL_INSTR: exu2csr_trap_val = (exu_queue[SCR1_EXC_CODE_WIDTH_E] ? exu_queue[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] : {exu2csr_rw_addr, sv2v_cast_5(exu_queue[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1]), exu_queue[(32 + SCR1_EXC_CODE_WIDTH_E) - 17:(32 + SCR1_EXC_CODE_WIDTH_E) - 19], sv2v_cast_5(exu_queue[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1]), SCR1_OPCODE_SYSTEM, SCR1_INSTR_RVI});
			SCR1_EXC_CODE_BREAKPOINT:
				if (tdu2exu_i_x_req)
					exu2csr_trap_val = curr_pc;
				else if (tdu2lsu_d_x_req)
					exu2csr_trap_val = ialu_sum2_res;
				else
					exu2csr_trap_val = {32 {1&#39;sb0}};
			SCR1_EXC_CODE_LD_ADDR_MISALIGN, SCR1_EXC_CODE_LD_ACCESS_FAULT, SCR1_EXC_CODE_ST_ADDR_MISALIGN, SCR1_EXC_CODE_ST_ACCESS_FAULT: exu2csr_trap_val = ialu_sum2_res;
			default: exu2csr_trap_val = {32 {1&#39;sb0}};
		endcase
	assign exu2csr_mret_instr = ((exu_queue_vd &amp; exu_queue[3 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))]) &amp; ~tdu2exu_i_x_req) &amp; ~dbg_halted;
	assign exu2csr_exc_code = exc_code;
	assign inc_pc = curr_pc + (exu_queue[74] ? 32&#39;d2 : 32&#39;d4);
	assign new_pc_req = ((((((init_pc | exu2csr_take_irq) | exu2csr_take_exc) | (exu2csr_mret_instr &amp; ~csr2exu_mstatus_mie_up)) | (exu_queue_vd &amp; exu_queue[2 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))])) | wfi_run_start) | (dbg_run_start &amp; ~fetch_pbuf)) | (exu_queue_vd &amp; (exu_queue[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] | (exu_queue[4 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] &amp; ialu_cmp)));
	assign exu2csr_take_exc = exc_req &amp; ~dbg_halted;
	assign exu2csr_mret_update = exu2csr_mret_instr &amp; (csr_access == SCR1_CSR_INIT);
	assign exu2csr_take_irq = ((csr2exu_irq &amp; ~exu_busy) &amp; ~exu_irq_dsbl) &amp; ~dbg_halted;
	localparam [31:0] SCR1_ARCH_RST_VECTOR = &#39;h200;
	localparam [31:0] SCR1_RST_VECTOR = SCR1_ARCH_RST_VECTOR;
	always @(*)
		case (1&#39;b1)
			init_pc: new_pc = SCR1_RST_VECTOR;
			exu2csr_take_exc, exu2csr_take_irq, exu2csr_mret_instr: new_pc = csr2exu_new_pc;
			dbg_run_start &amp; ~fetch_pbuf: new_pc = dbg_new_pc;
			wfi_run_start: new_pc = curr_pc;
			exu_queue[2 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))]: new_pc = inc_pc;
			default: new_pc = ialu_sum2_res &amp; SCR1_JUMP_MASK;
		endcase
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			init_pc_v &lt;= {4 {1&#39;sb0}};
		else if (~&amp;init_pc_v)
			init_pc_v &lt;= {init_pc_v[2:0], 1&#39;b1};
	assign init_pc = ~init_pc_v[3] &amp; init_pc_v[2];
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			curr_pc &lt;= SCR1_RST_VECTOR;
		else if (((instret | exu2csr_take_irq) | (dbg_run_start &amp; ~fetch_pbuf)) &amp; (~exu_pc_advmt_dsbl &amp; ~exu_no_commit))
			if (new_pc_req)
				curr_pc &lt;= new_pc;
			else begin
				curr_pc[5:0] &lt;= inc_pc[5:0];
				if (inc_pc[6] ^ curr_pc[6])
					curr_pc[31:6] &lt;= inc_pc[31:6];
			end
	assign next_pc = (exu_queue_vd ? (exu_queue[56] | (exu_queue[55] &amp; ialu_cmp) ? ialu_sum2_res &amp; SCR1_JUMP_MASK : inc_pc) : curr_pc);
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			exu_exc_req_r &lt;= 1&#39;b0;
		else if (dbg_halt2run)
			exu_exc_req_r &lt;= 1&#39;b0;
		else if (instret)
			exu_exc_req_r &lt;= exc_req;
	assign exu_busy = exu_queue_vd &amp; ~exu_rdy;
	assign exu_exc_req = (exu_queue_vd ? exc_req : exu_exc_req_r);
	assign brkpt = exu_queue_vd &amp; (exu_queue[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E] == SCR1_EXC_CODE_BREAKPOINT);
	assign brkpt_hw = tdu2exu_i_x_req | tdu2lsu_d_x_req;
	assign exu_init_pc = init_pc;
	assign instret = exu_queue_vd &amp; exu_rdy;
	assign instret_nexc = instret &amp; ~exc_req;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_CSR = {32 {1&#39;sb0}} + 6;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_IMM = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_INC_PC = {32 {1&#39;sb0}} + 4;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_LSU = {32 {1&#39;sb0}} + 5;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_NONE = 1&#39;sb0;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_SUM2 = {32 {1&#39;sb0}} + 2;
	always @(*) begin
		exu2mprf_w_req = ((((exu_queue[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] != SCR1_RD_WB_NONE) &amp; exu_queue_vd) &amp; ~exc_req) &amp; ~exu_no_commit) &amp; (exu_queue[59-:3] == SCR1_RD_WB_CSR ? csr_access == SCR1_CSR_INIT : exu_rdy);
		exu2mprf_rd_addr = sv2v_cast_5(exu_queue[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1]);
		case (exu_queue[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1])
			SCR1_RD_WB_SUM2: exu2mprf_rd_data = ialu_sum2_res;
			SCR1_RD_WB_IMM: exu2mprf_rd_data = exu_queue[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1];
			SCR1_RD_WB_INC_PC: exu2mprf_rd_data = inc_pc;
			SCR1_RD_WB_LSU: exu2mprf_rd_data = lsu_l_data;
			SCR1_RD_WB_CSR: exu2mprf_rd_data = csr2exu_r_data;
			default: exu2mprf_rd_data = ialu_res;
		endcase
	end
	always @(*)
		case (1&#39;b1)
			lsu_req: exu_rdy = lsu_rdy | lsu_exc;
			ialu_vd: exu_rdy = ialu_rdy;
			csr2exu_mstatus_mie_up: exu_rdy = 1&#39;b0;
			default: exu_rdy = 1&#39;b1;
		endcase
	assign wfi_halt_cond = (((~csr2exu_ip_ie &amp; ((exu_queue_vd &amp; exu_queue[1 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))]) | wfi_run_start)) &amp; ~exu_no_commit) &amp; ~exu_dmode_sstep_en) &amp; ~dbg_run2halt;
	assign wfi_run_cond = csr2exu_ip_ie;
	assign wfi_run2halt = ~wfi_halted &amp; wfi_halt_cond;
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			wfi_run_start &lt;= 1&#39;b0;
		else
			wfi_run_start &lt;= (wfi_halted &amp; wfi_run_cond) &amp; ~exu2csr_take_irq;
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			wfi_halted &lt;= 1&#39;b0;
		else if (~wfi_halted &amp; wfi_halt_cond)
			wfi_halted &lt;= 1&#39;b1;
		else if (wfi_halted &amp; (wfi_run_cond | dbg_halt2run))
			wfi_halted &lt;= 1&#39;b0;
endmodule
module scr1_pipe_ialu (
	clk,
	rst_n,
	ialu_vd,
	ialu_rdy,
	ialu_op1,
	ialu_op2,
	ialu_cmd,
	ialu_res,
	ialu_cmp,
	ialu_sum2_op1,
	ialu_sum2_op2,
	ialu_sum2_res
);
	input wire clk;
	input wire rst_n;
	input wire ialu_vd;
	output reg ialu_rdy;
	input wire [31:0] ialu_op1;
	input wire [31:0] ialu_op2;
	localparam SCR1_IALU_CMD_ALL_NUM_E = 23;
	localparam SCR1_IALU_CMD_WIDTH_E = 5;
	input wire [SCR1_IALU_CMD_WIDTH_E - 1:0] ialu_cmd;
	output reg [31:0] ialu_res;
	output reg ialu_cmp;
	input wire [31:0] ialu_sum2_op1;
	input wire [31:0] ialu_sum2_op2;
	output wire [31:0] ialu_sum2_res;
	localparam SCR1_DIV_WIDTH = 1;
	localparam SCR1_DIV_INIT_CNT = (32 / SCR1_DIV_WIDTH) - 1;
	reg [1:0] curr_state;
	reg [1:0] next_state;
	reg iter_req;
	reg iter_rdy;
	reg [1:0] mdu_cmd;
	reg [1:0] mul_cmd;
	reg [1:0] div_cmd;
	reg corr_req;
	reg sum1_sub;
	reg [31:0] sum1_op1;
	reg [31:0] sum1_op2;
	reg [32:0] sum1_res;
	reg [3:0] sum1_flags;
	reg sum2_sub;
	reg signed [32:0] sum2_op1;
	reg signed [32:0] sum2_op2;
	reg signed [32:0] sum2_res;
	reg signed [31:0] shft_op1;
	reg [4:0] shft_op2;
	reg [1:0] shft_cmd;
	reg [31:0] shft_res;
	reg signed [32:0] mul_op1;
	reg signed [32:0] mul_op2;
	reg signed [63:0] mul_res;
	wire [4:0] cnt_res;
	reg [4:0] cnt_res_reg;
	reg res32_1_c;
	reg res32_1_c_reg;
	reg [31:0] res32_1;
	reg [31:0] res32_1_reg;
	reg [31:0] res32_2;
	reg [31:0] res32_2_reg;
	reg [31:0] res32_3;
	reg [31:0] res32_3_reg;
	localparam [1:0] SCR1_IALU_FSM_IDLE = 0;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			curr_state &lt;= SCR1_IALU_FSM_IDLE;
		else if (~ialu_vd)
			curr_state &lt;= SCR1_IALU_FSM_IDLE;
		else
			curr_state &lt;= next_state;
	localparam [1:0] SCR1_IALU_FSM_CORR = 2;
	localparam [1:0] SCR1_IALU_FSM_ITER = 1;
	always @(*) begin
		next_state = curr_state;
		case (curr_state)
			SCR1_IALU_FSM_IDLE:
				if (iter_req)
					next_state = SCR1_IALU_FSM_ITER;
			SCR1_IALU_FSM_ITER:
				if (iter_rdy)
					if (corr_req)
						next_state = SCR1_IALU_FSM_CORR;
					else
						next_state = SCR1_IALU_FSM_IDLE;
			SCR1_IALU_FSM_CORR: next_state = SCR1_IALU_FSM_IDLE;
		endcase
	end
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_ADD = {32 {1&#39;sb0}} + 4;
	localparam [1:0] SCR1_IALU_MDU_DIV = 2;
	always @(*) begin
		sum1_sub = ialu_cmd != SCR1_IALU_CMD_ADD;
		sum1_op1 = ialu_op1;
		sum1_op2 = ialu_op2;
		case (mdu_cmd)
			SCR1_IALU_MDU_DIV:
				case (curr_state)
					SCR1_IALU_FSM_IDLE, SCR1_IALU_FSM_ITER: begin
						sum1_sub = 1&#39;b1;
						sum1_op1 = (curr_state == SCR1_IALU_FSM_IDLE ? SCR1_DIV_INIT_CNT : $signed({1&#39;sb0, cnt_res_reg}));
						sum1_op2 = 32&#39;sb00000000000000000000000000000001;
					end
					SCR1_IALU_FSM_CORR: begin
						sum1_sub = 1&#39;b1;
						sum1_op1 = {32 {1&#39;sb0}};
						sum1_op2 = $signed(res32_2_reg);
					end
				endcase
			default:
				;
		endcase
		sum1_res = (sum1_sub ? sum1_op1 - sum1_op2 : sum1_op1 + sum1_op2);
		sum1_flags[0] = sum1_res[32];
		sum1_flags[3] = ~|sum1_res[31:0];
		sum1_flags[2] = sum1_res[31];
		sum1_flags[1] = ((~sum1_op1[31] &amp; sum1_op2[31]) &amp; sum1_res[31]) | ((sum1_op1[31] &amp; ~sum1_op2[31]) &amp; ~sum1_res[31]);
	end
	assign cnt_res = sum1_res[4:0];
	always @(*) begin
		sum2_sub = 1&#39;b0;
		sum2_op1 = $signed(ialu_sum2_op1);
		sum2_op2 = $signed(ialu_sum2_op2);
		case (mdu_cmd)
			SCR1_IALU_MDU_DIV:
				case (curr_state)
					SCR1_IALU_FSM_IDLE, SCR1_IALU_FSM_ITER: begin : sv2v_autoblock_20
						reg sgn;
						reg inv;
						sgn = (curr_state == SCR1_IALU_FSM_IDLE ? 1&#39;b0 : ~res32_2_reg[0]);
						inv = ~div_cmd[0] &amp; (ialu_op1[31] ^ ialu_op2[31]);
						sum2_sub = ~inv ^ sgn;
						sum2_op1 = (curr_state == SCR1_IALU_FSM_IDLE ? $signed({~div_cmd[0] &amp; ialu_op1[31], ialu_op1[31]}) : $signed({res32_1_reg[31:0], res32_3_reg[31]}));
						sum2_op2 = $signed({~div_cmd[0] &amp; ialu_op2[31], ialu_op2});
					end
					SCR1_IALU_FSM_CORR: begin : sv2v_autoblock_21
						reg sgn;
						reg inv;
						sgn = (~div_cmd[0] &amp; ialu_op1[31]) ^ res32_1_c_reg;
						inv = ~div_cmd[0] &amp; (ialu_op1[31] ^ ialu_op2[31]);
						sum2_sub = ~inv ^ sgn;
						sum2_op1 = $signed({1&#39;b0, res32_1_reg});
						sum2_op2 = $signed({~div_cmd[0] &amp; ialu_op2[31], ialu_op2});
					end
					default:
						;
				endcase
			default:
				;
		endcase
		sum2_res = (sum2_sub ? sum2_op1 - sum2_op2 : sum2_op1 + sum2_op2);
	end
	assign ialu_sum2_res = sum2_res[31:0];
	always @(*) begin
		shft_op1 = ialu_op1;
		shft_op2 = ialu_op2[4:0];
		case (shft_cmd)
			2&#39;b10: shft_res = shft_op1 &gt;&gt; shft_op2;
			2&#39;b11: shft_res = shft_op1 &gt;&gt;&gt; shft_op2;
			default: shft_res = shft_op1 &lt;&lt; shft_op2;
		endcase
	end
	localparam [1:0] SCR1_IALU_MDU_MUL = 1;
	always @(*) begin
		mul_op1 = {33 {1&#39;sb0}};
		mul_op2 = {33 {1&#39;sb0}};
		mul_res = {64 {1&#39;sb0}};
		if (mdu_cmd == SCR1_IALU_MDU_MUL) begin
			mul_op1 = $signed({~&amp;mul_cmd &amp; ialu_op1[31], ialu_op1});
			mul_op2 = $signed({~mul_cmd[1] &amp; ialu_op2[31], ialu_op2});
			mul_res = mul_op1 * mul_op2;
		end
	end
	always @(*) begin
		res32_1_c = 1&#39;sb0;
		res32_1 = {32 {1&#39;sb0}};
		res32_2 = {32 {1&#39;sb0}};
		res32_3 = {32 {1&#39;sb0}};
		case (mdu_cmd)
			SCR1_IALU_MDU_DIV:
				case (curr_state)
					SCR1_IALU_FSM_IDLE, SCR1_IALU_FSM_ITER: begin : sv2v_autoblock_22
						reg [30:0] prev_low;
						reg quo;
						prev_low = (curr_state == SCR1_IALU_FSM_IDLE ? ialu_op1[30:0] : res32_3_reg[30:0]);
						quo = ~((~div_cmd[0] &amp; ialu_op1[31]) ^ sum2_res[32]) | ((~div_cmd[0] &amp; ialu_op1[31]) &amp; ~|{sum2_res, prev_low});
						{res32_1_c, res32_1} = sum2_res;
						res32_3 = (curr_state == SCR1_IALU_FSM_IDLE ? {ialu_op1[30:0], 1&#39;b0} : {res32_3_reg[30:0], 1&#39;b0});
						res32_2 = (curr_state == SCR1_IALU_FSM_IDLE ? {1&#39;sb0, quo} : {res32_2_reg[30:0], quo});
					end
					default:
						;
				endcase
			default:
				;
		endcase
	end
	always @(*) begin
		iter_req = 1&#39;b0;
		iter_rdy = 1&#39;b0;
		corr_req = (mdu_cmd == SCR1_IALU_MDU_DIV) &amp; (((div_cmd == 2&#39;b00) &amp; (ialu_op1[31] ^ ialu_op2[31])) | ((div_cmd[1] &amp; |res32_1) &amp; ((~div_cmd[0] &amp; ialu_op1[31]) ^ res32_1_c)));
		if (mdu_cmd == SCR1_IALU_MDU_DIV) begin
			iter_req = (|ialu_op1 &amp; |ialu_op2) &amp; (curr_state == SCR1_IALU_FSM_IDLE);
			iter_rdy = sum1_flags[0] &amp; (curr_state == SCR1_IALU_FSM_ITER);
		end
	end
	function automatic [31:0] sv2v_cast_32;
		input reg [31:0] inp;
		sv2v_cast_32 = inp;
	endfunction
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_AND = {32 {1&#39;sb0}} + 1;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_DIV = {32 {1&#39;sb0}} + 19;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_DIVU = {32 {1&#39;sb0}} + 20;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MUL = {32 {1&#39;sb0}} + 15;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MULH = {32 {1&#39;sb0}} + 18;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MULHSU = {32 {1&#39;sb0}} + 17;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MULHU = {32 {1&#39;sb0}} + 16;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_OR = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_REM = {32 {1&#39;sb0}} + 21;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_REMU = {32 {1&#39;sb0}} + 22;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SLL = {32 {1&#39;sb0}} + 12;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SRA = {32 {1&#39;sb0}} + 14;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SRL = {32 {1&#39;sb0}} + 13;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB = {32 {1&#39;sb0}} + 5;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_EQ = {32 {1&#39;sb0}} + 8;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_GE = {32 {1&#39;sb0}} + 10;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_GEU = {32 {1&#39;sb0}} + 11;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_LT = {32 {1&#39;sb0}} + 6;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_LTU = {32 {1&#39;sb0}} + 7;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_NE = {32 {1&#39;sb0}} + 9;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_XOR = {32 {1&#39;sb0}} + 3;
	localparam [1:0] SCR1_IALU_MDU_NONE = 0;
	always @(*) begin
		ialu_res = {32 {1&#39;sb0}};
		ialu_cmp = 1&#39;b0;
		shft_cmd = 2&#39;b00;
		mdu_cmd = SCR1_IALU_MDU_NONE;
		mul_cmd = {(ialu_cmd == SCR1_IALU_CMD_MULHU) | (ialu_cmd == SCR1_IALU_CMD_MULHSU), (ialu_cmd == SCR1_IALU_CMD_MULHU) | (ialu_cmd == SCR1_IALU_CMD_MULH)};
		div_cmd = {(ialu_cmd == SCR1_IALU_CMD_REM) | (ialu_cmd == SCR1_IALU_CMD_REMU), (ialu_cmd == SCR1_IALU_CMD_REMU) | (ialu_cmd == SCR1_IALU_CMD_DIVU)};
		ialu_rdy = 1&#39;b1;
		case (ialu_cmd)
			SCR1_IALU_CMD_AND: ialu_res = ialu_op1 &amp; ialu_op2;
			SCR1_IALU_CMD_OR: ialu_res = ialu_op1 | ialu_op2;
			SCR1_IALU_CMD_XOR: ialu_res = ialu_op1 ^ ialu_op2;
			SCR1_IALU_CMD_ADD: ialu_res = sum1_res[31:0];
			SCR1_IALU_CMD_SUB: ialu_res = sum1_res[31:0];
			SCR1_IALU_CMD_SUB_LT: begin
				ialu_res = sv2v_cast_32(sum1_flags[2] ^ sum1_flags[1]);
				ialu_cmp = sum1_flags[2] ^ sum1_flags[1];
			end
			SCR1_IALU_CMD_SUB_LTU: begin
				ialu_res = sv2v_cast_32(sum1_flags[0]);
				ialu_cmp = sum1_flags[0];
			end
			SCR1_IALU_CMD_SUB_EQ: begin
				ialu_res = sv2v_cast_32(sum1_flags[3]);
				ialu_cmp = sum1_flags[3];
			end
			SCR1_IALU_CMD_SUB_NE: begin
				ialu_res = sv2v_cast_32(~sum1_flags[3]);
				ialu_cmp = ~sum1_flags[3];
			end
			SCR1_IALU_CMD_SUB_GE: begin
				ialu_res = sv2v_cast_32(~(sum1_flags[2] ^ sum1_flags[1]));
				ialu_cmp = ~(sum1_flags[2] ^ sum1_flags[1]);
			end
			SCR1_IALU_CMD_SUB_GEU: begin
				ialu_res = sv2v_cast_32(~sum1_flags[0]);
				ialu_cmp = ~sum1_flags[0];
			end
			SCR1_IALU_CMD_SLL, SCR1_IALU_CMD_SRL, SCR1_IALU_CMD_SRA: begin
				shft_cmd = {ialu_cmd != SCR1_IALU_CMD_SLL, ialu_cmd == SCR1_IALU_CMD_SRA};
				ialu_res = shft_res;
			end
			SCR1_IALU_CMD_MUL, SCR1_IALU_CMD_MULHU, SCR1_IALU_CMD_MULHSU, SCR1_IALU_CMD_MULH: begin
				mdu_cmd = SCR1_IALU_MDU_MUL;
				ialu_res = (|mul_cmd ? mul_res[63:32] : mul_res[31:0]);
			end
			SCR1_IALU_CMD_DIV, SCR1_IALU_CMD_DIVU, SCR1_IALU_CMD_REM, SCR1_IALU_CMD_REMU: begin
				mdu_cmd = SCR1_IALU_MDU_DIV;
				case (curr_state)
					SCR1_IALU_FSM_IDLE: begin
						ialu_res = (|ialu_op2 | div_cmd[1] ? ialu_op1 : {32 {1&#39;sb1}});
						ialu_rdy = ~iter_req;
					end
					SCR1_IALU_FSM_ITER: begin
						ialu_res = (div_cmd[1] ? res32_1 : res32_2);
						ialu_rdy = iter_rdy &amp; ~corr_req;
					end
					SCR1_IALU_FSM_CORR: begin
						ialu_res = (div_cmd[1] ? sum2_res[31:0] : sum1_res[31:0]);
						ialu_rdy = 1&#39;b1;
					end
				endcase
			end
			default:
				;
		endcase
	end
	always @(posedge clk)
		if (ialu_vd &amp; ~ialu_rdy)
			case (mdu_cmd)
				SCR1_IALU_MDU_DIV: begin
					cnt_res_reg &lt;= cnt_res;
					res32_1_c_reg &lt;= res32_1_c;
					res32_1_reg &lt;= res32_1;
					res32_2_reg &lt;= res32_2;
					res32_3_reg &lt;= res32_3;
				end
				default:
					;
			endcase
endmodule
module scr1_pipe_idu (
	idu2ifu_rdy,
	ifu2idu_instr,
	ifu2idu_imem_err,
	ifu2idu_err_rvi_hi,
	ifu2idu_vd,
	idu2exu_req,
	idu2exu_cmd,
	idu2exu_use_rs1,
	idu2exu_use_rs2,
	idu2exu_use_rd,
	idu2exu_use_imm,
	exu2idu_rdy
);
	output wire idu2ifu_rdy;
	input wire [31:0] ifu2idu_instr;
	input wire ifu2idu_imem_err;
	input wire ifu2idu_err_rvi_hi;
	input wire ifu2idu_vd;
	output wire idu2exu_req;
	localparam SCR1_GPR_FIELD_WIDTH = 5;
	localparam SCR1_CSR_CMD_ALL_NUM_E = 4;
	localparam SCR1_CSR_CMD_WIDTH_E = 2;
	localparam SCR1_CSR_OP_ALL_NUM_E = 2;
	localparam SCR1_CSR_OP_WIDTH_E = 1;
	localparam [31:0] SCR1_EXC_CODE_WIDTH_E = 4;
	localparam SCR1_IALU_CMD_ALL_NUM_E = 23;
	localparam SCR1_IALU_CMD_WIDTH_E = 5;
	localparam SCR1_IALU_OP_ALL_NUM_E = 2;
	localparam SCR1_IALU_OP_WIDTH_E = 1;
	localparam SCR1_SUM2_OP_ALL_NUM_E = 2;
	localparam SCR1_SUM2_OP_WIDTH_E = 1;
	localparam SCR1_LSU_CMD_ALL_NUM_E = 9;
	localparam SCR1_LSU_CMD_WIDTH_E = 4;
	localparam SCR1_RD_WB_ALL_NUM_E = 7;
	localparam SCR1_RD_WB_WIDTH_E = 3;
	output reg [(((((((((((((1 + SCR1_IALU_OP_WIDTH_E) + SCR1_IALU_CMD_WIDTH_E) + SCR1_SUM2_OP_WIDTH_E) + SCR1_LSU_CMD_WIDTH_E) + SCR1_CSR_OP_WIDTH_E) + SCR1_CSR_CMD_WIDTH_E) + SCR1_RD_WB_WIDTH_E) + 5) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + 33) + SCR1_EXC_CODE_WIDTH_E) - 1:0] idu2exu_cmd;
	output reg idu2exu_use_rs1;
	output reg idu2exu_use_rs2;
	output reg idu2exu_use_rd;
	output reg idu2exu_use_imm;
	input wire exu2idu_rdy;
	localparam [SCR1_GPR_FIELD_WIDTH - 1:0] SCR1_MPRF_ZERO_ADDR = 5&#39;d0;
	localparam [SCR1_GPR_FIELD_WIDTH - 1:0] SCR1_MPRF_RA_ADDR = 5&#39;d1;
	localparam [SCR1_GPR_FIELD_WIDTH - 1:0] SCR1_MPRF_SP_ADDR = 5&#39;d2;
	wire [31:0] instr;
	wire [1:0] instr_type;
	wire [6:2] rvi_opcode;
	reg rvi_illegal;
	wire [2:0] funct3;
	wire [6:0] funct7;
	wire [11:0] funct12;
	wire [4:0] shamt;
	reg rvc_illegal;
	assign idu2ifu_rdy = exu2idu_rdy;
	assign idu2exu_req = ifu2idu_vd;
	assign instr = ifu2idu_instr;
	function automatic [1:0] sv2v_cast_2;
		input reg [1:0] inp;
		sv2v_cast_2 = inp;
	endfunction
	assign instr_type = sv2v_cast_2(instr[1:0]);
	function automatic [4:0] sv2v_cast_5;
		input reg [4:0] inp;
		sv2v_cast_5 = inp;
	endfunction
	assign rvi_opcode = sv2v_cast_5(instr[6:2]);
	localparam [1:0] SCR1_INSTR_RVI = 2&#39;b11;
	assign funct3 = (instr_type == SCR1_INSTR_RVI ? instr[14:12] : instr[15:13]);
	assign funct7 = instr[31:25];
	assign funct12 = instr[31:20];
	assign shamt = instr[24:20];
	function automatic [31:0] sv2v_cast_32;
		input reg [31:0] inp;
		sv2v_cast_32 = inp;
	endfunction
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_CLEAR = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_NONE = 1&#39;sb0;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_SET = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_WRITE = {32 {1&#39;sb0}} + 1;
	localparam [SCR1_CSR_OP_WIDTH_E - 1:0] SCR1_CSR_OP_IMM = 0;
	localparam [SCR1_CSR_OP_WIDTH_E - 1:0] SCR1_CSR_OP_REG = 1;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_BREAKPOINT = 4&#39;d3;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ECALL_M = 4&#39;d11;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ILLEGAL_INSTR = 4&#39;d2;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_INSTR_ACCESS_FAULT = 4&#39;d1;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_INSTR_MISALIGN = 4&#39;d0;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_ADD = {32 {1&#39;sb0}} + 4;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_AND = {32 {1&#39;sb0}} + 1;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_DIV = {32 {1&#39;sb0}} + 19;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_DIVU = {32 {1&#39;sb0}} + 20;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MUL = {32 {1&#39;sb0}} + 15;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MULH = {32 {1&#39;sb0}} + 18;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MULHSU = {32 {1&#39;sb0}} + 17;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_MULHU = {32 {1&#39;sb0}} + 16;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_NONE = 1&#39;sb0;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_OR = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_REM = {32 {1&#39;sb0}} + 21;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_REMU = {32 {1&#39;sb0}} + 22;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SLL = {32 {1&#39;sb0}} + 12;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SRA = {32 {1&#39;sb0}} + 14;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SRL = {32 {1&#39;sb0}} + 13;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB = {32 {1&#39;sb0}} + 5;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_EQ = {32 {1&#39;sb0}} + 8;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_GE = {32 {1&#39;sb0}} + 10;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_GEU = {32 {1&#39;sb0}} + 11;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_LT = {32 {1&#39;sb0}} + 6;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_LTU = {32 {1&#39;sb0}} + 7;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_SUB_NE = {32 {1&#39;sb0}} + 9;
	localparam [SCR1_IALU_CMD_WIDTH_E - 1:0] SCR1_IALU_CMD_XOR = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_IALU_OP_WIDTH_E - 1:0] SCR1_IALU_OP_REG_IMM = 0;
	localparam [SCR1_IALU_OP_WIDTH_E - 1:0] SCR1_IALU_OP_REG_REG = 1;
	localparam [1:0] SCR1_INSTR_RVC0 = 2&#39;b00;
	localparam [1:0] SCR1_INSTR_RVC1 = 2&#39;b01;
	localparam [1:0] SCR1_INSTR_RVC2 = 2&#39;b10;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LB = {32 {1&#39;sb0}} + 1;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LBU = {32 {1&#39;sb0}} + 4;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LH = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LHU = {32 {1&#39;sb0}} + 5;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LW = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_NONE = 1&#39;sb0;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_SB = {32 {1&#39;sb0}} + 6;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_SH = {32 {1&#39;sb0}} + 7;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_SW = {32 {1&#39;sb0}} + 8;
	localparam [6:2] SCR1_OPCODE_AUIPC = 5&#39;b00101;
	localparam [6:2] SCR1_OPCODE_BRANCH = 5&#39;b11000;
	localparam [6:2] SCR1_OPCODE_JAL = 5&#39;b11011;
	localparam [6:2] SCR1_OPCODE_JALR = 5&#39;b11001;
	localparam [6:2] SCR1_OPCODE_LOAD = 5&#39;b00000;
	localparam [6:2] SCR1_OPCODE_LUI = 5&#39;b01101;
	localparam [6:2] SCR1_OPCODE_MISC_MEM = 5&#39;b00011;
	localparam [6:2] SCR1_OPCODE_OP = 5&#39;b01100;
	localparam [6:2] SCR1_OPCODE_OP_IMM = 5&#39;b00100;
	localparam [6:2] SCR1_OPCODE_STORE = 5&#39;b01000;
	localparam [6:2] SCR1_OPCODE_SYSTEM = 5&#39;b11100;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_CSR = {32 {1&#39;sb0}} + 6;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_IALU = {32 {1&#39;sb0}} + 1;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_IMM = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_INC_PC = {32 {1&#39;sb0}} + 4;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_LSU = {32 {1&#39;sb0}} + 5;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_NONE = 1&#39;sb0;
	localparam [SCR1_RD_WB_WIDTH_E - 1:0] SCR1_RD_WB_SUM2 = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_SUM2_OP_WIDTH_E - 1:0] SCR1_SUM2_OP_PC_IMM = 0;
	localparam [SCR1_SUM2_OP_WIDTH_E - 1:0] SCR1_SUM2_OP_REG_IMM = 1;
	always @(*) begin
		idu2exu_cmd[1 + (SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))))] = 1&#39;b0;
		idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
		idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_NONE;
		idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
		idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_NONE;
		idu2exu_cmd[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] = SCR1_CSR_OP_REG;
		idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_NONE;
		idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_NONE;
		idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
		idu2exu_cmd[4 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
		idu2exu_cmd[3 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
		idu2exu_cmd[2 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
		idu2exu_cmd[1 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
		idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = {((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1 {1&#39;sb0}};
		idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = {((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1 {1&#39;sb0}};
		idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1 {1&#39;sb0}};
		idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1 {1&#39;sb0}};
		idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E] = 1&#39;b0;
		idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E] = SCR1_EXC_CODE_INSTR_MISALIGN;
		idu2exu_use_rs1 = 1&#39;b0;
		idu2exu_use_rs2 = 1&#39;b0;
		idu2exu_use_rd = 1&#39;b0;
		idu2exu_use_imm = 1&#39;b0;
		rvi_illegal = 1&#39;b0;
		rvc_illegal = 1&#39;b0;
		if (ifu2idu_imem_err) begin
			idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E] = 1&#39;b1;
			idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E] = SCR1_EXC_CODE_INSTR_ACCESS_FAULT;
			idu2exu_cmd[1 + (SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))))] = ifu2idu_err_rvi_hi;
		end
		else
			case (instr_type)
				SCR1_INSTR_RVI: begin
					idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = instr[19:15];
					idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = instr[24:20];
					idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
					case (rvi_opcode)
						SCR1_OPCODE_AUIPC: begin
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_SUM2;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {instr[31:12], 12&#39;b000000000000};
						end
						SCR1_OPCODE_LUI: begin
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IMM;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {instr[31:12], 12&#39;b000000000000};
						end
						SCR1_OPCODE_JAL: begin
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_INC_PC;
							idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{12 {instr[31]}}, instr[19:12], instr[20], instr[30:21], 1&#39;b0};
						end
						SCR1_OPCODE_LOAD: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_LSU;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{21 {instr[31]}}, instr[30:20]};
							case (funct3)
								3&#39;b000: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_LB;
								3&#39;b001: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_LH;
								3&#39;b010: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_LW;
								3&#39;b100: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_LBU;
								3&#39;b101: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_LHU;
								default: rvi_illegal = 1&#39;b1;
							endcase
						end
						SCR1_OPCODE_STORE: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rs2 = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{21 {instr[31]}}, instr[30:25], instr[11:7]};
							case (funct3)
								3&#39;b000: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_SB;
								3&#39;b001: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_SH;
								3&#39;b010: idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_SW;
								default: rvi_illegal = 1&#39;b1;
							endcase
						end
						SCR1_OPCODE_OP: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rs2 = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
							case (funct7)
								7&#39;b0000000:
									case (funct3)
										3&#39;b000: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_ADD;
										3&#39;b001: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SLL;
										3&#39;b010: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_LT;
										3&#39;b011: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_LTU;
										3&#39;b100: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_XOR;
										3&#39;b101: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SRL;
										3&#39;b110: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_OR;
										3&#39;b111: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_AND;
									endcase
								7&#39;b0100000:
									case (funct3)
										3&#39;b000: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB;
										3&#39;b101: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SRA;
										default: rvi_illegal = 1&#39;b1;
									endcase
								7&#39;b0000001:
									case (funct3)
										3&#39;b000: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_MUL;
										3&#39;b001: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_MULH;
										3&#39;b010: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_MULHSU;
										3&#39;b011: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_MULHU;
										3&#39;b100: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_DIV;
										3&#39;b101: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_DIVU;
										3&#39;b110: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_REM;
										3&#39;b111: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_REMU;
									endcase
								default: rvi_illegal = 1&#39;b1;
							endcase
						end
						SCR1_OPCODE_OP_IMM: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{21 {instr[31]}}, instr[30:20]};
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
							case (funct3)
								3&#39;b000: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_ADD;
								3&#39;b010: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_LT;
								3&#39;b011: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_LTU;
								3&#39;b100: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_XOR;
								3&#39;b110: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_OR;
								3&#39;b111: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_AND;
								3&#39;b001:
									case (funct7)
										7&#39;b0000000: begin
											idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = sv2v_cast_32(shamt);
											idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SLL;
										end
										default: rvi_illegal = 1&#39;b1;
									endcase
								3&#39;b101:
									case (funct7)
										7&#39;b0000000: begin
											idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = sv2v_cast_32(shamt);
											idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SRL;
										end
										7&#39;b0100000: begin
											idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = sv2v_cast_32(shamt);
											idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SRA;
										end
										default: rvi_illegal = 1&#39;b1;
									endcase
							endcase
						end
						SCR1_OPCODE_MISC_MEM:
							case (funct3)
								3&#39;b000:
									if (~|{instr[31:28], instr[19:15], instr[11:7]})
										;
									else
										rvi_illegal = 1&#39;b1;
								3&#39;b001:
									if (~|{instr[31:15], instr[11:7]})
										idu2exu_cmd[2 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
									else
										rvi_illegal = 1&#39;b1;
								default: rvi_illegal = 1&#39;b1;
							endcase
						SCR1_OPCODE_BRANCH: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rs2 = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{20 {instr[31]}}, instr[7], instr[30:25], instr[11:8], 1&#39;b0};
							idu2exu_cmd[4 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
							case (funct3)
								3&#39;b000: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_EQ;
								3&#39;b001: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_NE;
								3&#39;b100: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_LT;
								3&#39;b101: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_GE;
								3&#39;b110: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_LTU;
								3&#39;b111: idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_GEU;
								default: rvi_illegal = 1&#39;b1;
							endcase
						end
						SCR1_OPCODE_JALR: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							case (funct3)
								3&#39;b000: begin
									idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_INC_PC;
									idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
									idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{21 {instr[31]}}, instr[30:20]};
								end
								default: rvi_illegal = 1&#39;b1;
							endcase
						end
						SCR1_OPCODE_SYSTEM: begin
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = sv2v_cast_32({funct3, instr[31:20]});
							case (funct3)
								3&#39;b000: begin
									idu2exu_use_rd = 1&#39;b0;
									idu2exu_use_imm = 1&#39;b0;
									case ({instr[19:15], instr[11:7]})
										10&#39;d0:
											case (funct12)
												12&#39;h000: begin
													idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E] = 1&#39;b1;
													idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E] = SCR1_EXC_CODE_ECALL_M;
												end
												12&#39;h001: begin
													idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E] = 1&#39;b1;
													idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E] = SCR1_EXC_CODE_BREAKPOINT;
												end
												12&#39;h302: idu2exu_cmd[3 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
												12&#39;h105: idu2exu_cmd[1 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
												default: rvi_illegal = 1&#39;b1;
											endcase
										default: rvi_illegal = 1&#39;b1;
									endcase
								end
								3&#39;b001: begin
									idu2exu_use_rs1 = 1&#39;b1;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_CSR;
									idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_WRITE;
									idu2exu_cmd[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] = SCR1_CSR_OP_REG;
								end
								3&#39;b010: begin
									idu2exu_use_rs1 = 1&#39;b1;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_CSR;
									idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_SET;
									idu2exu_cmd[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] = SCR1_CSR_OP_REG;
								end
								3&#39;b011: begin
									idu2exu_use_rs1 = 1&#39;b1;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_CSR;
									idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_CLEAR;
									idu2exu_cmd[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] = SCR1_CSR_OP_REG;
								end
								3&#39;b101: begin
									idu2exu_use_rs1 = 1&#39;b1;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_CSR;
									idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_WRITE;
									idu2exu_cmd[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] = SCR1_CSR_OP_IMM;
								end
								3&#39;b110: begin
									idu2exu_use_rs1 = 1&#39;b1;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_CSR;
									idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_SET;
									idu2exu_cmd[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] = SCR1_CSR_OP_IMM;
								end
								3&#39;b111: begin
									idu2exu_use_rs1 = 1&#39;b1;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_CSR;
									idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_CLEAR;
									idu2exu_cmd[SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))-:((SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))) - (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))) + 1] = SCR1_CSR_OP_IMM;
								end
								default: rvi_illegal = 1&#39;b1;
							endcase
						end
						default: rvi_illegal = 1&#39;b1;
					endcase
				end
				SCR1_INSTR_RVC0: begin
					idu2exu_cmd[1 + (SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))))] = 1&#39;b1;
					idu2exu_use_rs1 = 1&#39;b1;
					idu2exu_use_imm = 1&#39;b1;
					case (funct3)
						3&#39;b000: begin
							if (~|instr[12:5])
								rvc_illegal = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_ADD;
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = SCR1_MPRF_SP_ADDR;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {2&#39;b01, instr[4:2]};
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {22&#39;d0, instr[10:7], instr[12:11], instr[5], instr[6], 2&#39;b00};
						end
						3&#39;b010: begin
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
							idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_LW;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_LSU;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = {2&#39;b01, instr[9:7]};
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {2&#39;b01, instr[4:2]};
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {25&#39;d0, instr[5], instr[12:10], instr[6], 2&#39;b00};
						end
						3&#39;b110: begin
							idu2exu_use_rs2 = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
							idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_SW;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = {2&#39;b01, instr[9:7]};
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = {2&#39;b01, instr[4:2]};
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {25&#39;d0, instr[5], instr[12:10], instr[6], 2&#39;b00};
						end
						default: rvc_illegal = 1&#39;b1;
					endcase
				end
				SCR1_INSTR_RVC1: begin
					idu2exu_cmd[1 + (SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))))] = 1&#39;b1;
					idu2exu_use_rd = 1&#39;b1;
					idu2exu_use_imm = 1&#39;b1;
					case (funct3)
						3&#39;b000: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_ADD;
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = instr[11:7];
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{27 {instr[12]}}, instr[6:2]};
						end
						3&#39;b001: begin
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_INC_PC;
							idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = SCR1_MPRF_RA_ADDR;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{21 {instr[12]}}, instr[8], instr[10:9], instr[6], instr[7], instr[2], instr[11], instr[5:3], 1&#39;b0};
						end
						3&#39;b010: begin
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IMM;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{27 {instr[12]}}, instr[6:2]};
						end
						3&#39;b011: begin
							if (~|{instr[12], instr[6:2]})
								rvc_illegal = 1&#39;b1;
							if (instr[11:7] == SCR1_MPRF_SP_ADDR) begin
								idu2exu_use_rs1 = 1&#39;b1;
								idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_ADD;
								idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
								idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = SCR1_MPRF_SP_ADDR;
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = SCR1_MPRF_SP_ADDR;
								idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{23 {instr[12]}}, instr[4:3], instr[5], instr[2], instr[6], 4&#39;d0};
							end
							else begin
								idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IMM;
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
								idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{15 {instr[12]}}, instr[6:2], 12&#39;d0};
							end
						end
						3&#39;b100: begin
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = {2&#39;b01, instr[9:7]};
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {2&#39;b01, instr[9:7]};
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = {2&#39;b01, instr[4:2]};
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							case (instr[11:10])
								2&#39;b00: begin
									if (instr[12])
										rvc_illegal = 1&#39;b1;
									idu2exu_use_imm = 1&#39;b1;
									idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {27&#39;d0, instr[6:2]};
									idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SRL;
									idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
								end
								2&#39;b01: begin
									if (instr[12])
										rvc_illegal = 1&#39;b1;
									idu2exu_use_imm = 1&#39;b1;
									idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {27&#39;d0, instr[6:2]};
									idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SRA;
									idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
								end
								2&#39;b10: begin
									idu2exu_use_imm = 1&#39;b1;
									idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_AND;
									idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
									idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{27 {instr[12]}}, instr[6:2]};
								end
								2&#39;b11: begin
									idu2exu_use_rs2 = 1&#39;b1;
									case ({instr[12], instr[6:5]})
										3&#39;b000: begin
											idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB;
											idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
											idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
										end
										3&#39;b001: begin
											idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_XOR;
											idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
											idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
										end
										3&#39;b010: begin
											idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_OR;
											idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
											idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
										end
										3&#39;b011: begin
											idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_AND;
											idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
											idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
										end
										default: rvc_illegal = 1&#39;b1;
									endcase
								end
							endcase
						end
						3&#39;b101: begin
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
							idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{21 {instr[12]}}, instr[8], instr[10:9], instr[6], instr[7], instr[2], instr[11], instr[5:3], 1&#39;b0};
						end
						3&#39;b110: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rs2 = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_EQ;
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
							idu2exu_cmd[4 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = {2&#39;b01, instr[9:7]};
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = SCR1_MPRF_ZERO_ADDR;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{24 {instr[12]}}, instr[6:5], instr[2], instr[11:10], instr[4:3], 1&#39;b0};
						end
						3&#39;b111: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rs2 = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SUB_NE;
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_PC_IMM;
							idu2exu_cmd[4 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = {2&#39;b01, instr[9:7]};
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = SCR1_MPRF_ZERO_ADDR;
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {{24 {instr[12]}}, instr[6:5], instr[2], instr[11:10], instr[4:3], 1&#39;b0};
						end
					endcase
				end
				SCR1_INSTR_RVC2: begin
					idu2exu_cmd[1 + (SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))))] = 1&#39;b1;
					idu2exu_use_rs1 = 1&#39;b1;
					case (funct3)
						3&#39;b000: begin
							if (instr[12])
								rvc_illegal = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = instr[11:7];
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {27&#39;d0, instr[6:2]};
							idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_SLL;
							idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_IMM;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
						end
						3&#39;b010: begin
							if (~|instr[11:7])
								rvc_illegal = 1&#39;b1;
							idu2exu_use_rd = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
							idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_LW;
							idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_LSU;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = SCR1_MPRF_SP_ADDR;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {24&#39;d0, instr[3:2], instr[12], instr[6:4], 2&#39;b00};
						end
						3&#39;b100:
							if (~instr[12]) begin
								if (|instr[6:2]) begin
									idu2exu_use_rs2 = 1&#39;b1;
									idu2exu_use_rd = 1&#39;b1;
									idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_ADD;
									idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
									idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
									idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = SCR1_MPRF_ZERO_ADDR;
									idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = instr[6:2];
									idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
								end
								else begin
									if (~|instr[11:7])
										rvc_illegal = 1&#39;b1;
									idu2exu_use_imm = 1&#39;b1;
									idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
									idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
									idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = instr[11:7];
									idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = 0;
								end
							end
							else if (~|instr[11:2]) begin
								idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E] = 1&#39;b1;
								idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E] = SCR1_EXC_CODE_BREAKPOINT;
							end
							else if (~|instr[6:2]) begin
								idu2exu_use_rs1 = 1&#39;b1;
								idu2exu_use_rd = 1&#39;b1;
								idu2exu_use_imm = 1&#39;b1;
								idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
								idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_INC_PC;
								idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b1;
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = instr[11:7];
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = SCR1_MPRF_RA_ADDR;
								idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = 0;
							end
							else begin
								idu2exu_use_rs1 = 1&#39;b1;
								idu2exu_use_rs2 = 1&#39;b1;
								idu2exu_use_rd = 1&#39;b1;
								idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_ADD;
								idu2exu_cmd[SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))-:((SCR1_IALU_OP_WIDTH_E + (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))))) - (SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))))) + 1] = SCR1_IALU_OP_REG_REG;
								idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_IALU;
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = instr[11:7];
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = instr[6:2];
								idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)-:((SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)) - (33 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr[11:7];
							end
						3&#39;b110: begin
							idu2exu_use_rs1 = 1&#39;b1;
							idu2exu_use_rs2 = 1&#39;b1;
							idu2exu_use_imm = 1&#39;b1;
							idu2exu_cmd[SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))-:((SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))))))) - (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))))))) + 1] = SCR1_SUM2_OP_REG_IMM;
							idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_SW;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))) - (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))) + 1] = SCR1_MPRF_SP_ADDR;
							idu2exu_cmd[SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))-:((SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))) - (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))) + 1] = instr[6:2];
							idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = {24&#39;d0, instr[8:7], instr[12:9], 2&#39;b00};
						end
						default: rvc_illegal = 1&#39;b1;
					endcase
				end
				default:
					;
			endcase
		if (rvi_illegal | rvc_illegal) begin
			idu2exu_cmd[SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))-:((SCR1_IALU_CMD_WIDTH_E + (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))))) - (SCR1_SUM2_OP_WIDTH_E + (SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))))) + 1] = SCR1_IALU_CMD_NONE;
			idu2exu_cmd[SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))-:((SCR1_LSU_CMD_WIDTH_E + (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))))) - (SCR1_CSR_OP_WIDTH_E + (SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))))) + 1] = SCR1_LSU_CMD_NONE;
			idu2exu_cmd[SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))-:((SCR1_CSR_CMD_WIDTH_E + (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))))) - (SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E))))))) + 1] = SCR1_CSR_CMD_NONE;
			idu2exu_cmd[SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))-:((SCR1_RD_WB_WIDTH_E + (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E)))))) - (5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (33 + SCR1_EXC_CODE_WIDTH_E)))))) + 1] = SCR1_RD_WB_NONE;
			idu2exu_cmd[5 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
			idu2exu_cmd[4 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
			idu2exu_cmd[3 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
			idu2exu_cmd[2 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
			idu2exu_cmd[1 + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (SCR1_GPR_FIELD_WIDTH + (32 + SCR1_EXC_CODE_WIDTH_E))))] = 1&#39;b0;
			idu2exu_use_rs1 = 1&#39;b0;
			idu2exu_use_rs2 = 1&#39;b0;
			idu2exu_use_rd = 1&#39;b0;
			idu2exu_use_imm = 1&#39;b1;
			idu2exu_cmd[32 + SCR1_EXC_CODE_WIDTH_E-:((32 + SCR1_EXC_CODE_WIDTH_E) - (1 + SCR1_EXC_CODE_WIDTH_E)) + 1] = instr;
			idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E] = 1&#39;b1;
			idu2exu_cmd[SCR1_EXC_CODE_WIDTH_E - 1-:SCR1_EXC_CODE_WIDTH_E] = SCR1_EXC_CODE_ILLEGAL_INSTR;
		end
	end
endmodule
module scr1_pipe_ifu (
	rst_n,
	clk,
	imem_req_ack,
	imem_req,
	imem_cmd,
	imem_addr,
	imem_rdata,
	imem_resp,
	new_pc_req,
	new_pc,
	stop_fetch,
	fetch_pbuf,
	ifu2hdu_pbuf_rdy,
	hdu2ifu_pbuf_vd,
	hdu2ifu_pbuf_err,
	hdu2ifu_pbuf_instr,
	idu2ifu_rdy,
	ifu2idu_instr,
	ifu2idu_imem_err,
	ifu2idu_err_rvi_hi,
	ifu2idu_vd
);
	input wire rst_n;
	input wire clk;
	input wire imem_req_ack;
	output wire imem_req;
	output wire imem_cmd;
	output wire [31:0] imem_addr;
	input wire [31:0] imem_rdata;
	input wire [1:0] imem_resp;
	input wire new_pc_req;
	input wire [31:0] new_pc;
	input wire stop_fetch;
	input wire fetch_pbuf;
	output wire ifu2hdu_pbuf_rdy;
	input wire hdu2ifu_pbuf_vd;
	input wire hdu2ifu_pbuf_err;
	localparam [31:0] SCR1_HDU_CORE_INSTR_WIDTH = 32;
	input wire [SCR1_HDU_CORE_INSTR_WIDTH - 1:0] hdu2ifu_pbuf_instr;
	input wire idu2ifu_rdy;
	output reg [31:0] ifu2idu_instr;
	output reg ifu2idu_imem_err;
	output reg ifu2idu_err_rvi_hi;
	output reg ifu2idu_vd;
	localparam SCR1_IFU_Q_SIZE_WORD = 2;
	localparam SCR1_IFU_Q_SIZE_HALF = SCR1_IFU_Q_SIZE_WORD * 2;
	localparam SCR1_TXN_CNT_W = 3;
	localparam SCR1_IFU_QUEUE_ADR_W = $clog2(SCR1_IFU_Q_SIZE_HALF);
	localparam SCR1_IFU_QUEUE_PTR_W = SCR1_IFU_QUEUE_ADR_W + 1;
	localparam SCR1_IFU_Q_FREE_H_W = $clog2(SCR1_IFU_Q_SIZE_HALF + 1);
	localparam SCR1_IFU_Q_FREE_W_W = 2;
	reg fsm;
	reg [31:2] imem_addr_r;
	wire [31:2] imem_addr_r_new;
	reg [SCR1_TXN_CNT_W - 1:0] num_txns_pending;
	wire [SCR1_TXN_CNT_W - 1:0] num_txns_pending_new;
	reg [SCR1_TXN_CNT_W - 1:0] discard_resp_cnt;
	reg [SCR1_TXN_CNT_W - 1:0] discard_resp_cnt_new;
	wire discard_resp;
	wire [SCR1_TXN_CNT_W - 1:0] num_vd_txns_pending;
	wire num_txns_pending_full;
	wire imem_resp_ok;
	wire imem_resp_er;
	wire imem_resp_vd;
	reg new_pc_unaligned;
	wire q_empty;
	wire q_flush;
	reg [SCR1_IFU_QUEUE_PTR_W - 1:0] q_rptr;
	reg [SCR1_IFU_QUEUE_PTR_W - 1:0] q_rptr_next;
	reg [SCR1_IFU_QUEUE_PTR_W - 1:0] q_wptr;
	reg [SCR1_IFU_QUEUE_PTR_W - 1:0] q_wptr_next;
	wire [SCR1_IFU_Q_FREE_H_W - 1:0] q_ocpd_h;
	wire [SCR1_IFU_Q_FREE_H_W - 1:0] q_free_h_next;
	wire [SCR1_IFU_Q_FREE_W_W - 1:0] q_free_w_next;
	reg [(0 &gt;= (SCR1_IFU_Q_SIZE_HALF - 1) ? ((2 - SCR1_IFU_Q_SIZE_HALF) * 16) + (((SCR1_IFU_Q_SIZE_HALF - 1) * 16) - 1) : (SCR1_IFU_Q_SIZE_HALF * 16) - 1):(0 &gt;= (SCR1_IFU_Q_SIZE_HALF - 1) ? (SCR1_IFU_Q_SIZE_HALF - 1) * 16 : 0)] q_data;
	reg [0:SCR1_IFU_Q_SIZE_HALF - 1] q_err;
	reg [1:0] q_re;
	reg [1:0] q_we;
	wire q_head_rvc;
	wire q_head_rvi;
	wire [15:0] q_data_head;
	wire [15:0] q_data_next;
	wire q_err_head;
	wire q_err_next;
	reg rdata_curr;
	wire rdata_next;
	reg [2:0] rdata_ident;
	reg [1:0] instr_bypass;
	wire instr_bypass_vd;
	assign q_empty = q_rptr == q_wptr;
	assign q_flush = new_pc_req | stop_fetch;
	function automatic [SCR1_IFU_Q_FREE_H_W - 1:0] sv2v_cast_6A5DC;
		input reg [SCR1_IFU_Q_FREE_H_W - 1:0] inp;
		sv2v_cast_6A5DC = inp;
	endfunction
	assign q_ocpd_h = sv2v_cast_6A5DC(q_wptr - q_rptr);
	assign q_free_h_next = sv2v_cast_6A5DC(SCR1_IFU_Q_SIZE_HALF - (q_wptr - q_rptr_next));
	function automatic [SCR1_IFU_Q_FREE_W_W - 1:0] sv2v_cast_7816D;
		input reg [SCR1_IFU_Q_FREE_W_W - 1:0] inp;
		sv2v_cast_7816D = inp;
	endfunction
	assign q_free_w_next = sv2v_cast_7816D(q_free_h_next &gt;&gt; 1&#39;b1);
	assign q_head_rvi = &amp;q_data_head[1:0];
	assign q_head_rvc = ~q_head_rvi;
	function automatic [SCR1_IFU_QUEUE_ADR_W - 1:0] sv2v_cast_695AB;
		input reg [SCR1_IFU_QUEUE_ADR_W - 1:0] inp;
		sv2v_cast_695AB = inp;
	endfunction
	assign q_data_head = q_data[(0 &gt;= (SCR1_IFU_Q_SIZE_HALF - 1) ? sv2v_cast_695AB(q_rptr) : (SCR1_IFU_Q_SIZE_HALF - 1) - sv2v_cast_695AB(q_rptr)) * 16+:16];
	assign q_data_next = q_data[(0 &gt;= (SCR1_IFU_Q_SIZE_HALF - 1) ? sv2v_cast_695AB(q_rptr + 1&#39;b1) : (SCR1_IFU_Q_SIZE_HALF - 1) - sv2v_cast_695AB(q_rptr + 1&#39;b1)) * 16+:16];
	assign q_err_head = q_err[sv2v_cast_695AB(q_rptr)];
	assign q_err_next = q_err[sv2v_cast_695AB(q_rptr + 1&#39;b1)];
	localparam [1:0] SCR1_RE_HALFWORD = 1;
	localparam [1:0] SCR1_RE_NONE = 0;
	localparam [1:0] SCR1_RE_WORD = 2;
	always @(*) begin
		q_re = SCR1_RE_NONE;
		if ((~q_empty &amp; ifu2idu_vd) &amp; idu2ifu_rdy)
			if ((q_head_rvc | q_err_head) | (q_head_rvi &amp; instr_bypass_vd))
				q_re = SCR1_RE_HALFWORD;
			else
				q_re = SCR1_RE_WORD;
	end
	localparam [2:0] SCR1_RDATA_NONE = 0;
	localparam [2:0] SCR1_RDATA_RVC_NV = 6;
	localparam [2:0] SCR1_RDATA_RVC_RVC = 2;
	localparam [2:0] SCR1_RDATA_RVC_RVI_HI = 4;
	localparam [2:0] SCR1_RDATA_RVI_HI_RVI_LO = 1;
	localparam [2:0] SCR1_RDATA_RVI_LO_NV = 7;
	localparam [2:0] SCR1_RDATA_RVI_LO_RVC = 3;
	localparam [2:0] SCR1_RDATA_RVI_LO_RVI_HI = 5;
	localparam [1:0] SCR1_WE_NONE = 0;
	localparam [1:0] SCR1_WE_RDATA_FULL = 1;
	localparam [1:0] SCR1_WE_RDATA_HI = 2;
	always @(*) begin
		q_we = SCR1_WE_NONE;
		if (~discard_resp)
			if (imem_resp_ok)
				case (rdata_ident)
					SCR1_RDATA_NONE: q_we = SCR1_WE_NONE;
					SCR1_RDATA_RVI_LO_NV: q_we = SCR1_WE_RDATA_HI;
					SCR1_RDATA_RVC_NV: q_we = (instr_bypass_vd &amp; idu2ifu_rdy ? SCR1_WE_NONE : SCR1_WE_RDATA_HI);
					SCR1_RDATA_RVI_HI_RVI_LO: q_we = (instr_bypass_vd &amp; idu2ifu_rdy ? SCR1_WE_NONE : SCR1_WE_RDATA_FULL);
					SCR1_RDATA_RVC_RVC, SCR1_RDATA_RVI_LO_RVC, SCR1_RDATA_RVC_RVI_HI, SCR1_RDATA_RVI_LO_RVI_HI: q_we = (instr_bypass_vd &amp; idu2ifu_rdy ? SCR1_WE_RDATA_HI : SCR1_WE_RDATA_FULL);
				endcase
			else if (imem_resp_er)
				q_we = SCR1_WE_RDATA_FULL;
	end
	always @(*) begin
		q_rptr_next = q_rptr;
		q_wptr_next = q_wptr;
		if ((q_we == SCR1_WE_RDATA_HI) | (q_we == SCR1_WE_RDATA_FULL))
			q_wptr_next = q_wptr + (q_we == SCR1_WE_RDATA_FULL ? 2&#39;d2 : 1&#39;b1);
		if ((q_re == SCR1_RE_WORD) | (q_re == SCR1_RE_HALFWORD))
			q_rptr_next = q_rptr + (q_re == SCR1_RE_WORD ? 2&#39;d2 : 1&#39;b1);
	end
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			q_rptr &lt;= {SCR1_IFU_QUEUE_PTR_W {1&#39;sb0}};
			q_wptr &lt;= {SCR1_IFU_QUEUE_PTR_W {1&#39;sb0}};
		end
		else if (q_flush) begin
			q_rptr &lt;= {SCR1_IFU_QUEUE_PTR_W {1&#39;sb0}};
			q_wptr &lt;= {SCR1_IFU_QUEUE_PTR_W {1&#39;sb0}};
		end
		else begin
			if ((q_we == SCR1_WE_RDATA_HI) | (q_we == SCR1_WE_RDATA_FULL))
				q_wptr &lt;= q_wptr_next;
			if ((q_re == SCR1_RE_WORD) | (q_re == SCR1_RE_HALFWORD))
				q_rptr &lt;= q_rptr_next;
		end
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			q_data &lt;= {SCR1_IFU_Q_SIZE_HALF {1&#39;sb0}};
			q_err &lt;= {SCR1_IFU_Q_SIZE_HALF {1&#39;b0}};
		end
		else if (imem_resp_vd &amp; ~q_flush)
			case (q_we)
				SCR1_WE_RDATA_HI: begin
					q_data[(0 &gt;= (SCR1_IFU_Q_SIZE_HALF - 1) ? sv2v_cast_695AB(q_wptr) : (SCR1_IFU_Q_SIZE_HALF - 1) - sv2v_cast_695AB(q_wptr)) * 16+:16] &lt;= imem_rdata[31:16];
					q_err[sv2v_cast_695AB(q_wptr)] &lt;= imem_resp_er;
				end
				SCR1_WE_RDATA_FULL: begin
					q_data[(0 &gt;= (SCR1_IFU_Q_SIZE_HALF - 1) ? sv2v_cast_695AB(q_wptr) : (SCR1_IFU_Q_SIZE_HALF - 1) - sv2v_cast_695AB(q_wptr)) * 16+:16] &lt;= imem_rdata[15:0];
					q_err[sv2v_cast_695AB(q_wptr)] &lt;= imem_resp_er;
					q_data[(0 &gt;= (SCR1_IFU_Q_SIZE_HALF - 1) ? sv2v_cast_695AB(q_wptr + 1&#39;b1) : (SCR1_IFU_Q_SIZE_HALF - 1) - sv2v_cast_695AB(q_wptr + 1&#39;b1)) * 16+:16] &lt;= imem_rdata[31:16];
					q_err[sv2v_cast_695AB(q_wptr + 1&#39;b1)] &lt;= imem_resp_er;
				end
			endcase
	localparam [0:0] SCR1_RVI_PART2 = 0;
	always @(*) begin
		rdata_ident = SCR1_RDATA_NONE;
		if (imem_resp_ok &amp; ~discard_resp)
			if (new_pc_unaligned) begin
				if (&amp;imem_rdata[17:16])
					rdata_ident = SCR1_RDATA_RVI_LO_NV;
				else
					rdata_ident = SCR1_RDATA_RVC_NV;
			end
			else if (rdata_curr == SCR1_RVI_PART2) begin
				if (&amp;imem_rdata[17:16])
					rdata_ident = SCR1_RDATA_RVI_LO_RVI_HI;
				else
					rdata_ident = SCR1_RDATA_RVC_RVI_HI;
			end
			else
				casez ({&amp;imem_rdata[17:16], &amp;imem_rdata[1:0]})
					2&#39;bz1: rdata_ident = SCR1_RDATA_RVI_HI_RVI_LO;
					2&#39;b00: rdata_ident = SCR1_RDATA_RVC_RVC;
					2&#39;b10: rdata_ident = SCR1_RDATA_RVI_LO_RVC;
				endcase
	end
	localparam [0:0] SCR1_OTHER = 1;
	assign rdata_next = (((rdata_ident == SCR1_RDATA_RVI_LO_NV) | (rdata_ident == SCR1_RDATA_RVI_LO_RVI_HI)) | (rdata_ident == SCR1_RDATA_RVI_LO_RVC) ? SCR1_RVI_PART2 : SCR1_OTHER);
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			rdata_curr &lt;= SCR1_OTHER;
		else if (new_pc_req)
			rdata_curr &lt;= SCR1_OTHER;
		else if (imem_resp_vd)
			rdata_curr &lt;= rdata_next;
	localparam [1:0] SCR1_BYPASS_NONE = 0;
	assign instr_bypass_vd = instr_bypass != SCR1_BYPASS_NONE;
	localparam [1:0] SCR1_BYPASS_RVC = 1;
	localparam [1:0] SCR1_BYPASS_RVI_RDATA = 3;
	localparam [1:0] SCR1_BYPASS_RVI_RDATA_QUEUE = 2;
	always @(*) begin
		instr_bypass = SCR1_BYPASS_NONE;
		if (imem_resp_vd)
			if (q_empty)
				case (rdata_ident)
					SCR1_RDATA_RVC_NV, SCR1_RDATA_RVC_RVC, SCR1_RDATA_RVI_LO_RVC: instr_bypass = SCR1_BYPASS_RVC;
					SCR1_RDATA_RVI_HI_RVI_LO: instr_bypass = SCR1_BYPASS_RVI_RDATA;
					default:
						;
				endcase
			else if ((q_ocpd_h == sv2v_cast_6A5DC(1)) &amp; q_head_rvi)
				if (rdata_curr == SCR1_RVI_PART2)
					instr_bypass = SCR1_BYPASS_RVI_RDATA_QUEUE;
	end
	function automatic [2:0] sv2v_cast_3;
		input reg [2:0] inp;
		sv2v_cast_3 = inp;
	endfunction
	localparam [0:0] SCR1_FSM_FETCH = 1;
	assign imem_req = ((new_pc_req &amp; ~num_txns_pending_full) &amp; ~stop_fetch) | (((fsm == SCR1_FSM_FETCH) &amp; ~num_txns_pending_full) &amp; (sv2v_cast_3(q_free_w_next) &gt; num_vd_txns_pending));
	localparam [0:0] SCR1_MEM_CMD_RD = 1&#39;b0;
	assign imem_cmd = SCR1_MEM_CMD_RD;
	assign imem_addr = {(new_pc_req ? new_pc[31:2] : imem_addr_r), 2&#39;b00};
	localparam [1:0] SCR1_MEM_RESP_RDY_ER = 2&#39;b10;
	assign imem_resp_er = imem_resp == SCR1_MEM_RESP_RDY_ER;
	localparam [1:0] SCR1_MEM_RESP_RDY_OK = 2&#39;b01;
	assign imem_resp_ok = imem_resp == SCR1_MEM_RESP_RDY_OK;
	assign imem_resp_vd = (imem_resp_ok | imem_resp_er) &amp; ~discard_resp;
	assign num_txns_pending_full = &amp;num_txns_pending;
	assign imem_addr_r_new = (new_pc_req ? new_pc[31:2] : imem_addr_r) + 1&#39;b1;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			imem_addr_r &lt;= {30 {1&#39;sb0}};
		else if (imem_req &amp; imem_req_ack) begin
			if (new_pc_req)
				imem_addr_r &lt;= imem_addr_r_new;
			else begin
				imem_addr_r[5:2] &lt;= imem_addr_r_new[5:2];
				if (&amp;imem_addr_r[5:2])
					imem_addr_r[31:6] &lt;= imem_addr_r_new[31:6];
			end
		end
		else if (new_pc_req)
			imem_addr_r &lt;= new_pc[31:2];
	assign num_txns_pending_new = (num_txns_pending + (imem_req &amp; imem_req_ack)) - (imem_resp_ok | imem_resp_er);
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			num_txns_pending &lt;= {SCR1_TXN_CNT_W {1&#39;sb0}};
		else if ((imem_req &amp; imem_req_ack) ^ (imem_resp_ok | imem_resp_er))
			num_txns_pending &lt;= num_txns_pending_new;
	always @(*)
		if (new_pc_req)
			discard_resp_cnt_new = num_txns_pending_new - (imem_req &amp; imem_req_ack);
		else if (imem_resp_er &amp; ~discard_resp)
			discard_resp_cnt_new = num_txns_pending_new;
		else
			discard_resp_cnt_new = discard_resp_cnt - 1&#39;b1;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			discard_resp_cnt &lt;= {SCR1_TXN_CNT_W {1&#39;sb0}};
		else if ((new_pc_req | imem_resp_er) | (imem_resp_ok &amp; discard_resp))
			discard_resp_cnt &lt;= discard_resp_cnt_new;
	assign num_vd_txns_pending = num_txns_pending - discard_resp_cnt;
	assign discard_resp = |discard_resp_cnt;
	localparam [0:0] SCR1_FSM_IDLE = 0;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			fsm &lt;= SCR1_FSM_IDLE;
		else
			case (fsm)
				SCR1_FSM_IDLE:
					if (new_pc_req &amp; ~stop_fetch)
						fsm &lt;= SCR1_FSM_FETCH;
				SCR1_FSM_FETCH:
					if (stop_fetch | ((imem_resp_er &amp; ~discard_resp) &amp; ~new_pc_req))
						fsm &lt;= SCR1_FSM_IDLE;
			endcase
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			new_pc_unaligned &lt;= 1&#39;b0;
		else if (new_pc_req)
			new_pc_unaligned &lt;= new_pc[1];
		else if (imem_resp_vd)
			new_pc_unaligned &lt;= 1&#39;b0;
	always @(*) begin
		ifu2idu_vd = 1&#39;b0;
		ifu2idu_imem_err = 1&#39;b0;
		ifu2idu_err_rvi_hi = 1&#39;b0;
		if ((fsm == SCR1_FSM_FETCH) | ~q_empty)
			if (instr_bypass_vd) begin
				ifu2idu_vd = 1&#39;b1;
				ifu2idu_imem_err = (instr_bypass == SCR1_BYPASS_RVI_RDATA_QUEUE ? imem_resp_er | q_err_head : imem_resp_er);
				ifu2idu_err_rvi_hi = (instr_bypass == SCR1_BYPASS_RVI_RDATA_QUEUE) &amp; imem_resp_er;
			end
			else if (~q_empty)
				if (q_ocpd_h == sv2v_cast_6A5DC(1)) begin
					ifu2idu_vd = q_head_rvc | q_err_head;
					ifu2idu_imem_err = q_err_head;
				end
				else begin
					ifu2idu_vd = 1&#39;b1;
					ifu2idu_imem_err = (q_err_head ? 1&#39;b1 : q_head_rvi &amp; q_err_next);
					ifu2idu_err_rvi_hi = (~q_err_head &amp; q_head_rvi) &amp; q_err_next;
				end
		if (fetch_pbuf) begin
			ifu2idu_vd = hdu2ifu_pbuf_vd;
			ifu2idu_imem_err = hdu2ifu_pbuf_err;
		end
	end
	function automatic [31:0] sv2v_cast_32;
		input reg [31:0] inp;
		sv2v_cast_32 = inp;
	endfunction
	always @(*) begin
		case (instr_bypass)
			SCR1_BYPASS_RVC: ifu2idu_instr = sv2v_cast_32((new_pc_unaligned ? imem_rdata[31:16] : imem_rdata[15:0]));
			SCR1_BYPASS_RVI_RDATA: ifu2idu_instr = imem_rdata;
			SCR1_BYPASS_RVI_RDATA_QUEUE: ifu2idu_instr = {imem_rdata[15:0], q_data_head};
			default: ifu2idu_instr = sv2v_cast_32((q_head_rvc ? q_data_head : {q_data_next, q_data_head}));
		endcase
		if (fetch_pbuf)
			ifu2idu_instr = sv2v_cast_32({1&#39;sb0, hdu2ifu_pbuf_instr});
	end
	assign ifu2hdu_pbuf_rdy = idu2ifu_rdy;
endmodule
module scr1_pipe_lsu (
	rst_n,
	clk,
	exu2lsu_req,
	exu2lsu_cmd,
	exu2lsu_addr,
	exu2lsu_s_data,
	lsu2exu_rdy,
	lsu2exu_l_data,
	lsu2exu_exc,
	lsu2exu_exc_code,
	lsu2tdu_d_mon,
	tdu2lsu_i_x_req,
	tdu2lsu_d_x_req,
	lsu2dmem_req,
	lsu2dmem_cmd,
	lsu2dmem_width,
	lsu2dmem_addr,
	lsu2dmem_wdata,
	dmem2lsu_req_ack,
	dmem2lsu_rdata,
	dmem2lsu_resp
);
	input wire rst_n;
	input wire clk;
	input wire exu2lsu_req;
	localparam SCR1_LSU_CMD_ALL_NUM_E = 9;
	localparam SCR1_LSU_CMD_WIDTH_E = 4;
	input wire [SCR1_LSU_CMD_WIDTH_E - 1:0] exu2lsu_cmd;
	input wire [31:0] exu2lsu_addr;
	input wire [31:0] exu2lsu_s_data;
	output wire lsu2exu_rdy;
	output reg [31:0] lsu2exu_l_data;
	output wire lsu2exu_exc;
	localparam [31:0] SCR1_EXC_CODE_WIDTH_E = 4;
	output reg [SCR1_EXC_CODE_WIDTH_E - 1:0] lsu2exu_exc_code;
	output wire [34:0] lsu2tdu_d_mon;
	input wire tdu2lsu_i_x_req;
	input wire tdu2lsu_d_x_req;
	output wire lsu2dmem_req;
	output reg lsu2dmem_cmd;
	output reg [1:0] lsu2dmem_width;
	output wire [31:0] lsu2dmem_addr;
	output wire [31:0] lsu2dmem_wdata;
	input wire dmem2lsu_req_ack;
	input wire [31:0] dmem2lsu_rdata;
	input wire [1:0] dmem2lsu_resp;
	reg fsm;
	reg [SCR1_LSU_CMD_WIDTH_E - 1:0] lsu_cmd_r;
	wire dmem_resp_ok;
	wire dmem_resp_er;
	reg l_misalign;
	reg s_misalign;
	wire lsu_hwbrk;
	localparam [1:0] SCR1_MEM_RESP_RDY_OK = 2&#39;b01;
	assign dmem_resp_ok = dmem2lsu_resp == SCR1_MEM_RESP_RDY_OK;
	localparam [1:0] SCR1_MEM_RESP_RDY_ER = 2&#39;b10;
	assign dmem_resp_er = dmem2lsu_resp == SCR1_MEM_RESP_RDY_ER;
	localparam [0:0] SCR1_FSM_BUSY = 1;
	localparam [0:0] SCR1_FSM_IDLE = 0;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_NONE = 1&#39;sb0;
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			fsm &lt;= SCR1_FSM_IDLE;
			lsu_cmd_r &lt;= SCR1_LSU_CMD_NONE;
		end
		else
			case (fsm)
				SCR1_FSM_IDLE:
					if ((exu2lsu_req &amp; dmem2lsu_req_ack) &amp; ~lsu2exu_exc) begin
						fsm &lt;= SCR1_FSM_BUSY;
						lsu_cmd_r &lt;= exu2lsu_cmd;
					end
				SCR1_FSM_BUSY:
					if (dmem_resp_ok | dmem_resp_er)
						fsm &lt;= SCR1_FSM_IDLE;
			endcase
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LH = {32 {1&#39;sb0}} + 2;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LHU = {32 {1&#39;sb0}} + 5;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LW = {32 {1&#39;sb0}} + 3;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_SH = {32 {1&#39;sb0}} + 7;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_SW = {32 {1&#39;sb0}} + 8;
	always @(*) begin
		l_misalign = 1&#39;b0;
		s_misalign = 1&#39;b0;
		if (exu2lsu_req)
			case (exu2lsu_cmd)
				SCR1_LSU_CMD_LH, SCR1_LSU_CMD_LHU: l_misalign = exu2lsu_addr[0];
				SCR1_LSU_CMD_LW: l_misalign = |exu2lsu_addr[1:0];
				SCR1_LSU_CMD_SH: s_misalign = exu2lsu_addr[0];
				SCR1_LSU_CMD_SW: s_misalign = |exu2lsu_addr[1:0];
				default:
					;
			endcase
	end
	assign lsu2exu_rdy = dmem_resp_ok | dmem_resp_er;
	assign lsu2exu_exc = ((dmem_resp_er | l_misalign) | s_misalign) | lsu_hwbrk;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_BREAKPOINT = 4&#39;d3;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_INSTR_MISALIGN = 4&#39;d0;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_LD_ACCESS_FAULT = 4&#39;d5;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_LD_ADDR_MISALIGN = 4&#39;d4;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ST_ACCESS_FAULT = 4&#39;d7;
	localparam [SCR1_EXC_CODE_WIDTH_E - 1:0] SCR1_EXC_CODE_ST_ADDR_MISALIGN = 4&#39;d6;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LB = {32 {1&#39;sb0}} + 1;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_LBU = {32 {1&#39;sb0}} + 4;
	localparam [SCR1_LSU_CMD_WIDTH_E - 1:0] SCR1_LSU_CMD_SB = {32 {1&#39;sb0}} + 6;
	always @(*)
		case (1&#39;b1)
			dmem_resp_er:
				case (lsu_cmd_r)
					SCR1_LSU_CMD_LB, SCR1_LSU_CMD_LH, SCR1_LSU_CMD_LW, SCR1_LSU_CMD_LBU, SCR1_LSU_CMD_LHU: lsu2exu_exc_code = SCR1_EXC_CODE_LD_ACCESS_FAULT;
					SCR1_LSU_CMD_SB, SCR1_LSU_CMD_SH, SCR1_LSU_CMD_SW: lsu2exu_exc_code = SCR1_EXC_CODE_ST_ACCESS_FAULT;
					default: lsu2exu_exc_code = SCR1_EXC_CODE_INSTR_MISALIGN;
				endcase
			lsu_hwbrk: lsu2exu_exc_code = SCR1_EXC_CODE_BREAKPOINT;
			l_misalign: lsu2exu_exc_code = SCR1_EXC_CODE_LD_ADDR_MISALIGN;
			s_misalign: lsu2exu_exc_code = SCR1_EXC_CODE_ST_ADDR_MISALIGN;
			default: lsu2exu_exc_code = SCR1_EXC_CODE_INSTR_MISALIGN;
		endcase
	always @(*)
		case (lsu_cmd_r)
			SCR1_LSU_CMD_LW: lsu2exu_l_data = dmem2lsu_rdata;
			SCR1_LSU_CMD_LH: lsu2exu_l_data = $signed(dmem2lsu_rdata[15:0]);
			SCR1_LSU_CMD_LHU: lsu2exu_l_data = dmem2lsu_rdata[15:0];
			SCR1_LSU_CMD_LB: lsu2exu_l_data = $signed(dmem2lsu_rdata[7:0]);
			SCR1_LSU_CMD_LBU: lsu2exu_l_data = dmem2lsu_rdata[7:0];
			default: lsu2exu_l_data = {32 {1&#39;sb0}};
		endcase
	assign lsu2dmem_req = (exu2lsu_req &amp; ~lsu2exu_exc) &amp; (fsm == SCR1_FSM_IDLE);
	assign lsu2dmem_addr = exu2lsu_addr;
	assign lsu2dmem_wdata = exu2lsu_s_data;
	localparam [0:0] SCR1_MEM_CMD_RD = 1&#39;b0;
	localparam [0:0] SCR1_MEM_CMD_WR = 1&#39;b1;
	localparam [1:0] SCR1_MEM_WIDTH_BYTE = 2&#39;b00;
	localparam [1:0] SCR1_MEM_WIDTH_HWORD = 2&#39;b01;
	localparam [1:0] SCR1_MEM_WIDTH_WORD = 2&#39;b10;
	always @(*)
		case (exu2lsu_cmd)
			SCR1_LSU_CMD_LB, SCR1_LSU_CMD_LBU: begin
				lsu2dmem_cmd = SCR1_MEM_CMD_RD;
				lsu2dmem_width = SCR1_MEM_WIDTH_BYTE;
			end
			SCR1_LSU_CMD_LH, SCR1_LSU_CMD_LHU: begin
				lsu2dmem_cmd = SCR1_MEM_CMD_RD;
				lsu2dmem_width = SCR1_MEM_WIDTH_HWORD;
			end
			SCR1_LSU_CMD_LW: begin
				lsu2dmem_cmd = SCR1_MEM_CMD_RD;
				lsu2dmem_width = SCR1_MEM_WIDTH_WORD;
			end
			SCR1_LSU_CMD_SB: begin
				lsu2dmem_cmd = SCR1_MEM_CMD_WR;
				lsu2dmem_width = SCR1_MEM_WIDTH_BYTE;
			end
			SCR1_LSU_CMD_SH: begin
				lsu2dmem_cmd = SCR1_MEM_CMD_WR;
				lsu2dmem_width = SCR1_MEM_WIDTH_HWORD;
			end
			SCR1_LSU_CMD_SW: begin
				lsu2dmem_cmd = SCR1_MEM_CMD_WR;
				lsu2dmem_width = SCR1_MEM_WIDTH_WORD;
			end
			default: begin
				lsu2dmem_cmd = SCR1_MEM_CMD_RD;
				lsu2dmem_width = SCR1_MEM_WIDTH_WORD;
			end
		endcase
	assign lsu2tdu_d_mon[34] = (exu2lsu_req &amp; (fsm == SCR1_FSM_IDLE)) &amp; ~tdu2lsu_i_x_req;
	assign lsu2tdu_d_mon[31-:32] = exu2lsu_addr;
	assign lsu2tdu_d_mon[33] = lsu2dmem_cmd == SCR1_MEM_CMD_RD;
	assign lsu2tdu_d_mon[32] = lsu2dmem_cmd == SCR1_MEM_CMD_WR;
	assign lsu_hwbrk = (exu2lsu_req &amp; tdu2lsu_i_x_req) | tdu2lsu_d_x_req;
endmodule
module scr1_pipe_mprf (
	rst_n,
	clk,
	exu2mprf_rs1_addr,
	mprf2exu_rs1_data,
	exu2mprf_rs2_addr,
	mprf2exu_rs2_data,
	exu2mprf_w_req,
	exu2mprf_rd_addr,
	exu2mprf_rd_data
);
	input wire rst_n;
	input wire clk;
	input wire [4:0] exu2mprf_rs1_addr;
	output wire [31:0] mprf2exu_rs1_data;
	input wire [4:0] exu2mprf_rs2_addr;
	output wire [31:0] mprf2exu_rs2_data;
	input wire exu2mprf_w_req;
	input wire [4:0] exu2mprf_rd_addr;
	input wire [31:0] exu2mprf_rd_data;
	reg [1023:32] mprf_int;
	assign mprf2exu_rs1_data = (|exu2mprf_rs1_addr ? mprf_int[(32 - exu2mprf_rs1_addr) * 32+:32] : {32 {1&#39;sb0}});
	assign mprf2exu_rs2_data = (|exu2mprf_rs2_addr ? mprf_int[(32 - exu2mprf_rs2_addr) * 32+:32] : {32 {1&#39;sb0}});
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			mprf_int &lt;= {992 {1&#39;sb0}};
		else if (exu2mprf_w_req &amp; |exu2mprf_rd_addr)
			mprf_int[(32 - exu2mprf_rd_addr) * 32+:32] &lt;= exu2mprf_rd_data;
endmodule
module scr1_pipe_top (
	pipe_rst_n,
	pipe_rst_n_qlfy,
	dbg_rst_n,
	clk,
	imem_req,
	imem_cmd,
	imem_addr,
	imem_req_ack,
	imem_rdata,
	imem_resp,
	dmem_req,
	dmem_cmd,
	dmem_width,
	dmem_addr,
	dmem_wdata,
	dmem_req_ack,
	dmem_rdata,
	dmem_resp,
	dm_active,
	dm_cmd_req,
	dm_cmd,
	dm_cmd_resp,
	dm_cmd_rcode,
	dm_hart_event,
	dm_hart_status,
	dm_pbuf_addr,
	dm_pbuf_instr,
	dm_dreg_req,
	dm_dreg_wr,
	dm_dreg_wdata,
	dm_dreg_resp,
	dm_dreg_fail,
	dm_dreg_rdata,
	dm_pc_sample,
	irq_lines,
	soft_irq,
	timer_irq,
	mtime_ext,
	fuse_mhartid
);
	input wire pipe_rst_n;
	input wire pipe_rst_n_qlfy;
	input wire dbg_rst_n;
	input wire clk;
	output wire imem_req;
	output wire imem_cmd;
	output wire [31:0] imem_addr;
	input wire imem_req_ack;
	input wire [31:0] imem_rdata;
	input wire [1:0] imem_resp;
	output wire dmem_req;
	output wire dmem_cmd;
	output wire [1:0] dmem_width;
	output wire [31:0] dmem_addr;
	output wire [31:0] dmem_wdata;
	input wire dmem_req_ack;
	input wire [31:0] dmem_rdata;
	input wire [1:0] dmem_resp;
	input wire dm_active;
	input wire dm_cmd_req;
	input wire [1:0] dm_cmd;
	output wire dm_cmd_resp;
	output wire dm_cmd_rcode;
	output wire dm_hart_event;
	output wire [3:0] dm_hart_status;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_SPAN = 8;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_WIDTH = 3;
	output wire [SCR1_HDU_PBUF_ADDR_WIDTH - 1:0] dm_pbuf_addr;
	localparam [31:0] SCR1_HDU_CORE_INSTR_WIDTH = 32;
	input wire [SCR1_HDU_CORE_INSTR_WIDTH - 1:0] dm_pbuf_instr;
	output wire dm_dreg_req;
	output wire dm_dreg_wr;
	output wire [31:0] dm_dreg_wdata;
	input wire dm_dreg_resp;
	input wire dm_dreg_fail;
	input wire [31:0] dm_dreg_rdata;
	output wire [31:0] dm_pc_sample;
	localparam SCR1_IRQ_VECT_NUM = 16;
	localparam SCR1_IRQ_LINES_NUM = SCR1_IRQ_VECT_NUM;
	input wire [SCR1_IRQ_LINES_NUM - 1:0] irq_lines;
	input wire soft_irq;
	input wire timer_irq;
	input wire [63:0] mtime_ext;
	input wire [31:0] fuse_mhartid;
	wire [31:0] curr_pc;
	wire [31:0] next_pc;
	wire new_pc_req;
	wire [31:0] new_pc;
	wire stop_fetch;
	wire exu_exc_req;
	wire brkpt;
	wire exu_init_pc;
	wire wfi_run2halt;
	wire instret;
	wire instret_nexc;
	wire ext_irq;
	wire brkpt_hw;
	wire ifu2idu_vd;
	wire [31:0] ifu2idu_instr;
	wire ifu2idu_imem_err;
	wire ifu2idu_err_rvi_hi;
	wire idu2ifu_rdy;
	wire idu2exu_req;
	localparam SCR1_GPR_FIELD_WIDTH = 5;
	localparam SCR1_CSR_CMD_ALL_NUM_E = 4;
	localparam SCR1_CSR_CMD_WIDTH_E = 2;
	localparam SCR1_CSR_OP_ALL_NUM_E = 2;
	localparam SCR1_CSR_OP_WIDTH_E = 1;
	localparam [31:0] SCR1_EXC_CODE_WIDTH_E = 4;
	localparam SCR1_IALU_CMD_ALL_NUM_E = 23;
	localparam SCR1_IALU_CMD_WIDTH_E = 5;
	localparam SCR1_IALU_OP_ALL_NUM_E = 2;
	localparam SCR1_IALU_OP_WIDTH_E = 1;
	localparam SCR1_SUM2_OP_ALL_NUM_E = 2;
	localparam SCR1_SUM2_OP_WIDTH_E = 1;
	localparam SCR1_LSU_CMD_ALL_NUM_E = 9;
	localparam SCR1_LSU_CMD_WIDTH_E = 4;
	localparam SCR1_RD_WB_ALL_NUM_E = 7;
	localparam SCR1_RD_WB_WIDTH_E = 3;
	wire [(((((((((((((1 + SCR1_IALU_OP_WIDTH_E) + SCR1_IALU_CMD_WIDTH_E) + SCR1_SUM2_OP_WIDTH_E) + SCR1_LSU_CMD_WIDTH_E) + SCR1_CSR_OP_WIDTH_E) + SCR1_CSR_CMD_WIDTH_E) + SCR1_RD_WB_WIDTH_E) + 5) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + SCR1_GPR_FIELD_WIDTH) + 33) + SCR1_EXC_CODE_WIDTH_E) - 1:0] idu2exu_cmd;
	wire idu2exu_use_rs1;
	wire idu2exu_use_rs2;
	wire idu2exu_use_rd;
	wire idu2exu_use_imm;
	wire exu2idu_rdy;
	wire [4:0] exu2mprf_rs1_addr;
	wire [31:0] mprf2exu_rs1_data;
	wire [4:0] exu2mprf_rs2_addr;
	wire [31:0] mprf2exu_rs2_data;
	wire exu2mprf_w_req;
	wire [4:0] exu2mprf_rd_addr;
	wire [31:0] exu2mprf_rd_data;
	localparam [31:0] SCR1_CSR_ADDR_WIDTH = 12;
	wire [SCR1_CSR_ADDR_WIDTH - 1:0] exu2csr_rw_addr;
	wire exu2csr_r_req;
	wire [31:0] csr2exu_r_data;
	wire exu2csr_w_req;
	wire [SCR1_CSR_CMD_WIDTH_E - 1:0] exu2csr_w_cmd;
	wire [31:0] exu2csr_w_data;
	wire csr2exu_rw_exc;
	wire exu2csr_take_irq;
	wire exu2csr_take_exc;
	wire exu2csr_mret_update;
	wire exu2csr_mret_instr;
	wire [SCR1_EXC_CODE_WIDTH_E - 1:0] exu2csr_exc_code;
	wire [31:0] exu2csr_trap_val;
	wire [31:0] csr2exu_new_pc;
	wire csr2exu_irq;
	wire csr2exu_ip_ie;
	wire csr2exu_mstatus_mie_up;
	wire csr2ipic_r_req;
	wire csr2ipic_w_req;
	wire [2:0] csr2ipic_addr;
	wire [31:0] csr2ipic_wdata;
	wire [31:0] ipic2csr_rdata;
	wire csr2tdu_req;
	wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr2tdu_cmd;
	localparam SCR1_CSR_ADDR_TDU_OFFS_W = 3;
	wire [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] csr2tdu_addr;
	wire [31:0] csr2tdu_wdata;
	wire [31:0] tdu2csr_rdata;
	wire tdu2csr_resp;
	wire csr2tdu_req_qlfy;
	wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr2tdu_cmd_qlfy;
	wire [SCR1_CSR_ADDR_TDU_OFFS_W - 1:0] csr2tdu_addr_qlfy;
	wire [31:0] csr2tdu_wdata_qlfy;
	wire [33:0] exu2tdu_i_mon;
	wire [34:0] lsu2tdu_d_mon;
	localparam [31:0] SCR1_BRKM_BRKPT_NUMBER = 2;
	localparam [31:0] SCR1_TDU_MTRIG_NUM = SCR1_BRKM_BRKPT_NUMBER;
	localparam [31:0] SCR1_TDU_ALLTRIG_NUM = SCR1_TDU_MTRIG_NUM + 1&#39;b1;
	wire [SCR1_TDU_ALLTRIG_NUM - 1:0] tdu2exu_i_match;
	wire [SCR1_TDU_MTRIG_NUM - 1:0] tdu2lsu_d_match;
	wire tdu2exu_i_x_req;
	wire tdu2lsu_i_x_req;
	wire tdu2lsu_d_x_req;
	wire [SCR1_TDU_ALLTRIG_NUM - 1:0] exu2tdu_bp_retire;
	wire [33:0] exu2tdu_i_mon_qlfy;
	wire [34:0] lsu2tdu_d_mon_qlfy;
	wire [SCR1_TDU_ALLTRIG_NUM - 1:0] exu2tdu_bp_retire_qlfy;
	wire fetch_pbuf;
	wire csr2hdu_req;
	wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr2hdu_cmd;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_HDU_MSPAN = &#39;h4;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_SPAN = SCR1_CSR_ADDR_HDU_MSPAN;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_WIDTH = $clog2(&#39;h4);
	wire [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] csr2hdu_addr;
	wire [31:0] csr2hdu_wdata;
	wire [31:0] hdu2csr_rdata;
	wire hdu2csr_resp;
	wire csr2hdu_req_qlfy;
	wire [SCR1_CSR_CMD_WIDTH_E - 1:0] csr2hdu_cmd_qlfy;
	wire [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] csr2hdu_addr_qlfy;
	wire [31:0] csr2hdu_wdata_qlfy;
	wire hwbrk_dsbl;
	wire tdu2hdu_dmode_req;
	wire exu_no_commit;
	wire exu_irq_dsbl;
	wire exu_pc_advmt_dsbl;
	wire exu_dmode_sstep_en;
	wire dbg_halted;
	wire dbg_run2halt;
	wire dbg_halt2run;
	wire dbg_run_start;
	wire [31:0] dbg_new_pc;
	wire ifu2hdu_pbuf_rdy;
	wire hdu2ifu_pbuf_vd;
	wire hdu2ifu_pbuf_err;
	wire [SCR1_HDU_CORE_INSTR_WIDTH - 1:0] hdu2ifu_pbuf_instr;
	wire ifu2hdu_pbuf_rdy_qlfy;
	wire exu_busy;
	wire exu_busy_qlfy;
	wire instret_qlfy;
	wire exu_init_pc_qlfy;
	wire exu_exc_req_qlfy;
	wire brkpt_qlfy;
	wire [31:0] curr_pc_qlfy;
	assign stop_fetch = wfi_run2halt | fetch_pbuf;
	assign dm_pc_sample = curr_pc;
	scr1_pipe_ifu i_pipe_ifu(
		.rst_n(pipe_rst_n),
		.clk(clk),
		.imem_req_ack(imem_req_ack),
		.imem_req(imem_req),
		.imem_cmd(imem_cmd),
		.imem_addr(imem_addr),
		.imem_rdata(imem_rdata),
		.imem_resp(imem_resp),
		.new_pc(new_pc),
		.new_pc_req(new_pc_req),
		.stop_fetch(stop_fetch),
		.fetch_pbuf(fetch_pbuf),
		.ifu2hdu_pbuf_rdy(ifu2hdu_pbuf_rdy),
		.hdu2ifu_pbuf_vd(hdu2ifu_pbuf_vd),
		.hdu2ifu_pbuf_err(hdu2ifu_pbuf_err),
		.hdu2ifu_pbuf_instr(hdu2ifu_pbuf_instr),
		.idu2ifu_rdy(idu2ifu_rdy),
		.ifu2idu_instr(ifu2idu_instr),
		.ifu2idu_imem_err(ifu2idu_imem_err),
		.ifu2idu_err_rvi_hi(ifu2idu_err_rvi_hi),
		.ifu2idu_vd(ifu2idu_vd)
	);
	scr1_pipe_idu i_pipe_idu(
		.idu2ifu_rdy(idu2ifu_rdy),
		.ifu2idu_instr(ifu2idu_instr),
		.ifu2idu_imem_err(ifu2idu_imem_err),
		.ifu2idu_err_rvi_hi(ifu2idu_err_rvi_hi),
		.ifu2idu_vd(ifu2idu_vd),
		.idu2exu_req(idu2exu_req),
		.idu2exu_cmd(idu2exu_cmd),
		.idu2exu_use_rs1(idu2exu_use_rs1),
		.idu2exu_use_rs2(idu2exu_use_rs2),
		.idu2exu_use_rd(idu2exu_use_rd),
		.idu2exu_use_imm(idu2exu_use_imm),
		.exu2idu_rdy(exu2idu_rdy)
	);
	scr1_pipe_exu i_pipe_exu(
		.rst_n(pipe_rst_n),
		.clk(clk),
		.idu2exu_req(idu2exu_req),
		.exu2idu_rdy(exu2idu_rdy),
		.idu2exu_cmd(idu2exu_cmd),
		.idu2exu_use_rs1(idu2exu_use_rs1),
		.idu2exu_use_rs2(idu2exu_use_rs2),
		.exu2mprf_rs1_addr(exu2mprf_rs1_addr),
		.mprf2exu_rs1_data(mprf2exu_rs1_data),
		.exu2mprf_rs2_addr(exu2mprf_rs2_addr),
		.mprf2exu_rs2_data(mprf2exu_rs2_data),
		.exu2mprf_w_req(exu2mprf_w_req),
		.exu2mprf_rd_addr(exu2mprf_rd_addr),
		.exu2mprf_rd_data(exu2mprf_rd_data),
		.exu2csr_rw_addr(exu2csr_rw_addr),
		.exu2csr_r_req(exu2csr_r_req),
		.csr2exu_r_data(csr2exu_r_data),
		.exu2csr_w_req(exu2csr_w_req),
		.exu2csr_w_cmd(exu2csr_w_cmd),
		.exu2csr_w_data(exu2csr_w_data),
		.csr2exu_rw_exc(csr2exu_rw_exc),
		.exu2csr_take_irq(exu2csr_take_irq),
		.exu2csr_take_exc(exu2csr_take_exc),
		.exu2csr_mret_update(exu2csr_mret_update),
		.exu2csr_mret_instr(exu2csr_mret_instr),
		.exu2csr_exc_code(exu2csr_exc_code),
		.exu2csr_trap_val(exu2csr_trap_val),
		.csr2exu_new_pc(csr2exu_new_pc),
		.csr2exu_irq(csr2exu_irq),
		.csr2exu_ip_ie(csr2exu_ip_ie),
		.csr2exu_mstatus_mie_up(csr2exu_mstatus_mie_up),
		.exu2dmem_req(dmem_req),
		.exu2dmem_cmd(dmem_cmd),
		.exu2dmem_width(dmem_width),
		.exu2dmem_addr(dmem_addr),
		.exu2dmem_wdata(dmem_wdata),
		.dmem2exu_req_ack(dmem_req_ack),
		.dmem2exu_rdata(dmem_rdata),
		.dmem2exu_resp(dmem_resp),
		.exu_no_commit(exu_no_commit),
		.exu_irq_dsbl(exu_irq_dsbl),
		.exu_pc_advmt_dsbl(exu_pc_advmt_dsbl),
		.exu_dmode_sstep_en(exu_dmode_sstep_en),
		.fetch_pbuf(fetch_pbuf),
		.dbg_halted(dbg_halted),
		.dbg_run2halt(dbg_run2halt),
		.dbg_halt2run(dbg_halt2run),
		.dbg_run_start(dbg_run_start),
		.dbg_new_pc(dbg_new_pc),
		.exu2tdu_i_mon(exu2tdu_i_mon),
		.tdu2exu_i_match(tdu2exu_i_match),
		.tdu2exu_i_x_req(tdu2exu_i_x_req),
		.lsu2tdu_d_mon(lsu2tdu_d_mon),
		.tdu2lsu_i_x_req(tdu2lsu_i_x_req),
		.tdu2lsu_d_match(tdu2lsu_d_match),
		.tdu2lsu_d_x_req(tdu2lsu_d_x_req),
		.exu2tdu_bp_retire(exu2tdu_bp_retire),
		.brkpt_hw(brkpt_hw),
		.brkpt(brkpt),
		.exu_exc_req(exu_exc_req),
		.exu_init_pc(exu_init_pc),
		.wfi_run2halt(wfi_run2halt),
		.instret(instret),
		.instret_nexc(instret_nexc),
		.curr_pc(curr_pc),
		.next_pc(next_pc),
		.new_pc_req(new_pc_req),
		.new_pc(new_pc),
		.exu_busy(exu_busy)
	);
	scr1_pipe_mprf i_pipe_mprf(
		.rst_n(pipe_rst_n),
		.clk(clk),
		.exu2mprf_rs1_addr(exu2mprf_rs1_addr),
		.mprf2exu_rs1_data(mprf2exu_rs1_data),
		.exu2mprf_rs2_addr(exu2mprf_rs2_addr),
		.mprf2exu_rs2_data(mprf2exu_rs2_data),
		.exu2mprf_w_req(exu2mprf_w_req),
		.exu2mprf_rd_addr(exu2mprf_rd_addr),
		.exu2mprf_rd_data(exu2mprf_rd_data)
	);
	scr1_pipe_csr i_pipe_csr(
		.rst_n(pipe_rst_n),
		.clk(clk),
		.exu2csr_r_req(exu2csr_r_req),
		.exu2csr_rw_addr(exu2csr_rw_addr),
		.csr2exu_r_data(csr2exu_r_data),
		.exu2csr_w_req(exu2csr_w_req),
		.exu2csr_w_cmd(exu2csr_w_cmd),
		.exu2csr_w_data(exu2csr_w_data),
		.csr2exu_rw_exc(csr2exu_rw_exc),
		.exu2csr_take_irq(exu2csr_take_irq),
		.exu2csr_take_exc(exu2csr_take_exc),
		.exu2csr_mret_update(exu2csr_mret_update),
		.exu2csr_mret_instr(exu2csr_mret_instr),
		.exu_no_commit(exu_no_commit),
		.exu2csr_exc_code(exu2csr_exc_code),
		.exu2csr_trap_val(exu2csr_trap_val),
		.csr2exu_new_pc(csr2exu_new_pc),
		.csr2exu_irq(csr2exu_irq),
		.csr2exu_ip_ie(csr2exu_ip_ie),
		.csr2exu_mstatus_mie_up(csr2exu_mstatus_mie_up),
		.csr2ipic_r_req(csr2ipic_r_req),
		.csr2ipic_w_req(csr2ipic_w_req),
		.csr2ipic_addr(csr2ipic_addr),
		.csr2ipic_wdata(csr2ipic_wdata),
		.ipic2csr_rdata(ipic2csr_rdata),
		.curr_pc(curr_pc),
		.next_pc(next_pc),
		.instret_nexc(instret_nexc),
		.ext_irq(ext_irq),
		.soft_irq(soft_irq),
		.timer_irq(timer_irq),
		.mtime_ext(mtime_ext),
		.csr2hdu_req(csr2hdu_req),
		.csr2hdu_cmd(csr2hdu_cmd),
		.csr2hdu_addr(csr2hdu_addr),
		.csr2hdu_wdata(csr2hdu_wdata),
		.hdu2csr_rdata(hdu2csr_rdata),
		.hdu2csr_resp(hdu2csr_resp),
		.csr2tdu_req(csr2tdu_req),
		.csr2tdu_cmd(csr2tdu_cmd),
		.csr2tdu_addr(csr2tdu_addr),
		.csr2tdu_wdata(csr2tdu_wdata),
		.tdu2csr_rdata(tdu2csr_rdata),
		.tdu2csr_resp(tdu2csr_resp),
		.fuse_mhartid(fuse_mhartid)
	);
	scr1_ipic i_pipe_ipic(
		.rst_n(pipe_rst_n),
		.clk(clk),
		.irq_lines(irq_lines),
		.csr2ipic_r_req(csr2ipic_r_req),
		.csr2ipic_w_req(csr2ipic_w_req),
		.csr2ipic_addr(csr2ipic_addr),
		.csr2ipic_wdata(csr2ipic_wdata),
		.ipic2csr_rdata(ipic2csr_rdata),
		.irq_m_req(ext_irq)
	);
	scr1_pipe_tdu i_pipe_tdu(
		.rst_n(dbg_rst_n),
		.clk(clk),
		.clk_en(1&#39;b1),
		.dsbl(hwbrk_dsbl),
		.csr2tdu_req(csr2tdu_req_qlfy),
		.csr2tdu_cmd(csr2tdu_cmd_qlfy),
		.csr2tdu_addr(csr2tdu_addr_qlfy),
		.csr2tdu_wdata(csr2tdu_wdata_qlfy),
		.csr2tdu_rdata(tdu2csr_rdata),
		.csr2tdu_resp(tdu2csr_resp),
		.exu2tdu_i_mon(exu2tdu_i_mon_qlfy),
		.tdu2exu_i_match(tdu2exu_i_match),
		.tdu2exu_i_x_req(tdu2exu_i_x_req),
		.tdu2lsu_i_x_req(tdu2lsu_i_x_req),
		.tdu2lsu_d_mon(lsu2tdu_d_mon_qlfy),
		.tdu2lsu_d_match(tdu2lsu_d_match),
		.tdu2lsu_d_x_req(tdu2lsu_d_x_req),
		.tdu2hdu_dmode_req(tdu2hdu_dmode_req),
		.exu2tdu_bp_retire(exu2tdu_bp_retire_qlfy)
	);
	assign csr2tdu_req_qlfy = csr2tdu_req &amp; pipe_rst_n_qlfy;
	localparam [SCR1_CSR_CMD_WIDTH_E - 1:0] SCR1_CSR_CMD_NONE = 1&#39;sb0;
	assign csr2tdu_cmd_qlfy = (pipe_rst_n_qlfy ? csr2tdu_cmd : SCR1_CSR_CMD_NONE);
	assign csr2tdu_addr_qlfy = csr2tdu_addr &amp; {SCR1_CSR_ADDR_TDU_OFFS_W {pipe_rst_n_qlfy}};
	assign csr2tdu_wdata_qlfy = csr2tdu_wdata &amp; {32 {pipe_rst_n_qlfy}};
	assign exu2tdu_i_mon_qlfy = (pipe_rst_n_qlfy ? exu2tdu_i_mon : {34 {1&#39;sb0}});
	assign lsu2tdu_d_mon_qlfy = (pipe_rst_n_qlfy ? lsu2tdu_d_mon : {35 {1&#39;sb0}});
	assign exu2tdu_bp_retire_qlfy = exu2tdu_bp_retire &amp; {SCR1_TDU_ALLTRIG_NUM {pipe_rst_n_qlfy}};
	scr1_pipe_hdu i_pipe_hdu(
		.rst_n(dbg_rst_n),
		.clk_en(dm_active),
		.clk(clk),
		.csr_req(csr2hdu_req_qlfy),
		.csr_cmd(csr2hdu_cmd_qlfy),
		.csr_addr(csr2hdu_addr_qlfy),
		.csr_wdata(csr2hdu_wdata_qlfy),
		.csr_resp(hdu2csr_resp),
		.csr_rdata(hdu2csr_rdata),
		.pipe_rst_n_qlfy(pipe_rst_n_qlfy),
		.dm_cmd_req(dm_cmd_req),
		.dm_cmd(dm_cmd),
		.dm_cmd_resp(dm_cmd_resp),
		.dm_cmd_rcode(dm_cmd_rcode),
		.dm_hart_event(dm_hart_event),
		.dm_hart_status(dm_hart_status),
		.dm_pbuf_addr(dm_pbuf_addr),
		.dm_pbuf_instr(dm_pbuf_instr),
		.dm_dreg_req(dm_dreg_req),
		.dm_dreg_wr(dm_dreg_wr),
		.dm_dreg_wdata(dm_dreg_wdata),
		.dm_dreg_resp(dm_dreg_resp),
		.dm_dreg_fail(dm_dreg_fail),
		.dm_dreg_rdata(dm_dreg_rdata),
		.hart_hwbrk_dsbl(hwbrk_dsbl),
		.hart_tm_dmode_req(tdu2hdu_dmode_req),
		.hart_brkpt_hw(brkpt_hw),
		.hart_exu_busy(exu_busy_qlfy),
		.hart_instret(instret_qlfy),
		.hart_init_pc(exu_init_pc_qlfy),
		.hart_exu_exc_req(exu_exc_req_qlfy),
		.hart_brkpt(brkpt_qlfy),
		.hart_fetch_pbuf(fetch_pbuf),
		.hart_exu_no_commit(exu_no_commit),
		.hart_exu_irq_dsbl(exu_irq_dsbl),
		.hart_exu_pc_advmt_dsbl(exu_pc_advmt_dsbl),
		.hart_exu_dmode_sstep_en(exu_dmode_sstep_en),
		.hart_dbg_halted(dbg_halted),
		.hart_dbg_run2halt(dbg_run2halt),
		.hart_dbg_halt2run(dbg_halt2run),
		.hart_dbg_run_start(dbg_run_start),
		.hart_pc(curr_pc_qlfy),
		.hart_new_pc(dbg_new_pc),
		.hart_pbuf_instr_rdy(ifu2hdu_pbuf_rdy_qlfy),
		.hart_pbuf_instr_vd(hdu2ifu_pbuf_vd),
		.hart_pbuf_instr_err(hdu2ifu_pbuf_err),
		.hart_pbuf_instr(hdu2ifu_pbuf_instr)
	);
	assign csr2hdu_req_qlfy = csr2hdu_req &amp; pipe_rst_n_qlfy;
	assign csr2hdu_cmd_qlfy = (pipe_rst_n_qlfy ? csr2hdu_cmd : SCR1_CSR_CMD_NONE);
	assign csr2hdu_addr_qlfy = csr2hdu_addr &amp; {SCR1_HDU_DEBUGCSR_ADDR_WIDTH {pipe_rst_n_qlfy}};
	assign csr2hdu_wdata_qlfy = csr2hdu_wdata &amp; {32 {pipe_rst_n_qlfy}};
	assign exu_busy_qlfy = exu_busy &amp; pipe_rst_n_qlfy;
	assign instret_qlfy = instret &amp; pipe_rst_n_qlfy;
	assign exu_init_pc_qlfy = exu_init_pc &amp; pipe_rst_n_qlfy;
	assign exu_exc_req_qlfy = exu_exc_req &amp; pipe_rst_n_qlfy;
	assign brkpt_qlfy = brkpt &amp; pipe_rst_n_qlfy;
	assign ifu2hdu_pbuf_rdy_qlfy = ifu2hdu_pbuf_rdy &amp; pipe_rst_n_qlfy;
	assign curr_pc_qlfy = curr_pc &amp; {32 {pipe_rst_n_qlfy}};
endmodule
module scr1_reset_buf_cell (
	rst_n,
	clk,
	test_mode,
	test_rst_n,
	reset_n_in,
	reset_n_out,
	reset_n_status
);
	input wire rst_n;
	input wire clk;
	input wire test_mode;
	input wire test_rst_n;
	input wire reset_n_in;
	output wire reset_n_out;
	output wire reset_n_status;
	reg reset_n_ff;
	reg reset_n_status_ff;
	wire rst_n_mux;
	assign rst_n_mux = (test_mode == 1&#39;b1 ? test_rst_n : rst_n);
	always @(negedge rst_n_mux or posedge clk)
		if (~rst_n_mux)
			reset_n_ff &lt;= 1&#39;b0;
		else
			reset_n_ff &lt;= reset_n_in;
	assign reset_n_out = (test_mode == 1&#39;b1 ? test_rst_n : reset_n_ff);
	always @(negedge rst_n_mux or posedge clk)
		if (~rst_n_mux)
			reset_n_status_ff &lt;= 1&#39;b0;
		else
			reset_n_status_ff &lt;= reset_n_in;
	assign reset_n_status = reset_n_status_ff;
endmodule
module scr1_reset_sync_cell (
	rst_n,
	clk,
	test_rst_n,
	test_mode,
	rst_n_out
);
	input wire rst_n;
	input wire clk;
	input wire test_rst_n;
	input wire test_mode;
	output wire rst_n_out;
	reg [1:0] rst_n_dff;
	wire local_rst_n_in;
	assign local_rst_n_in = (test_mode == 1&#39;b1 ? test_rst_n : rst_n);
	always @(negedge local_rst_n_in or posedge clk)
		if (~local_rst_n_in)
			rst_n_dff &lt;= {2 {1&#39;sb0}};
		else begin
			rst_n_dff[0] &lt;= 1&#39;b1;
			rst_n_dff[1] &lt;= rst_n_dff[0];
		end
	assign rst_n_out = (test_mode == 1&#39;b1 ? test_rst_n : rst_n_dff[1]);
endmodule
module scr1_reset_buf_qlfy_cell (
	rst_n,
	clk,
	test_rst_n,
	test_mode,
	reset_n_in,
	reset_n_out_qlfy,
	reset_n_out,
	reset_n_status
);
	input wire rst_n;
	input wire clk;
	input wire test_rst_n;
	input wire test_mode;
	input wire reset_n_in;
	output wire reset_n_out_qlfy;
	output wire reset_n_out;
	output wire reset_n_status;
	wire rst_n_mux;
	wire reset_n_in_mux;
	reg reset_n_front_ff;
	reg reset_n_victim_ff;
	reg reset_n_qualifier_ff;
	reg reset_n_lucky_ff;
	reg reset_n_status_ff;
	assign reset_n_in_mux = (test_mode == 1&#39;b1 ? test_rst_n : rst_n &amp; reset_n_in);
	always @(negedge reset_n_in_mux or posedge clk)
		if (~reset_n_in_mux)
			reset_n_front_ff &lt;= 1&#39;b0;
		else
			reset_n_front_ff &lt;= 1&#39;b1;
	assign rst_n_mux = (test_mode == 1&#39;b1 ? test_rst_n : rst_n);
	always @(negedge rst_n_mux or posedge clk)
		if (~rst_n_mux) begin
			reset_n_victim_ff &lt;= 1&#39;b0;
			reset_n_qualifier_ff &lt;= 1&#39;b0;
			reset_n_lucky_ff &lt;= 1&#39;b0;
		end
		else begin
			reset_n_victim_ff &lt;= reset_n_front_ff;
			reset_n_qualifier_ff &lt;= reset_n_victim_ff;
			reset_n_lucky_ff &lt;= reset_n_qualifier_ff;
		end
	assign reset_n_out_qlfy = reset_n_qualifier_ff;
	assign reset_n_out = (test_mode == 1&#39;b1 ? test_rst_n : reset_n_lucky_ff);
	always @(negedge rst_n_mux or posedge clk)
		if (~rst_n_mux)
			reset_n_status_ff &lt;= 1&#39;b0;
		else
			reset_n_status_ff &lt;= reset_n_qualifier_ff;
	assign reset_n_status = reset_n_status_ff;
endmodule
module scr1_reset_and2_cell (
	rst_n_in,
	test_rst_n,
	test_mode,
	rst_n_out
);
	input wire [1:0] rst_n_in;
	input wire test_rst_n;
	input wire test_mode;
	output wire rst_n_out;
	assign rst_n_out = (test_mode == 1&#39;b1 ? test_rst_n : &amp;rst_n_in);
endmodule
module scr1_reset_and3_cell (
	rst_n_in,
	test_rst_n,
	test_mode,
	rst_n_out
);
	input wire [2:0] rst_n_in;
	input wire test_rst_n;
	input wire test_mode;
	output wire rst_n_out;
	assign rst_n_out = (test_mode == 1&#39;b1 ? test_rst_n : &amp;rst_n_in);
endmodule
module scr1_reset_mux2_cell (
	rst_n_in,
	select,
	test_rst_n,
	test_mode,
	rst_n_out
);
	input wire [1:0] rst_n_in;
	input wire select;
	input wire test_rst_n;
	input wire test_mode;
	output wire rst_n_out;
	assign rst_n_out = (test_mode == 1&#39;b1 ? test_rst_n : rst_n_in[select]);
endmodule
module scr1_tapc_shift_reg (
	clk,
	rst_n,
	rst_n_sync,
	fsm_dr_select,
	fsm_dr_capture,
	fsm_dr_shift,
	din_serial,
	din_parallel,
	dout_serial,
	dout_parallel
);
	parameter [31:0] SCR1_WIDTH = 8;
	parameter [SCR1_WIDTH - 1:0] SCR1_RESET_VALUE = 1&#39;sb0;
	input wire clk;
	input wire rst_n;
	input wire rst_n_sync;
	input wire fsm_dr_select;
	input wire fsm_dr_capture;
	input wire fsm_dr_shift;
	input wire din_serial;
	input wire [SCR1_WIDTH - 1:0] din_parallel;
	output wire dout_serial;
	output wire [SCR1_WIDTH - 1:0] dout_parallel;
	reg [SCR1_WIDTH - 1:0] shift_reg;
	generate
		if (SCR1_WIDTH &gt; 1) begin : dr_shift_reg
			always @(posedge clk or negedge rst_n)
				if (~rst_n)
					shift_reg &lt;= SCR1_RESET_VALUE;
				else if (~rst_n_sync)
					shift_reg &lt;= SCR1_RESET_VALUE;
				else if (fsm_dr_select &amp; fsm_dr_capture)
					shift_reg &lt;= din_parallel;
				else if (fsm_dr_select &amp; fsm_dr_shift)
					shift_reg &lt;= {din_serial, shift_reg[SCR1_WIDTH - 1:1]};
		end
		else begin : dr_shift_reg
			always @(posedge clk or negedge rst_n)
				if (~rst_n)
					shift_reg &lt;= SCR1_RESET_VALUE;
				else if (~rst_n_sync)
					shift_reg &lt;= SCR1_RESET_VALUE;
				else if (fsm_dr_select &amp; fsm_dr_capture)
					shift_reg &lt;= din_parallel;
				else if (fsm_dr_select &amp; fsm_dr_shift)
					shift_reg &lt;= din_serial;
		end
	endgenerate
	assign dout_parallel = shift_reg;
	assign dout_serial = shift_reg[0];
endmodule
module scr1_tapc (
	trst_n,
	tck,
	tms,
	tdi,
	tdo,
	tdo_en,
	fuse_idcode,
	scu_ch_sel,
	dmi_ch_sel,
	dmi_ch_id,
	dmi_ch_capture,
	dmi_ch_shift,
	dmi_ch_update,
	dmi_ch_tdi,
	dmi_ch_tdo
);
	input wire trst_n;
	input wire tck;
	input wire tms;
	input wire tdi;
	output wire tdo;
	output wire tdo_en;
	input wire [31:0] fuse_idcode;
	output reg scu_ch_sel;
	output reg dmi_ch_sel;
	localparam SCR1_DBG_DMI_CH_ID_WIDTH = 2&#39;d2;
	output reg [SCR1_DBG_DMI_CH_ID_WIDTH - 1:0] dmi_ch_id;
	output wire dmi_ch_capture;
	output wire dmi_ch_shift;
	output wire dmi_ch_update;
	output wire dmi_ch_tdi;
	input wire dmi_ch_tdo;
	reg trst_n_int;
	localparam [31:0] SCR1_TAP_INSTRUCTION_WIDTH = 5;
	reg [SCR1_TAP_INSTRUCTION_WIDTH - 1:0] tap_ir_reg;
	reg [SCR1_TAP_INSTRUCTION_WIDTH - 1:0] tap_ir_next;
	reg [SCR1_TAP_INSTRUCTION_WIDTH - 1:0] tap_ir_shift_reg;
	localparam [31:0] SCR1_TAP_STATE_WIDTH = 4;
	reg [SCR1_TAP_STATE_WIDTH - 1:0] tap_state_reg;
	reg [SCR1_TAP_STATE_WIDTH - 1:0] tap_state_next;
	reg dr_out;
	reg dr_bypass_sel;
	reg dr_idcode_sel;
	reg dr_bld_id_sel;
	localparam [31:0] SCR1_TAP_DR_BLD_ID_WIDTH = 32;
	wire [SCR1_TAP_DR_BLD_ID_WIDTH - 1:0] dr_bld_id_reg_nc;
	localparam [31:0] SCR1_TAP_DR_IDCODE_WIDTH = 32;
	wire [SCR1_TAP_DR_IDCODE_WIDTH - 1:0] dr_idcode_reg_nc;
	wire dr_bypass_reg_nc;
	wire dr_bld_id_tdo;
	wire dr_bypass_tdo;
	wire dr_idcode_tdo;
	reg tap_fsm_ir_shift;
	reg tap_fsm_dr_capture;
	reg tap_fsm_dr_shift;
	reg tap_fsm_dr_update;
	reg tdo_mux_out;
	reg tdo_mux_out_reg;
	reg tdo_mux_en;
	reg tdo_mux_en_reg;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_RESET = 0;
	always @(negedge tck or negedge trst_n)
		if (~trst_n)
			trst_n_int &lt;= 1&#39;b0;
		else if (tap_state_reg == SCR1_TAP_STATE_RESET)
			trst_n_int &lt;= 1&#39;b0;
		else
			trst_n_int &lt;= 1&#39;b1;
	always @(posedge tck or negedge trst_n)
		if (~trst_n)
			tap_state_reg &lt;= SCR1_TAP_STATE_RESET;
		else
			tap_state_reg &lt;= tap_state_next;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_DR_CAPTURE = 3;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_DR_EXIT1 = 5;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_DR_EXIT2 = 7;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_DR_PAUSE = 6;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_DR_SEL_SCAN = 2;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_DR_SHIFT = 4;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_DR_UPDATE = 8;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IDLE = 1;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IR_CAPTURE = 10;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IR_EXIT1 = 12;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IR_EXIT2 = 14;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IR_PAUSE = 13;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IR_SEL_SCAN = 9;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IR_SHIFT = 11;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_IR_UPDATE = 15;
	localparam [SCR1_TAP_STATE_WIDTH - 1:0] SCR1_TAP_STATE_XXX = 1&#39;sbx;
	always @(*)
		case (tap_state_reg)
			SCR1_TAP_STATE_RESET: tap_state_next = (tms ? SCR1_TAP_STATE_RESET : SCR1_TAP_STATE_IDLE);
			SCR1_TAP_STATE_IDLE: tap_state_next = (tms ? SCR1_TAP_STATE_DR_SEL_SCAN : SCR1_TAP_STATE_IDLE);
			SCR1_TAP_STATE_DR_SEL_SCAN: tap_state_next = (tms ? SCR1_TAP_STATE_IR_SEL_SCAN : SCR1_TAP_STATE_DR_CAPTURE);
			SCR1_TAP_STATE_DR_CAPTURE: tap_state_next = (tms ? SCR1_TAP_STATE_DR_EXIT1 : SCR1_TAP_STATE_DR_SHIFT);
			SCR1_TAP_STATE_DR_SHIFT: tap_state_next = (tms ? SCR1_TAP_STATE_DR_EXIT1 : SCR1_TAP_STATE_DR_SHIFT);
			SCR1_TAP_STATE_DR_EXIT1: tap_state_next = (tms ? SCR1_TAP_STATE_DR_UPDATE : SCR1_TAP_STATE_DR_PAUSE);
			SCR1_TAP_STATE_DR_PAUSE: tap_state_next = (tms ? SCR1_TAP_STATE_DR_EXIT2 : SCR1_TAP_STATE_DR_PAUSE);
			SCR1_TAP_STATE_DR_EXIT2: tap_state_next = (tms ? SCR1_TAP_STATE_DR_UPDATE : SCR1_TAP_STATE_DR_SHIFT);
			SCR1_TAP_STATE_DR_UPDATE: tap_state_next = (tms ? SCR1_TAP_STATE_DR_SEL_SCAN : SCR1_TAP_STATE_IDLE);
			SCR1_TAP_STATE_IR_SEL_SCAN: tap_state_next = (tms ? SCR1_TAP_STATE_RESET : SCR1_TAP_STATE_IR_CAPTURE);
			SCR1_TAP_STATE_IR_CAPTURE: tap_state_next = (tms ? SCR1_TAP_STATE_IR_EXIT1 : SCR1_TAP_STATE_IR_SHIFT);
			SCR1_TAP_STATE_IR_SHIFT: tap_state_next = (tms ? SCR1_TAP_STATE_IR_EXIT1 : SCR1_TAP_STATE_IR_SHIFT);
			SCR1_TAP_STATE_IR_EXIT1: tap_state_next = (tms ? SCR1_TAP_STATE_IR_UPDATE : SCR1_TAP_STATE_IR_PAUSE);
			SCR1_TAP_STATE_IR_PAUSE: tap_state_next = (tms ? SCR1_TAP_STATE_IR_EXIT2 : SCR1_TAP_STATE_IR_PAUSE);
			SCR1_TAP_STATE_IR_EXIT2: tap_state_next = (tms ? SCR1_TAP_STATE_IR_UPDATE : SCR1_TAP_STATE_IR_SHIFT);
			SCR1_TAP_STATE_IR_UPDATE: tap_state_next = (tms ? SCR1_TAP_STATE_DR_SEL_SCAN : SCR1_TAP_STATE_IDLE);
			default: tap_state_next = SCR1_TAP_STATE_XXX;
		endcase
	always @(negedge tck or negedge trst_n)
		if (~trst_n)
			tap_ir_reg &lt;= SCR1_TAP_INSTR_IDCODE;
		else if (~trst_n_int)
			tap_ir_reg &lt;= SCR1_TAP_INSTR_IDCODE;
		else
			tap_ir_reg &lt;= tap_ir_next;
	always @(*)
		case (tap_state_reg)
			SCR1_TAP_STATE_IR_UPDATE: tap_ir_next = tap_ir_shift_reg;
			default: tap_ir_next = tap_ir_reg;
		endcase
	always @(posedge tck or negedge trst_n)
		if (~trst_n)
			tap_ir_shift_reg &lt;= {SCR1_TAP_INSTRUCTION_WIDTH {1&#39;sb0}};
		else if (~trst_n_int)
			tap_ir_shift_reg &lt;= {SCR1_TAP_INSTRUCTION_WIDTH {1&#39;sb0}};
		else
			case (tap_state_reg)
				SCR1_TAP_STATE_IR_CAPTURE: tap_ir_shift_reg &lt;= {{SCR1_TAP_INSTRUCTION_WIDTH - 1 {1&#39;b0}}, 1&#39;b1};
				SCR1_TAP_STATE_IR_SHIFT: tap_ir_shift_reg &lt;= {tdi, tap_ir_shift_reg[SCR1_TAP_INSTRUCTION_WIDTH - 1:1]};
				default:
					;
			endcase
	always @(posedge tck or negedge trst_n)
		if (~trst_n)
			tap_fsm_ir_shift &lt;= 1&#39;b0;
		else
			tap_fsm_ir_shift &lt;= ((((tap_state_reg == SCR1_TAP_STATE_IR_CAPTURE) | (tap_state_reg == SCR1_TAP_STATE_IR_SHIFT)) | (tap_state_reg == SCR1_TAP_STATE_IR_EXIT2)) &amp; (tms == 1&#39;b0)) &amp; trst_n_int;
	always @(posedge tck or negedge trst_n)
		if (~trst_n)
			tap_fsm_dr_capture &lt;= 1&#39;b0;
		else
			tap_fsm_dr_capture &lt;= ((tap_state_reg == SCR1_TAP_STATE_DR_SEL_SCAN) &amp; (tms == 1&#39;b0)) &amp; trst_n_int;
	always @(posedge tck or negedge trst_n)
		if (~trst_n)
			tap_fsm_dr_shift &lt;= 1&#39;b0;
		else
			tap_fsm_dr_shift &lt;= ((((tap_state_reg == SCR1_TAP_STATE_DR_CAPTURE) | (tap_state_reg == SCR1_TAP_STATE_DR_SHIFT)) | (tap_state_reg == SCR1_TAP_STATE_DR_EXIT2)) &amp; (tms == 1&#39;b0)) &amp; trst_n_int;
	always @(posedge tck or negedge trst_n)
		if (~trst_n)
			tap_fsm_dr_update &lt;= 1&#39;b0;
		else
			tap_fsm_dr_update &lt;= (((tap_state_reg == SCR1_TAP_STATE_DR_EXIT1) | (tap_state_reg == SCR1_TAP_STATE_DR_EXIT2)) &amp; (tms == 1&#39;b1)) &amp; trst_n_int;
	always @(*) begin
		dr_out = 1&#39;b0;
		dr_bypass_sel = 1&#39;b0;
		dr_idcode_sel = 1&#39;b0;
		dr_bld_id_sel = 1&#39;b0;
		scu_ch_sel = 1&#39;b0;
		dmi_ch_sel = 1&#39;b0;
		dmi_ch_id = {SCR1_DBG_DMI_CH_ID_WIDTH {1&#39;sb0}};
		case (tap_ir_reg)
			SCR1_TAP_INSTR_DTMCS: begin
				dmi_ch_sel = 1&#39;b1;
				dmi_ch_id = &#39;d1;
				dr_out = dmi_ch_tdo;
			end
			SCR1_TAP_INSTR_DMI_ACCESS: begin
				dmi_ch_sel = 1&#39;b1;
				dmi_ch_id = &#39;d2;
				dr_out = dmi_ch_tdo;
			end
			SCR1_TAP_INSTR_IDCODE: begin
				dr_idcode_sel = 1&#39;b1;
				dr_out = dr_idcode_tdo;
			end
			SCR1_TAP_INSTR_BYPASS: begin
				dr_bypass_sel = 1&#39;b1;
				dr_out = dr_bypass_tdo;
			end
			SCR1_TAP_INSTR_BLD_ID: begin
				dr_bld_id_sel = 1&#39;b1;
				dr_out = dr_bld_id_tdo;
			end
			SCR1_TAP_INSTR_SCU_ACCESS: begin
				scu_ch_sel = 1&#39;b1;
				dr_out = dmi_ch_tdo;
			end
			default: begin
				dr_bypass_sel = 1&#39;b1;
				dr_out = dr_bypass_tdo;
			end
		endcase
	end
	always @(*) begin
		tdo_mux_en = 1&#39;b0;
		tdo_mux_out = 1&#39;b0;
		if (tap_fsm_dr_shift == 1&#39;b1) begin
			tdo_mux_en = 1&#39;b1;
			tdo_mux_out = dr_out;
		end
		else if (tap_fsm_ir_shift == 1&#39;b1) begin
			tdo_mux_en = 1&#39;b1;
			tdo_mux_out = tap_ir_shift_reg[0];
		end
	end
	always @(negedge tck or negedge trst_n)
		if (~trst_n) begin
			tdo_mux_out_reg &lt;= 1&#39;b0;
			tdo_mux_en_reg &lt;= 1&#39;b0;
		end
		else if (~trst_n_int) begin
			tdo_mux_out_reg &lt;= 1&#39;b0;
			tdo_mux_en_reg &lt;= 1&#39;b0;
		end
		else begin
			tdo_mux_out_reg &lt;= tdo_mux_out;
			tdo_mux_en_reg &lt;= tdo_mux_en;
		end
	assign tdo = tdo_mux_out_reg;
	assign tdo_en = tdo_mux_en_reg;
	localparam [31:0] SCR1_TAP_DR_BYPASS_WIDTH = 1;
	scr1_tapc_shift_reg #(
		.SCR1_WIDTH(SCR1_TAP_DR_BYPASS_WIDTH),
		.SCR1_RESET_VALUE(1&#39;d0)
	) i_bypass_reg(
		.clk(tck),
		.rst_n(trst_n),
		.rst_n_sync(trst_n_int),
		.fsm_dr_select(dr_bypass_sel),
		.fsm_dr_capture(tap_fsm_dr_capture),
		.fsm_dr_shift(tap_fsm_dr_shift),
		.din_serial(tdi),
		.din_parallel(1&#39;b0),
		.dout_serial(dr_bypass_tdo),
		.dout_parallel(dr_bypass_reg_nc)
	);
	scr1_tapc_shift_reg #(
		.SCR1_WIDTH(SCR1_TAP_DR_IDCODE_WIDTH),
		.SCR1_RESET_VALUE(32&#39;d0)
	) i_tap_idcode_reg(
		.clk(tck),
		.rst_n(trst_n),
		.rst_n_sync(trst_n_int),
		.fsm_dr_select(dr_idcode_sel),
		.fsm_dr_capture(tap_fsm_dr_capture),
		.fsm_dr_shift(tap_fsm_dr_shift),
		.din_serial(tdi),
		.din_parallel(fuse_idcode),
		.dout_serial(dr_idcode_tdo),
		.dout_parallel(dr_idcode_reg_nc)
	);
	localparam [SCR1_TAP_DR_BLD_ID_WIDTH - 1:0] SCR1_TAP_BLD_ID_VALUE = 32&#39;h19083000;
	scr1_tapc_shift_reg #(
		.SCR1_WIDTH(SCR1_TAP_DR_BLD_ID_WIDTH),
		.SCR1_RESET_VALUE(32&#39;d0)
	) i_tap_dr_bld_id_reg(
		.clk(tck),
		.rst_n(trst_n),
		.rst_n_sync(trst_n_int),
		.fsm_dr_select(dr_bld_id_sel),
		.fsm_dr_capture(tap_fsm_dr_capture),
		.fsm_dr_shift(tap_fsm_dr_shift),
		.din_serial(tdi),
		.din_parallel(SCR1_TAP_BLD_ID_VALUE),
		.dout_serial(dr_bld_id_tdo),
		.dout_parallel(dr_bld_id_reg_nc)
	);
	assign dmi_ch_tdi = tdi;
	assign dmi_ch_capture = tap_fsm_dr_capture;
	assign dmi_ch_shift = tap_fsm_dr_shift;
	assign dmi_ch_update = tap_fsm_dr_update;
endmodule
module scr1_tapc_synchronizer (
	pwrup_rst_n,
	dm_rst_n,
	clk,
	trst_n,
	tck,
	scu_ch_sel,
	scu_ch_sel_core,
	dmi_ch_sel,
	dmi_ch_sel_core,
	dmi_ch_id,
	dmi_ch_id_core,
	dmi_ch_capture,
	dmi_ch_capture_core,
	dmi_ch_shift,
	dmi_ch_shift_core,
	dmi_ch_update,
	dmi_ch_update_core,
	dmi_ch_tdi,
	dmi_ch_tdi_core,
	dmi_ch_tdo,
	dmi_ch_tdo_core
);
	input wire pwrup_rst_n;
	input wire dm_rst_n;
	input wire clk;
	input wire trst_n;
	input wire tck;
	input wire scu_ch_sel;
	output reg scu_ch_sel_core;
	input wire dmi_ch_sel;
	output reg dmi_ch_sel_core;
	localparam SCR1_DBG_DMI_CH_ID_WIDTH = 2&#39;d2;
	input wire [SCR1_DBG_DMI_CH_ID_WIDTH - 1:0] dmi_ch_id;
	output reg [SCR1_DBG_DMI_CH_ID_WIDTH - 1:0] dmi_ch_id_core;
	input wire dmi_ch_capture;
	output reg dmi_ch_capture_core;
	input wire dmi_ch_shift;
	output reg dmi_ch_shift_core;
	input wire dmi_ch_update;
	output reg dmi_ch_update_core;
	input wire dmi_ch_tdi;
	output reg dmi_ch_tdi_core;
	output wire dmi_ch_tdo;
	input wire dmi_ch_tdo_core;
	reg tck_divpos;
	reg tck_divneg;
	wire tck_rise_load;
	wire tck_rise_reset;
	wire tck_fall_load;
	wire tck_fall_reset;
	reg [3:0] tck_divpos_sync;
	reg [3:0] tck_divneg_sync;
	reg [2:0] dmi_ch_capture_sync;
	reg [2:0] dmi_ch_shift_sync;
	reg [2:0] dmi_ch_tdi_sync;
	always @(posedge tck or negedge trst_n)
		if (~trst_n)
			tck_divpos &lt;= 1&#39;b0;
		else
			tck_divpos &lt;= ~tck_divpos;
	always @(negedge tck or negedge trst_n)
		if (~trst_n)
			tck_divneg &lt;= 1&#39;b0;
		else
			tck_divneg &lt;= ~tck_divneg;
	always @(posedge clk or negedge pwrup_rst_n)
		if (~pwrup_rst_n) begin
			tck_divpos_sync &lt;= 4&#39;d0;
			tck_divneg_sync &lt;= 4&#39;d0;
		end
		else begin
			tck_divpos_sync &lt;= {tck_divpos_sync[2:0], tck_divpos};
			tck_divneg_sync &lt;= {tck_divneg_sync[2:0], tck_divneg};
		end
	assign tck_rise_load = tck_divpos_sync[2] ^ tck_divpos_sync[1];
	assign tck_rise_reset = tck_divpos_sync[3] ^ tck_divpos_sync[2];
	assign tck_fall_load = tck_divneg_sync[2] ^ tck_divneg_sync[1];
	assign tck_fall_reset = tck_divneg_sync[3] ^ tck_divneg_sync[2];
	always @(posedge clk or negedge pwrup_rst_n)
		if (~pwrup_rst_n)
			dmi_ch_update_core &lt;= 1&#39;sb0;
		else if (tck_fall_load)
			dmi_ch_update_core &lt;= dmi_ch_update;
		else if (tck_fall_reset)
			dmi_ch_update_core &lt;= 1&#39;sb0;
	always @(negedge tck or negedge trst_n)
		if (~trst_n) begin
			dmi_ch_capture_sync[0] &lt;= 1&#39;sb0;
			dmi_ch_shift_sync[0] &lt;= 1&#39;sb0;
		end
		else begin
			dmi_ch_capture_sync[0] &lt;= dmi_ch_capture;
			dmi_ch_shift_sync[0] &lt;= dmi_ch_shift;
		end
	always @(posedge clk or negedge pwrup_rst_n)
		if (~pwrup_rst_n) begin
			dmi_ch_capture_sync[2:1] &lt;= {2 {1&#39;sb0}};
			dmi_ch_shift_sync[2:1] &lt;= {2 {1&#39;sb0}};
		end
		else begin
			dmi_ch_capture_sync[2:1] &lt;= {dmi_ch_capture_sync[1], dmi_ch_capture_sync[0]};
			dmi_ch_shift_sync[2:1] &lt;= {dmi_ch_shift_sync[1], dmi_ch_shift_sync[0]};
		end
	always @(posedge clk or negedge pwrup_rst_n)
		if (~pwrup_rst_n)
			dmi_ch_tdi_sync &lt;= {3 {1&#39;sb0}};
		else
			dmi_ch_tdi_sync &lt;= {dmi_ch_tdi_sync[1:0], dmi_ch_tdi};
	always @(posedge clk or negedge pwrup_rst_n)
		if (~pwrup_rst_n) begin
			dmi_ch_capture_core &lt;= 1&#39;sb0;
			dmi_ch_shift_core &lt;= 1&#39;sb0;
			dmi_ch_tdi_core &lt;= 1&#39;sb0;
		end
		else if (tck_rise_load) begin
			dmi_ch_capture_core &lt;= dmi_ch_capture_sync[2];
			dmi_ch_shift_core &lt;= dmi_ch_shift_sync[2];
			dmi_ch_tdi_core &lt;= dmi_ch_tdi_sync[2];
		end
		else if (tck_rise_reset) begin
			dmi_ch_capture_core &lt;= 1&#39;sb0;
			dmi_ch_shift_core &lt;= 1&#39;sb0;
			dmi_ch_tdi_core &lt;= 1&#39;sb0;
		end
	always @(posedge clk or negedge dm_rst_n)
		if (~dm_rst_n) begin
			dmi_ch_sel_core &lt;= 1&#39;sb0;
			dmi_ch_id_core &lt;= {SCR1_DBG_DMI_CH_ID_WIDTH {1&#39;sb0}};
		end
		else if (tck_rise_load) begin
			dmi_ch_sel_core &lt;= dmi_ch_sel;
			dmi_ch_id_core &lt;= dmi_ch_id;
		end
	always @(posedge clk or negedge pwrup_rst_n)
		if (~pwrup_rst_n)
			scu_ch_sel_core &lt;= 1&#39;sb0;
		else if (tck_rise_load)
			scu_ch_sel_core &lt;= scu_ch_sel;
	assign dmi_ch_tdo = dmi_ch_tdo_core;
endmodule
module scr1_core_top (
	pwrup_rst_n,
	rst_n,
	cpu_rst_n,
	test_mode,
	test_rst_n,
	clk,
	core_rst_n_out,
	ndm_rst_n_out,
	fuse_mhartid,
	fuse_idcode,
	irq_lines,
	soft_irq,
	timer_irq,
	mtime_ext,
	trst_n,
	tck,
	tms,
	tdi,
	tdo,
	tdo_en,
	imem_req_ack,
	imem_req,
	imem_cmd,
	imem_addr,
	imem_rdata,
	imem_resp,
	dmem_req_ack,
	dmem_req,
	dmem_cmd,
	dmem_width,
	dmem_addr,
	dmem_wdata,
	dmem_rdata,
	dmem_resp
);
	parameter [0:0] SCR1_RESET_INPUTS_SYNC = 1;
	input wire pwrup_rst_n;
	input wire rst_n;
	input wire cpu_rst_n;
	input wire test_mode;
	input wire test_rst_n;
	input wire clk;
	output wire core_rst_n_out;
	output wire ndm_rst_n_out;
	input wire [31:0] fuse_mhartid;
	input wire [31:0] fuse_idcode;
	localparam SCR1_IRQ_VECT_NUM = 16;
	localparam SCR1_IRQ_LINES_NUM = SCR1_IRQ_VECT_NUM;
	input wire [SCR1_IRQ_LINES_NUM - 1:0] irq_lines;
	input wire soft_irq;
	input wire timer_irq;
	input wire [63:0] mtime_ext;
	input wire trst_n;
	input wire tck;
	input wire tms;
	input wire tdi;
	output wire tdo;
	output wire tdo_en;
	input wire imem_req_ack;
	output wire imem_req;
	output wire imem_cmd;
	output wire [31:0] imem_addr;
	input wire [31:0] imem_rdata;
	input wire [1:0] imem_resp;
	input wire dmem_req_ack;
	output wire dmem_req;
	output wire dmem_cmd;
	output wire [1:0] dmem_width;
	output wire [31:0] dmem_addr;
	output wire [31:0] dmem_wdata;
	input wire [31:0] dmem_rdata;
	input wire [1:0] dmem_resp;
	wire core_rst_n;
	wire core_rst_n_qlfy;
	wire pwrup_rst_n_sync;
	wire rst_n_sync;
	wire cpu_rst_n_sync;
	wire tapc_dmi_ch_sel;
	localparam SCR1_DBG_DMI_CH_ID_WIDTH = 2&#39;d2;
	wire [SCR1_DBG_DMI_CH_ID_WIDTH - 1:0] tapc_dmi_ch_id;
	wire tapc_dmi_ch_capture;
	wire tapc_dmi_ch_shift;
	wire tapc_dmi_ch_update;
	wire tapc_dmi_ch_tdi;
	wire tapc_dmi_ch_tdo;
	wire tapc_dmi_ch_sel_tapout;
	wire [SCR1_DBG_DMI_CH_ID_WIDTH - 1:0] tapc_dmi_ch_id_tapout;
	wire tapc_dmi_ch_capture_tapout;
	wire tapc_dmi_ch_shift_tapout;
	wire tapc_dmi_ch_update_tapout;
	wire tapc_dmi_ch_tdi_tapout;
	wire tapc_dmi_ch_tdo_tapin;
	wire dmi_req;
	wire dmi_wr;
	localparam SCR1_DBG_DMI_ADDR_WIDTH = 6&#39;d7;
	wire [SCR1_DBG_DMI_ADDR_WIDTH - 1:0] dmi_addr;
	localparam SCR1_DBG_DMI_DATA_WIDTH = 6&#39;d32;
	wire [SCR1_DBG_DMI_DATA_WIDTH - 1:0] dmi_wdata;
	wire dmi_resp;
	wire [SCR1_DBG_DMI_DATA_WIDTH - 1:0] dmi_rdata;
	wire tapc_scu_ch_sel;
	wire tapc_scu_ch_sel_tapout;
	wire tapc_scu_ch_tdo;
	wire tapc_ch_tdo;
	wire tapc_rst_n;
	wire hdu_rst_n;
	wire hdu_rst_n_qlfy;
	wire ndm_rst_n;
	wire dm_rst_n;
	wire hart_rst_n;
	wire dm_active;
	wire dm_cmd_req;
	wire [1:0] dm_cmd;
	wire dm_cmd_resp;
	wire dm_cmd_resp_qlfy;
	wire dm_cmd_rcode;
	wire dm_cmd_rcode_qlfy;
	wire dm_hart_event;
	wire dm_hart_event_qlfy;
	wire [3:0] dm_hart_status;
	wire [3:0] dm_hart_status_qlfy;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_SPAN = 8;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_WIDTH = 3;
	wire [SCR1_HDU_PBUF_ADDR_WIDTH - 1:0] dm_pbuf_addr;
	wire [SCR1_HDU_PBUF_ADDR_WIDTH - 1:0] dm_pbuf_addr_qlfy;
	localparam [31:0] SCR1_HDU_CORE_INSTR_WIDTH = 32;
	wire [SCR1_HDU_CORE_INSTR_WIDTH - 1:0] dm_pbuf_instr;
	wire dm_dreg_req;
	wire dm_dreg_req_qlfy;
	wire dm_dreg_wr;
	wire dm_dreg_wr_qlfy;
	localparam [31:0] SCR1_HDU_DATA_REG_WIDTH = 32;
	wire [SCR1_HDU_DATA_REG_WIDTH - 1:0] dm_dreg_wdata;
	wire [SCR1_HDU_DATA_REG_WIDTH - 1:0] dm_dreg_wdata_qlfy;
	wire dm_dreg_resp;
	wire dm_dreg_fail;
	wire [SCR1_HDU_DATA_REG_WIDTH - 1:0] dm_dreg_rdata;
	wire [31:0] dm_pc_sample;
	wire [31:0] dm_pc_sample_qlfy;
	scr1_scu #(.SCR1_SCU_CFG_RESET_INPUTS_SYNC(SCR1_RESET_INPUTS_SYNC)) i_scu(
		.pwrup_rst_n(pwrup_rst_n),
		.rst_n(rst_n),
		.cpu_rst_n(cpu_rst_n),
		.test_mode(test_mode),
		.test_rst_n(test_rst_n),
		.clk(clk),
		.tapc_ch_sel(tapc_scu_ch_sel),
		.tapc_ch_id(1&#39;sb0),
		.tapc_ch_capture(tapc_dmi_ch_capture),
		.tapc_ch_shift(tapc_dmi_ch_shift),
		.tapc_ch_update(tapc_dmi_ch_update),
		.tapc_ch_tdi(tapc_dmi_ch_tdi),
		.tapc_ch_tdo(tapc_scu_ch_tdo),
		.ndm_rst_n(ndm_rst_n),
		.hart_rst_n(hart_rst_n),
		.core_rst_n(core_rst_n),
		.core_rst_n_qlfy(core_rst_n_qlfy),
		.dm_rst_n(dm_rst_n),
		.hdu_rst_n(hdu_rst_n),
		.hdu_rst_n_qlfy(hdu_rst_n_qlfy)
	);
	scr1_reset_and2_cell i_tapc_rstn_and2_cell(
		.rst_n_in({trst_n, pwrup_rst_n}),
		.test_rst_n(test_rst_n),
		.test_mode(test_mode),
		.rst_n_out(tapc_rst_n)
	);
	assign ndm_rst_n_out = ndm_rst_n;
	generate
		if (SCR1_RESET_INPUTS_SYNC) begin : gen_rst_inputs_sync
			assign pwrup_rst_n_sync = pwrup_rst_n;
		end
		else begin : gen_rst_inputs_async
			scr1_reset_sync_cell i_pwrup_rstn_reset_sync(
				.rst_n(pwrup_rst_n),
				.clk(clk),
				.test_rst_n(test_rst_n),
				.test_mode(test_mode),
				.rst_n_out(pwrup_rst_n_sync)
			);
		end
	endgenerate
	assign core_rst_n_out = core_rst_n;
	scr1_pipe_top i_pipe_top(
		.pipe_rst_n(core_rst_n),
		.pipe_rst_n_qlfy(core_rst_n_qlfy),
		.dbg_rst_n(hdu_rst_n),
		.clk(clk),
		.imem_req(imem_req),
		.imem_cmd(imem_cmd),
		.imem_addr(imem_addr),
		.imem_req_ack(imem_req_ack),
		.imem_rdata(imem_rdata),
		.imem_resp(imem_resp),
		.dmem_req(dmem_req),
		.dmem_cmd(dmem_cmd),
		.dmem_width(dmem_width),
		.dmem_addr(dmem_addr),
		.dmem_wdata(dmem_wdata),
		.dmem_req_ack(dmem_req_ack),
		.dmem_rdata(dmem_rdata),
		.dmem_resp(dmem_resp),
		.dm_active(dm_active),
		.dm_cmd_req(dm_cmd_req),
		.dm_cmd(dm_cmd),
		.dm_cmd_resp(dm_cmd_resp),
		.dm_cmd_rcode(dm_cmd_rcode),
		.dm_hart_event(dm_hart_event),
		.dm_hart_status(dm_hart_status),
		.dm_pbuf_addr(dm_pbuf_addr),
		.dm_pbuf_instr(dm_pbuf_instr),
		.dm_dreg_req(dm_dreg_req),
		.dm_dreg_wr(dm_dreg_wr),
		.dm_dreg_wdata(dm_dreg_wdata),
		.dm_dreg_resp(dm_dreg_resp),
		.dm_dreg_fail(dm_dreg_fail),
		.dm_dreg_rdata(dm_dreg_rdata),
		.dm_pc_sample(dm_pc_sample),
		.irq_lines(irq_lines),
		.soft_irq(soft_irq),
		.timer_irq(timer_irq),
		.mtime_ext(mtime_ext),
		.fuse_mhartid(fuse_mhartid)
	);
	scr1_tapc i_tapc(
		.trst_n(tapc_rst_n),
		.tck(tck),
		.tms(tms),
		.tdi(tdi),
		.tdo(tdo),
		.tdo_en(tdo_en),
		.fuse_idcode(fuse_idcode),
		.scu_ch_sel(tapc_scu_ch_sel_tapout),
		.dmi_ch_sel(tapc_dmi_ch_sel_tapout),
		.dmi_ch_id(tapc_dmi_ch_id_tapout),
		.dmi_ch_capture(tapc_dmi_ch_capture_tapout),
		.dmi_ch_shift(tapc_dmi_ch_shift_tapout),
		.dmi_ch_update(tapc_dmi_ch_update_tapout),
		.dmi_ch_tdi(tapc_dmi_ch_tdi_tapout),
		.dmi_ch_tdo(tapc_dmi_ch_tdo_tapin)
	);
	scr1_tapc_synchronizer i_tapc_synchronizer(
		.pwrup_rst_n(pwrup_rst_n_sync),
		.dm_rst_n(dm_rst_n),
		.clk(clk),
		.trst_n(tapc_rst_n),
		.tck(tck),
		.scu_ch_sel(tapc_scu_ch_sel_tapout),
		.scu_ch_sel_core(tapc_scu_ch_sel),
		.dmi_ch_sel(tapc_dmi_ch_sel_tapout),
		.dmi_ch_sel_core(tapc_dmi_ch_sel),
		.dmi_ch_id(tapc_dmi_ch_id_tapout),
		.dmi_ch_id_core(tapc_dmi_ch_id),
		.dmi_ch_capture(tapc_dmi_ch_capture_tapout),
		.dmi_ch_capture_core(tapc_dmi_ch_capture),
		.dmi_ch_shift(tapc_dmi_ch_shift_tapout),
		.dmi_ch_shift_core(tapc_dmi_ch_shift),
		.dmi_ch_update(tapc_dmi_ch_update_tapout),
		.dmi_ch_update_core(tapc_dmi_ch_update),
		.dmi_ch_tdi(tapc_dmi_ch_tdi_tapout),
		.dmi_ch_tdi_core(tapc_dmi_ch_tdi),
		.dmi_ch_tdo(tapc_dmi_ch_tdo_tapin),
		.dmi_ch_tdo_core(tapc_ch_tdo)
	);
	assign tapc_ch_tdo = (tapc_scu_ch_tdo &amp; tapc_scu_ch_sel) | (tapc_dmi_ch_tdo &amp; tapc_dmi_ch_sel);
	scr1_dmi i_dmi(
		.rst_n(dm_rst_n),
		.clk(clk),
		.dtm_ch_sel(tapc_dmi_ch_sel),
		.dtm_ch_id(tapc_dmi_ch_id),
		.dtm_ch_capture(tapc_dmi_ch_capture),
		.dtm_ch_shift(tapc_dmi_ch_shift),
		.dtm_ch_update(tapc_dmi_ch_update),
		.dtm_ch_tdi(tapc_dmi_ch_tdi),
		.dtm_ch_tdo(tapc_dmi_ch_tdo),
		.dmi_resp(dmi_resp),
		.dmi_rdata(dmi_rdata),
		.dmi_req(dmi_req),
		.dmi_wr(dmi_wr),
		.dmi_addr(dmi_addr),
		.dmi_wdata(dmi_wdata)
	);
	assign dm_cmd_resp_qlfy = dm_cmd_resp &amp; hdu_rst_n_qlfy;
	assign dm_cmd_rcode_qlfy = dm_cmd_rcode &amp; hdu_rst_n_qlfy;
	assign dm_hart_event_qlfy = dm_hart_event &amp; hdu_rst_n_qlfy;
	assign dm_hart_status_qlfy = (hdu_rst_n_qlfy ? dm_hart_status : {4 {1&#39;sb0}});
	assign dm_pbuf_addr_qlfy = dm_pbuf_addr &amp; {SCR1_HDU_PBUF_ADDR_WIDTH {hdu_rst_n_qlfy}};
	assign dm_dreg_req_qlfy = dm_dreg_req &amp; hdu_rst_n_qlfy;
	assign dm_dreg_wr_qlfy = dm_dreg_wr &amp; hdu_rst_n_qlfy;
	assign dm_dreg_wdata_qlfy = dm_dreg_wdata &amp; {SCR1_HDU_DATA_REG_WIDTH {hdu_rst_n_qlfy}};
	assign dm_pc_sample_qlfy = dm_pc_sample &amp; {32 {core_rst_n_qlfy}};
	scr1_dm i_dm(
		.rst_n(dm_rst_n),
		.clk(clk),
		.dmi_req(dmi_req),
		.dmi_wr(dmi_wr),
		.dmi_addr(dmi_addr),
		.dmi_wdata(dmi_wdata),
		.dmi_resp(dmi_resp),
		.dmi_rdata(dmi_rdata),
		.ndm_rst_n(ndm_rst_n),
		.hart_rst_n(hart_rst_n),
		.hart_dmactive(dm_active),
		.hart_cmd_req(dm_cmd_req),
		.hart_cmd(dm_cmd),
		.hart_cmd_resp(dm_cmd_resp_qlfy),
		.hart_cmd_rcode(dm_cmd_rcode_qlfy),
		.hart_event(dm_hart_event_qlfy),
		.hart_status(dm_hart_status_qlfy),
		.ro_fuse_mhartid(fuse_mhartid),
		.ro_pc(dm_pc_sample_qlfy),
		.hart_pbuf_addr(dm_pbuf_addr_qlfy),
		.hart_pbuf_instr(dm_pbuf_instr),
		.hart_dreg_req(dm_dreg_req_qlfy),
		.hart_dreg_wr(dm_dreg_wr_qlfy),
		.hart_dreg_wdata(dm_dreg_wdata_qlfy),
		.hart_dreg_resp(dm_dreg_resp),
		.hart_dreg_fail(dm_dreg_fail),
		.hart_dreg_rdata(dm_dreg_rdata)
	);
endmodule
module scr1_dm (
	rst_n,
	clk,
	dmi_req,
	dmi_wr,
	dmi_addr,
	dmi_wdata,
	dmi_resp,
	dmi_rdata,
	ndm_rst_n,
	hart_rst_n,
	hart_dmactive,
	hart_cmd_req,
	hart_cmd,
	hart_cmd_resp,
	hart_cmd_rcode,
	hart_event,
	hart_status,
	ro_fuse_mhartid,
	ro_pc,
	hart_pbuf_addr,
	hart_pbuf_instr,
	hart_dreg_req,
	hart_dreg_wr,
	hart_dreg_wdata,
	hart_dreg_resp,
	hart_dreg_fail,
	hart_dreg_rdata
);
	input wire rst_n;
	input wire clk;
	input wire dmi_req;
	input wire dmi_wr;
	localparam SCR1_DBG_DMI_ADDR_WIDTH = 6&#39;d7;
	input wire [SCR1_DBG_DMI_ADDR_WIDTH - 1:0] dmi_addr;
	localparam SCR1_DBG_DMI_DATA_WIDTH = 6&#39;d32;
	input wire [SCR1_DBG_DMI_DATA_WIDTH - 1:0] dmi_wdata;
	output reg dmi_resp;
	output reg [SCR1_DBG_DMI_DATA_WIDTH - 1:0] dmi_rdata;
	output wire ndm_rst_n;
	output wire hart_rst_n;
	output wire hart_dmactive;
	output reg hart_cmd_req;
	output reg [1:0] hart_cmd;
	input wire hart_cmd_resp;
	input wire hart_cmd_rcode;
	input wire hart_event;
	input wire [3:0] hart_status;
	input wire [31:0] ro_fuse_mhartid;
	input wire [31:0] ro_pc;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_SPAN = 8;
	localparam [31:0] SCR1_HDU_PBUF_ADDR_WIDTH = 3;
	input wire [SCR1_HDU_PBUF_ADDR_WIDTH - 1:0] hart_pbuf_addr;
	localparam [31:0] SCR1_HDU_CORE_INSTR_WIDTH = 32;
	output reg [SCR1_HDU_CORE_INSTR_WIDTH - 1:0] hart_pbuf_instr;
	input wire hart_dreg_req;
	input wire hart_dreg_wr;
	input wire [31:0] hart_dreg_wdata;
	output reg hart_dreg_resp;
	output reg hart_dreg_fail;
	output reg [31:0] hart_dreg_rdata;
	localparam DMCONTROL_HARTRESET = 1&#39;d0;
	localparam DMCONTROL_RESERVEDB = 1&#39;d0;
	localparam DMCONTROL_HASEL = 1&#39;d0;
	localparam DMCONTROL_HARTSELLO = 1&#39;d0;
	localparam DMCONTROL_HARTSELHI = 1&#39;d0;
	localparam DMCONTROL_RESERVEDA = 1&#39;d0;
	reg dmcontrol_haltreq_ff;
	reg dmcontrol_resumereq_ff;
	reg dmcontrol_ackhavereset_ff;
	reg dmcontrol_ndmreset_ff;
	reg dmcontrol_dmactive_ff;
	localparam DMSTATUS_RESERVEDC = 1&#39;d0;
	localparam DMSTATUS_IMPEBREAK = 1&#39;d1;
	localparam DMSTATUS_RESERVEDB = 1&#39;d0;
	localparam DMSTATUS_ALLUNAVAIL = 1&#39;d0;
	localparam DMSTATUS_ANYUNAVAIL = 1&#39;d0;
	localparam DMSTATUS_ALLANYUNAVAIL = 1&#39;d0;
	localparam DMSTATUS_ALLANYNONEXIST = 1&#39;b0;
	localparam DMSTATUS_AUTHENTICATED = 1&#39;d1;
	localparam DMSTATUS_AUTHBUSY = 1&#39;d0;
	localparam DMSTATUS_RESERVEDA = 1&#39;d0;
	localparam DMSTATUS_DEVTREEVALID = 1&#39;d0;
	localparam DMSTATUS_VERSION = 2&#39;d2;
	reg dmstatus_allany_havereset_ff;
	reg havereset_skip_pwrup_ff;
	reg dmstatus_allany_resumeack_ff;
	wire dmstatus_allany_running;
	reg dmstatus_allany_halted_ff;
	localparam HARTINFO_RESERVEDB = 1&#39;d0;
	localparam HARTINFO_NSCRATCH = 4&#39;d1;
	localparam HARTINFO_RESERVEDA = 1&#39;d0;
	localparam HARTINFO_DATAACCESS = 1&#39;d0;
	localparam HARTINFO_DATASIZE = 4&#39;d1;
	localparam HARTINFO_DATAADDR = 12&#39;h7b2;
	localparam ABSTRACTCS_RESERVEDD = 1&#39;d0;
	localparam ABSTRACTCS_PROGBUFSIZE = 5&#39;d6;
	localparam ABSTRACTCS_RESERVEDC = 1&#39;d0;
	localparam ABSTRACTCS_RESERVEDB = 1&#39;d0;
	localparam ABSTRACTCS_RESERVEDA = 1&#39;d0;
	localparam ABSTRACTCS_DATACOUNT = 4&#39;d2;
	reg abstractcs_busy;
	localparam SCR1_DBG_ABSTRACTCS_CMDERR_HI = 5&#39;d10;
	localparam SCR1_DBG_ABSTRACTCS_CMDERR_LO = 5&#39;d8;
	reg [SCR1_DBG_ABSTRACTCS_CMDERR_HI - SCR1_DBG_ABSTRACTCS_CMDERR_LO:0] abstractcs_cmderr_ff;
	wire abstractcs_ro_en;
	reg abstractauto_execdata0_ff;
	reg [31:0] data0_ff;
	reg [31:0] data1_ff;
	reg [31:0] command_ff;
	reg [31:0] progbuf0_ff;
	reg [31:0] progbuf1_ff;
	reg [31:0] progbuf2_ff;
	reg [31:0] progbuf3_ff;
	reg [31:0] progbuf4_ff;
	reg [31:0] progbuf5_ff;
	localparam ABS_CMD_HARTREG = 1&#39;d0;
	localparam ABS_CMD_HARTMEM = 2&#39;d2;
	localparam ABS_CMD_HARTREG_CSR = 4&#39;b0000;
	localparam ABS_CMD_HARTREG_INTFPU = 4&#39;b0001;
	localparam ABS_CMD_HARTREG_INT = 7&#39;b0000000;
	localparam ABS_CMD_HARTREG_FPU = 7&#39;b0000001;
	localparam ABS_EXEC_EBREAK = 32&#39;b00000000000100000000000001110011;
	localparam ABS_ERR_BUSY = 1&#39;d1;
	localparam ABS_ERR_CMD = 2&#39;d2;
	localparam ABS_ERR_EXCEPTION = 2&#39;d3;
	localparam ABS_ERR_NOHALT = 3&#39;d4;
	reg dmi_req_dmcontrol_cmb;
	reg dmi_req_abstractcs_cmb;
	reg dmi_req_abstractauto_cmb;
	reg dmi_req_command_cmb;
	reg dmi_rpt_command_cmb;
	reg dmi_req_data0_cmb;
	reg dmi_req_data1_cmb;
	reg dmi_req_progbuf0_cmb;
	reg dmi_req_progbuf1_cmb;
	reg dmi_req_progbuf2_cmb;
	reg dmi_req_progbuf3_cmb;
	reg dmi_req_progbuf4_cmb;
	reg dmi_req_progbuf5_cmb;
	reg [3:0] abs_fsm_cmb;
	reg [3:0] abs_fsm_ff;
	reg abs_exec_req_cmb;
	reg abs_exec_req_ff;
	reg [31:0] abs_exec_instr_cmb;
	reg [31:0] abs_exec_instr_ff;
	localparam SCR1_DBG_COMMAND_TYPE_HI = 5&#39;d31;
	localparam SCR1_DBG_COMMAND_TYPE_LO = 5&#39;d24;
	reg [SCR1_DBG_COMMAND_TYPE_HI - SCR1_DBG_COMMAND_TYPE_LO:0] abs_cmd_cmb;
	reg abs_cmd_csr_ro_cmb;
	reg abs_cmd_regacs_cmb;
	localparam SCR1_DBG_COMMAND_ACCESSREG_REGNO_HI = 5&#39;d15;
	reg [SCR1_DBG_COMMAND_ACCESSREG_REGNO_HI - 12:0] abs_cmd_regtype_cmb;
	reg [6:0] abs_cmd_regfile_cmb;
	reg abs_cmd_regwr_cmb;
	reg [11:0] abs_cmd_regno_cmb;
	localparam SCR1_DBG_COMMAND_ACCESSREG_SIZE_HI = 5&#39;d22;
	localparam SCR1_DBG_COMMAND_ACCESSREG_SIZE_LO = 5&#39;d20;
	reg [SCR1_DBG_COMMAND_ACCESSREG_SIZE_HI - SCR1_DBG_COMMAND_ACCESSREG_SIZE_LO:0] abs_cmd_regsize_cmb;
	wire abs_cmd_regsize_valid_cmb;
	reg abs_cmd_regvalid_cmb;
	reg abs_cmd_execprogbuf_cmb;
	reg abs_cmd_memvalid_cmb;
	reg abs_cmd_memwr_cmb;
	reg [2:0] abs_cmd_memsize_cmb;
	wire abs_cmd_memsize_valid_cmb;
	reg abs_cmd_wr_ff;
	reg abs_cmd_wr_cmb;
	reg abs_cmd_postexec_ff;
	reg abs_cmd_postexec_cmb;
	reg [1:0] abs_cmd_size_ff;
	reg [1:0] abs_cmd_size_cmb;
	reg [11:0] abs_cmd_regno_ff;
	reg abs_err_exception_cmb;
	reg abs_err_exception_ff;
	reg abs_err_acc_busy_cmb;
	reg abs_err_acc_busy_ff;
	reg [31:0] abs_data0_cmb;
	reg [31:0] abs_data1_cmb;
	reg [31:0] abs_command_cmb;
	reg abs_abstractauto_execdata0_cmb;
	reg [31:0] abs_progbuf0_cmb;
	reg [31:0] abs_progbuf1_cmb;
	reg [31:0] abs_progbuf2_cmb;
	reg [31:0] abs_progbuf3_cmb;
	reg [31:0] abs_progbuf4_cmb;
	reg [31:0] abs_progbuf5_cmb;
	reg [SCR1_DBG_ABSTRACTCS_CMDERR_HI - SCR1_DBG_ABSTRACTCS_CMDERR_LO:0] abs_cmderr_cmb;
	reg clk_en_dm_cmb;
	reg clk_en_dm_ff;
	reg [2:0] dhi_fsm_cmb;
	reg [2:0] dhi_fsm_ff;
	reg [2:0] dhi_req_cmb;
	reg dhi_resp_cmb;
	reg dhi_resp_exception_cmb;
	reg hart_pbuf_ebreak_ff;
	wire hart_pbuf_ebreak_cmb;
	reg hart_cmd_req_cmb;
	reg [1:0] hart_cmd_cmb;
	localparam SCR1_DBG_ABSTRACTAUTO = 7&#39;h18;
	localparam SCR1_DBG_ABSTRACTCS = 7&#39;h16;
	localparam SCR1_DBG_COMMAND = 7&#39;h17;
	localparam SCR1_DBG_DATA0 = 7&#39;h04;
	localparam SCR1_DBG_DATA1 = 7&#39;h05;
	localparam SCR1_DBG_DMCONTROL = 7&#39;h10;
	localparam SCR1_DBG_PROGBUF0 = 7&#39;h20;
	localparam SCR1_DBG_PROGBUF1 = 7&#39;h21;
	localparam SCR1_DBG_PROGBUF2 = 7&#39;h22;
	localparam SCR1_DBG_PROGBUF3 = 7&#39;h23;
	localparam SCR1_DBG_PROGBUF4 = 7&#39;h24;
	localparam SCR1_DBG_PROGBUF5 = 7&#39;h25;
	always @(*) begin
		dmi_req_dmcontrol_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_DMCONTROL);
		dmi_req_abstractcs_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_ABSTRACTCS);
		dmi_req_abstractauto_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_ABSTRACTAUTO);
		dmi_req_data0_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_DATA0);
		dmi_req_data1_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_DATA1);
		dmi_req_command_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_COMMAND);
		dmi_rpt_command_cmb = abstractauto_execdata0_ff &amp; dmi_req_data0_cmb;
		dmi_req_progbuf0_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_PROGBUF0);
		dmi_req_progbuf1_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_PROGBUF1);
		dmi_req_progbuf2_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_PROGBUF2);
		dmi_req_progbuf3_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_PROGBUF3);
		dmi_req_progbuf4_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_PROGBUF4);
		dmi_req_progbuf5_cmb = dmi_req &amp; (dmi_addr == SCR1_DBG_PROGBUF5);
	end
	localparam SCR1_DBG_ABSTRACTCS_BUSY = 5&#39;d12;
	localparam SCR1_DBG_ABSTRACTCS_DATACOUNT_HI = 5&#39;d3;
	localparam SCR1_DBG_ABSTRACTCS_DATACOUNT_LO = 5&#39;d0;
	localparam SCR1_DBG_ABSTRACTCS_PROGBUFSIZE_HI = 5&#39;d28;
	localparam SCR1_DBG_ABSTRACTCS_PROGBUFSIZE_LO = 5&#39;d24;
	localparam SCR1_DBG_ABSTRACTCS_RESERVEDA_HI = 5&#39;d7;
	localparam SCR1_DBG_ABSTRACTCS_RESERVEDA_LO = 5&#39;d4;
	localparam SCR1_DBG_ABSTRACTCS_RESERVEDB = 5&#39;d11;
	localparam SCR1_DBG_ABSTRACTCS_RESERVEDC_HI = 5&#39;d23;
	localparam SCR1_DBG_ABSTRACTCS_RESERVEDC_LO = 5&#39;d13;
	localparam SCR1_DBG_ABSTRACTCS_RESERVEDD_HI = 5&#39;d31;
	localparam SCR1_DBG_ABSTRACTCS_RESERVEDD_LO = 5&#39;d29;
	localparam SCR1_DBG_DMCONTROL_ACKHAVERESET = 5&#39;d28;
	localparam SCR1_DBG_DMCONTROL_DMACTIVE = 5&#39;d0;
	localparam SCR1_DBG_DMCONTROL_HALTREQ = 5&#39;d31;
	localparam SCR1_DBG_DMCONTROL_HARTRESET = 5&#39;d29;
	localparam SCR1_DBG_DMCONTROL_HARTSELHI_HI = 5&#39;d15;
	localparam SCR1_DBG_DMCONTROL_HARTSELHI_LO = 5&#39;d6;
	localparam SCR1_DBG_DMCONTROL_HARTSELLO_HI = 5&#39;d25;
	localparam SCR1_DBG_DMCONTROL_HARTSELLO_LO = 5&#39;d16;
	localparam SCR1_DBG_DMCONTROL_HASEL = 5&#39;d26;
	localparam SCR1_DBG_DMCONTROL_NDMRESET = 5&#39;d1;
	localparam SCR1_DBG_DMCONTROL_RESERVEDA_HI = 5&#39;d5;
	localparam SCR1_DBG_DMCONTROL_RESERVEDA_LO = 5&#39;d2;
	localparam SCR1_DBG_DMCONTROL_RESERVEDB = 5&#39;d27;
	localparam SCR1_DBG_DMCONTROL_RESUMEREQ = 5&#39;d30;
	localparam SCR1_DBG_DMSTATUS = 7&#39;h11;
	localparam SCR1_DBG_DMSTATUS_ALLHALTED = 5&#39;d9;
	localparam SCR1_DBG_DMSTATUS_ALLHAVERESET = 5&#39;d19;
	localparam SCR1_DBG_DMSTATUS_ALLNONEXISTENT = 5&#39;d15;
	localparam SCR1_DBG_DMSTATUS_ALLRESUMEACK = 5&#39;d17;
	localparam SCR1_DBG_DMSTATUS_ALLRUNNING = 5&#39;d11;
	localparam SCR1_DBG_DMSTATUS_ALLUNAVAIL = 5&#39;d13;
	localparam SCR1_DBG_DMSTATUS_ANYHALTED = 5&#39;d8;
	localparam SCR1_DBG_DMSTATUS_ANYHAVERESET = 5&#39;d18;
	localparam SCR1_DBG_DMSTATUS_ANYNONEXISTENT = 5&#39;d14;
	localparam SCR1_DBG_DMSTATUS_ANYRESUMEACK = 5&#39;d16;
	localparam SCR1_DBG_DMSTATUS_ANYRUNNING = 5&#39;d10;
	localparam SCR1_DBG_DMSTATUS_ANYUNAVAIL = 5&#39;d12;
	localparam SCR1_DBG_DMSTATUS_AUTHBUSY = 5&#39;d6;
	localparam SCR1_DBG_DMSTATUS_AUTHENTICATED = 5&#39;d7;
	localparam SCR1_DBG_DMSTATUS_DEVTREEVALID = 5&#39;d4;
	localparam SCR1_DBG_DMSTATUS_IMPEBREAK = 5&#39;d22;
	localparam SCR1_DBG_DMSTATUS_RESERVEDA = 5&#39;d5;
	localparam SCR1_DBG_DMSTATUS_RESERVEDB_HI = 5&#39;d21;
	localparam SCR1_DBG_DMSTATUS_RESERVEDB_LO = 5&#39;d20;
	localparam SCR1_DBG_DMSTATUS_RESERVEDC_HI = 5&#39;d31;
	localparam SCR1_DBG_DMSTATUS_RESERVEDC_LO = 5&#39;d23;
	localparam SCR1_DBG_DMSTATUS_VERSION_HI = 5&#39;d3;
	localparam SCR1_DBG_DMSTATUS_VERSION_LO = 5&#39;d0;
	localparam SCR1_DBG_HALTSUM0 = 7&#39;h40;
	localparam SCR1_DBG_HARTINFO = 7&#39;h12;
	localparam SCR1_DBG_HARTINFO_DATAACCESS = 5&#39;d16;
	localparam SCR1_DBG_HARTINFO_DATAADDR_HI = 5&#39;d11;
	localparam SCR1_DBG_HARTINFO_DATAADDR_LO = 5&#39;d0;
	localparam SCR1_DBG_HARTINFO_DATASIZE_HI = 5&#39;d15;
	localparam SCR1_DBG_HARTINFO_DATASIZE_LO = 5&#39;d12;
	localparam SCR1_DBG_HARTINFO_NSCRATCH_HI = 5&#39;d23;
	localparam SCR1_DBG_HARTINFO_NSCRATCH_LO = 5&#39;d20;
	localparam SCR1_DBG_HARTINFO_RESERVEDA_HI = 5&#39;d19;
	localparam SCR1_DBG_HARTINFO_RESERVEDA_LO = 5&#39;d17;
	localparam SCR1_DBG_HARTINFO_RESERVEDB_HI = 5&#39;d31;
	localparam SCR1_DBG_HARTINFO_RESERVEDB_LO = 5&#39;d24;
	always @(*) begin
		dmi_rdata = 1&#39;b0;
		if (dmi_addr == SCR1_DBG_DMSTATUS) begin
			dmi_rdata[SCR1_DBG_DMSTATUS_RESERVEDC_HI:SCR1_DBG_DMSTATUS_RESERVEDC_LO] = DMSTATUS_RESERVEDC;
			dmi_rdata[SCR1_DBG_DMSTATUS_IMPEBREAK] = DMSTATUS_IMPEBREAK;
			dmi_rdata[SCR1_DBG_DMSTATUS_RESERVEDB_HI:SCR1_DBG_DMSTATUS_RESERVEDB_LO] = DMSTATUS_RESERVEDB;
			dmi_rdata[SCR1_DBG_DMSTATUS_ALLHAVERESET] = dmstatus_allany_havereset_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_ANYHAVERESET] = dmstatus_allany_havereset_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_ALLRESUMEACK] = dmstatus_allany_resumeack_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_ANYRESUMEACK] = dmstatus_allany_resumeack_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_ALLNONEXISTENT] = DMSTATUS_ALLANYNONEXIST;
			dmi_rdata[SCR1_DBG_DMSTATUS_ANYNONEXISTENT] = DMSTATUS_ALLANYNONEXIST;
			dmi_rdata[SCR1_DBG_DMSTATUS_ALLUNAVAIL] = DMSTATUS_ALLANYUNAVAIL;
			dmi_rdata[SCR1_DBG_DMSTATUS_ANYUNAVAIL] = DMSTATUS_ALLANYUNAVAIL;
			dmi_rdata[SCR1_DBG_DMSTATUS_ALLRUNNING] = ~dmstatus_allany_halted_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_ANYRUNNING] = ~dmstatus_allany_halted_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_ALLHALTED] = dmstatus_allany_halted_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_ANYHALTED] = dmstatus_allany_halted_ff;
			dmi_rdata[SCR1_DBG_DMSTATUS_AUTHENTICATED] = DMSTATUS_AUTHENTICATED;
			dmi_rdata[SCR1_DBG_DMSTATUS_AUTHBUSY] = DMSTATUS_AUTHBUSY;
			dmi_rdata[SCR1_DBG_DMSTATUS_RESERVEDA] = DMSTATUS_RESERVEDA;
			dmi_rdata[SCR1_DBG_DMSTATUS_DEVTREEVALID] = DMSTATUS_DEVTREEVALID;
			dmi_rdata[SCR1_DBG_DMSTATUS_VERSION_HI:SCR1_DBG_DMSTATUS_VERSION_LO] = DMSTATUS_VERSION;
		end
		if (dmi_addr == SCR1_DBG_DMCONTROL) begin
			dmi_rdata[SCR1_DBG_DMCONTROL_HALTREQ] = dmcontrol_haltreq_ff;
			dmi_rdata[SCR1_DBG_DMCONTROL_RESUMEREQ] = dmcontrol_resumereq_ff;
			dmi_rdata[SCR1_DBG_DMCONTROL_HARTRESET] = DMCONTROL_HARTRESET;
			dmi_rdata[SCR1_DBG_DMCONTROL_ACKHAVERESET] = dmcontrol_ackhavereset_ff;
			dmi_rdata[SCR1_DBG_DMCONTROL_RESERVEDB] = DMCONTROL_RESERVEDB;
			dmi_rdata[SCR1_DBG_DMCONTROL_HASEL] = DMCONTROL_HASEL;
			dmi_rdata[SCR1_DBG_DMCONTROL_HARTSELLO_HI:SCR1_DBG_DMCONTROL_HARTSELLO_LO] = DMCONTROL_HARTSELLO;
			dmi_rdata[SCR1_DBG_DMCONTROL_HARTSELHI_HI:SCR1_DBG_DMCONTROL_HARTSELHI_LO] = DMCONTROL_HARTSELHI;
			dmi_rdata[SCR1_DBG_DMCONTROL_RESERVEDA_HI:SCR1_DBG_DMCONTROL_RESERVEDA_LO] = DMCONTROL_RESERVEDA;
			dmi_rdata[SCR1_DBG_DMCONTROL_NDMRESET] = dmcontrol_ndmreset_ff;
			dmi_rdata[SCR1_DBG_DMCONTROL_DMACTIVE] = dmcontrol_dmactive_ff;
		end
		if (dmi_addr == SCR1_DBG_ABSTRACTCS) begin
			dmi_rdata[SCR1_DBG_ABSTRACTCS_RESERVEDD_HI:SCR1_DBG_ABSTRACTCS_RESERVEDD_LO] = ABSTRACTCS_RESERVEDD;
			dmi_rdata[SCR1_DBG_ABSTRACTCS_PROGBUFSIZE_HI:SCR1_DBG_ABSTRACTCS_PROGBUFSIZE_LO] = ABSTRACTCS_PROGBUFSIZE;
			dmi_rdata[SCR1_DBG_ABSTRACTCS_RESERVEDC_HI:SCR1_DBG_ABSTRACTCS_RESERVEDC_LO] = ABSTRACTCS_RESERVEDC;
			dmi_rdata[SCR1_DBG_ABSTRACTCS_BUSY] = abstractcs_busy;
			dmi_rdata[SCR1_DBG_ABSTRACTCS_RESERVEDB] = ABSTRACTCS_RESERVEDB;
			dmi_rdata[SCR1_DBG_ABSTRACTCS_CMDERR_HI:SCR1_DBG_ABSTRACTCS_CMDERR_LO] = abstractcs_cmderr_ff;
			dmi_rdata[SCR1_DBG_ABSTRACTCS_RESERVEDA_HI:SCR1_DBG_ABSTRACTCS_RESERVEDA_LO] = ABSTRACTCS_RESERVEDA;
			dmi_rdata[SCR1_DBG_ABSTRACTCS_DATACOUNT_HI:SCR1_DBG_ABSTRACTCS_DATACOUNT_LO] = ABSTRACTCS_DATACOUNT;
		end
		if (dmi_addr == SCR1_DBG_ABSTRACTAUTO)
			dmi_rdata[0] = abstractauto_execdata0_ff;
		if (dmi_addr == SCR1_DBG_DATA0)
			dmi_rdata = data0_ff;
		if (dmi_addr == SCR1_DBG_DATA1)
			dmi_rdata = data1_ff;
		if (dmi_addr == SCR1_DBG_PROGBUF0)
			dmi_rdata = progbuf0_ff;
		if (dmi_addr == SCR1_DBG_PROGBUF1)
			dmi_rdata = progbuf1_ff;
		if (dmi_addr == SCR1_DBG_PROGBUF2)
			dmi_rdata = progbuf2_ff;
		if (dmi_addr == SCR1_DBG_PROGBUF3)
			dmi_rdata = progbuf3_ff;
		if (dmi_addr == SCR1_DBG_PROGBUF4)
			dmi_rdata = progbuf4_ff;
		if (dmi_addr == SCR1_DBG_PROGBUF5)
			dmi_rdata = progbuf5_ff;
		if (dmi_addr == SCR1_DBG_HARTINFO) begin
			dmi_rdata[SCR1_DBG_HARTINFO_RESERVEDB_HI:SCR1_DBG_HARTINFO_RESERVEDB_LO] = HARTINFO_RESERVEDB;
			dmi_rdata[SCR1_DBG_HARTINFO_NSCRATCH_HI:SCR1_DBG_HARTINFO_NSCRATCH_LO] = HARTINFO_NSCRATCH;
			dmi_rdata[SCR1_DBG_HARTINFO_RESERVEDA_HI:SCR1_DBG_HARTINFO_RESERVEDA_LO] = HARTINFO_RESERVEDA;
			dmi_rdata[SCR1_DBG_HARTINFO_DATAACCESS] = HARTINFO_DATAACCESS;
			dmi_rdata[SCR1_DBG_HARTINFO_DATASIZE_HI:SCR1_DBG_HARTINFO_DATASIZE_LO] = HARTINFO_DATASIZE;
			dmi_rdata[SCR1_DBG_HARTINFO_DATAADDR_HI:SCR1_DBG_HARTINFO_DATAADDR_LO] = HARTINFO_DATAADDR;
		end
		if (dmi_addr == SCR1_DBG_HALTSUM0)
			dmi_rdata[0] = dmstatus_allany_halted_ff;
	end
	always @(*) dmi_resp = 1&#39;b1;
	always @(*) clk_en_dm_cmb = ((dmi_req_dmcontrol_cmb &amp; dmi_wr) | dmcontrol_dmactive_ff) | clk_en_dm_ff;
	assign hart_dmactive = clk_en_dm_ff;
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			dmcontrol_dmactive_ff &lt;= 1&#39;b0;
			clk_en_dm_ff &lt;= 1&#39;b0;
		end
		else if (clk_en_dm_cmb) begin
			if (dmi_req_dmcontrol_cmb &amp; dmi_wr)
				dmcontrol_dmactive_ff &lt;= dmi_wdata[SCR1_DBG_DMCONTROL_DMACTIVE];
			clk_en_dm_ff &lt;= dmcontrol_dmactive_ff;
		end
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			dmcontrol_ndmreset_ff &lt;= 1&#39;b0;
			dmcontrol_ackhavereset_ff &lt;= 1&#39;b0;
		end
		else if (clk_en_dm_cmb)
			if (~dmcontrol_dmactive_ff) begin
				dmcontrol_ndmreset_ff &lt;= 1&#39;b0;
				dmcontrol_ackhavereset_ff &lt;= 1&#39;b0;
			end
			else if (dmi_req_dmcontrol_cmb &amp; dmi_wr) begin
				dmcontrol_ndmreset_ff &lt;= dmi_wdata[SCR1_DBG_DMCONTROL_NDMRESET];
				dmcontrol_ackhavereset_ff &lt;= dmi_wdata[SCR1_DBG_DMCONTROL_ACKHAVERESET];
			end
	localparam [1:0] SCR1_HDU_DBGSTATE_RESET = 2&#39;b00;
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			havereset_skip_pwrup_ff &lt;= 1&#39;b1;
			dmstatus_allany_havereset_ff &lt;= 1&#39;b0;
		end
		else if (clk_en_dm_cmb)
			if (~dmcontrol_dmactive_ff) begin
				havereset_skip_pwrup_ff &lt;= 1&#39;b1;
				dmstatus_allany_havereset_ff &lt;= 1&#39;b0;
			end
			else begin
				if (havereset_skip_pwrup_ff)
					havereset_skip_pwrup_ff &lt;= ((hart_status[1-:2] == SCR1_HDU_DBGSTATE_RESET) &amp; ndm_rst_n) &amp; hart_rst_n;
				if (~havereset_skip_pwrup_ff &amp; (hart_status[1-:2] == SCR1_HDU_DBGSTATE_RESET))
					dmstatus_allany_havereset_ff &lt;= 1&#39;b1;
				else if (dmcontrol_ackhavereset_ff)
					dmstatus_allany_havereset_ff &lt;= 1&#39;b0;
			end
	assign hart_rst_n = ~dmcontrol_ndmreset_ff;
	assign ndm_rst_n = ~dmcontrol_ndmreset_ff;
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			dmcontrol_haltreq_ff &lt;= 1&#39;d0;
			dmcontrol_resumereq_ff &lt;= 1&#39;d0;
		end
		else if (clk_en_dm_cmb)
			if (~dmcontrol_dmactive_ff) begin
				dmcontrol_haltreq_ff &lt;= 1&#39;d0;
				dmcontrol_resumereq_ff &lt;= 1&#39;d0;
			end
			else if (dmi_req_dmcontrol_cmb &amp; dmi_wr) begin
				dmcontrol_haltreq_ff &lt;= dmi_wdata[SCR1_DBG_DMCONTROL_HALTREQ];
				dmcontrol_resumereq_ff &lt;= dmi_wdata[SCR1_DBG_DMCONTROL_RESUMEREQ];
			end
	localparam [1:0] SCR1_HDU_DBGSTATE_DHALTED = 2&#39;b10;
	localparam [1:0] SCR1_HDU_DBGSTATE_RUN = 2&#39;b01;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			dmstatus_allany_halted_ff &lt;= 1&#39;d0;
		else if (clk_en_dm_cmb)
			if (~dmcontrol_dmactive_ff)
				dmstatus_allany_halted_ff &lt;= 1&#39;d0;
			else if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED)
				dmstatus_allany_halted_ff &lt;= 1&#39;b1;
			else if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_RUN)
				dmstatus_allany_halted_ff &lt;= 1&#39;b0;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			dmstatus_allany_resumeack_ff &lt;= 1&#39;d0;
		else if (clk_en_dm_cmb)
			if (~dmcontrol_dmactive_ff)
				dmstatus_allany_resumeack_ff &lt;= 1&#39;d0;
			else if (~dmcontrol_resumereq_ff)
				dmstatus_allany_resumeack_ff &lt;= 1&#39;b0;
			else if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_RUN)
				dmstatus_allany_resumeack_ff &lt;= 1&#39;b1;
	localparam [31:0] SCR1_CSR_ADDR_WIDTH = 12;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MARCHID = &#39;hf12;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MHARTID = &#39;hf14;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MIMPID = &#39;hf13;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MISA = &#39;h301;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_MVENDORID = &#39;hf11;
	localparam SCR1_DBG_COMMAND_ACCESSMEM_AAMPOSTINC = 5&#39;d19;
	localparam SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_HI = 5&#39;d22;
	localparam SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_LO = 5&#39;d20;
	localparam SCR1_DBG_COMMAND_ACCESSMEM_AAMVIRTUAL = 5&#39;d23;
	localparam SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDA_HI = 5&#39;d13;
	localparam SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDB_HI = 5&#39;d18;
	localparam SCR1_DBG_COMMAND_ACCESSMEM_WRITE = 5&#39;d16;
	localparam SCR1_DBG_COMMAND_ACCESSREG_POSTEXEC = 5&#39;d18;
	localparam SCR1_DBG_COMMAND_ACCESSREG_REGNO_LO = 5&#39;d0;
	localparam SCR1_DBG_COMMAND_ACCESSREG_RESERVEDA = 5&#39;d19;
	localparam SCR1_DBG_COMMAND_ACCESSREG_RESERVEDB = 5&#39;d23;
	localparam SCR1_DBG_COMMAND_ACCESSREG_TRANSFER = 5&#39;d17;
	localparam SCR1_DBG_COMMAND_ACCESSREG_WRITE = 5&#39;d16;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_HDU_MBASE = &#39;h7b0;
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_CSR_ADDR_HDU_MSPAN = &#39;h4;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_SPAN = SCR1_CSR_ADDR_HDU_MSPAN;
	localparam [31:0] SCR1_HDU_DEBUGCSR_ADDR_WIDTH = $clog2(&#39;h4);
	function automatic [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] sv2v_cast_5EECE;
		input reg [SCR1_HDU_DEBUGCSR_ADDR_WIDTH - 1:0] inp;
		sv2v_cast_5EECE = inp;
	endfunction
	localparam SCR1_HDU_DBGCSR_OFFS_DPC = sv2v_cast_5EECE(&#39;d1);
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_HDU_DBGCSR_ADDR_DPC = SCR1_CSR_ADDR_HDU_MBASE + SCR1_HDU_DBGCSR_OFFS_DPC;
	always @(*)
		if (dmi_req_command_cmb) begin
			abs_cmd_regno_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_REGNO_LO+:12];
			abs_cmd_csr_ro_cmb = (((((abs_cmd_regno_cmb == SCR1_CSR_ADDR_MISA) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MVENDORID)) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MARCHID)) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MIMPID)) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MHARTID)) | (abs_cmd_regno_cmb == SCR1_HDU_DBGCSR_ADDR_DPC);
			abs_cmd_cmb = dmi_wdata[SCR1_DBG_COMMAND_TYPE_HI:SCR1_DBG_COMMAND_TYPE_LO];
			abs_cmd_regacs_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_TRANSFER];
			abs_cmd_regtype_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_REGNO_HI:12];
			abs_cmd_regfile_cmb = dmi_wdata[11:5];
			abs_cmd_regsize_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_SIZE_HI:SCR1_DBG_COMMAND_ACCESSREG_SIZE_LO];
			abs_cmd_regwr_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_WRITE];
			abs_cmd_execprogbuf_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_POSTEXEC];
			abs_cmd_regvalid_cmb = (dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_RESERVEDB] == 1&#39;d0) &amp; (dmi_wdata[SCR1_DBG_COMMAND_ACCESSREG_RESERVEDA] == 1&#39;d0);
			abs_cmd_memsize_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_HI:SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_LO];
			abs_cmd_memwr_cmb = dmi_wdata[SCR1_DBG_COMMAND_ACCESSMEM_WRITE];
			abs_cmd_memvalid_cmb = (((dmi_wdata[SCR1_DBG_COMMAND_ACCESSMEM_AAMVIRTUAL] == 1&#39;d0) &amp; (dmi_wdata[SCR1_DBG_COMMAND_ACCESSMEM_AAMPOSTINC] == 1&#39;d0)) &amp; (dmi_wdata[SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDB_HI:SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDB_HI] == 1&#39;d0)) &amp; (dmi_wdata[SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDA_HI:SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDA_HI] == 1&#39;d0);
		end
		else begin
			abs_cmd_regno_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSREG_REGNO_LO+:12];
			abs_cmd_csr_ro_cmb = (((((abs_cmd_regno_cmb == SCR1_CSR_ADDR_MISA) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MVENDORID)) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MARCHID)) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MIMPID)) | (abs_cmd_regno_cmb == SCR1_CSR_ADDR_MHARTID)) | (abs_cmd_regno_cmb == SCR1_HDU_DBGCSR_ADDR_DPC);
			abs_cmd_cmb = command_ff[SCR1_DBG_COMMAND_TYPE_HI:SCR1_DBG_COMMAND_TYPE_LO];
			abs_cmd_regacs_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSREG_TRANSFER];
			abs_cmd_regtype_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSREG_REGNO_HI:12];
			abs_cmd_regfile_cmb = command_ff[11:5];
			abs_cmd_regsize_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSREG_SIZE_HI:SCR1_DBG_COMMAND_ACCESSREG_SIZE_LO];
			abs_cmd_regwr_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSREG_WRITE];
			abs_cmd_execprogbuf_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSREG_POSTEXEC];
			abs_cmd_regvalid_cmb = (command_ff[SCR1_DBG_COMMAND_ACCESSREG_RESERVEDB] == 1&#39;d0) &amp; (command_ff[SCR1_DBG_COMMAND_ACCESSREG_RESERVEDA] == 1&#39;d0);
			abs_cmd_memsize_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_HI:SCR1_DBG_COMMAND_ACCESSMEM_AAMSIZE_LO];
			abs_cmd_memwr_cmb = command_ff[SCR1_DBG_COMMAND_ACCESSMEM_WRITE];
			abs_cmd_memvalid_cmb = (((command_ff[SCR1_DBG_COMMAND_ACCESSMEM_AAMVIRTUAL] == 1&#39;d0) &amp; (command_ff[SCR1_DBG_COMMAND_ACCESSMEM_AAMPOSTINC] == 1&#39;d0)) &amp; (command_ff[SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDB_HI:SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDB_HI] == 1&#39;d0)) &amp; (command_ff[SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDA_HI:SCR1_DBG_COMMAND_ACCESSMEM_RESERVEDA_HI] == 1&#39;d0);
		end
	assign abs_cmd_regsize_valid_cmb = abs_cmd_regsize_cmb == 2&#39;d2;
	assign abs_cmd_memsize_valid_cmb = (abs_cmd_memsize_cmb &lt; 3&#39;d3 ? 1&#39;b1 : 1&#39;b0);
	localparam [3:0] ABS_STATE_IDLE = 0;
	always @(*) begin
		abs_err_exception_cmb = (((abs_fsm_ff != ABS_STATE_IDLE) &amp; dhi_resp_cmb) &amp; dhi_resp_exception_cmb ? 1&#39;b1 : (abs_fsm_ff == ABS_STATE_IDLE ? 1&#39;b0 : abs_err_exception_ff));
		abs_err_acc_busy_cmb = ((abs_fsm_ff != ABS_STATE_IDLE) &amp; ((((((((((dmi_req_command_cmb | dmi_rpt_command_cmb) | dmi_req_abstractauto_cmb) | dmi_req_data0_cmb) | dmi_req_data1_cmb) | dmi_req_progbuf0_cmb) | dmi_req_progbuf1_cmb) | dmi_req_progbuf2_cmb) | dmi_req_progbuf3_cmb) | dmi_req_progbuf4_cmb) | dmi_req_progbuf5_cmb) ? 1&#39;b1 : (abs_fsm_ff == ABS_STATE_IDLE ? 1&#39;b0 : abs_err_acc_busy_ff));
	end
	localparam [31:0] SCR1_CSR_MARCHID = 32&#39;d8;
	localparam [31:0] SCR1_CSR_MIMPID = 32&#39;h19083000;
	localparam [1:0] SCR1_MISA_MXL_32 = 2&#39;d1;
	localparam [31:0] SCR1_CSR_MISA = (((SCR1_MISA_MXL_32 &lt;&lt; 30) | 32&#39;h00000100) | 32&#39;h00000004) | 32&#39;h00001000;
	localparam [31:0] SCR1_CSR_MVENDORID = 1&#39;sb0;
	localparam SCR1_HDU_DBGCSR_OFFS_DSCRATCH0 = sv2v_cast_5EECE(&#39;d2);
	localparam [SCR1_CSR_ADDR_WIDTH - 1:0] SCR1_HDU_DBGCSR_ADDR_DSCRATCH0 = SCR1_CSR_ADDR_HDU_MBASE + SCR1_HDU_DBGCSR_OFFS_DSCRATCH0;
	localparam [3:0] ABS_STATE_CSR_RETURN_XREG = 12;
	localparam [3:0] ABS_STATE_CSR_RO = 9;
	localparam [3:0] ABS_STATE_CSR_RW = 11;
	localparam [3:0] ABS_STATE_CSR_SAVE_XREG = 10;
	localparam [3:0] ABS_STATE_ERR = 1;
	localparam [3:0] ABS_STATE_EXEC = 2;
	localparam [3:0] ABS_STATE_MEM_RETURN_XREG = 7;
	localparam [3:0] ABS_STATE_MEM_RETURN_XREG_FORADDR = 8;
	localparam [3:0] ABS_STATE_MEM_RW = 6;
	localparam [3:0] ABS_STATE_MEM_SAVE_XREG = 4;
	localparam [3:0] ABS_STATE_MEM_SAVE_XREG_FORADDR = 5;
	localparam [3:0] ABS_STATE_XREG_RW = 3;
	always @(*) begin
		abs_data0_cmb = data0_ff;
		abs_data1_cmb = data1_ff;
		abs_command_cmb = command_ff;
		abs_abstractauto_execdata0_cmb = abstractauto_execdata0_ff;
		abs_progbuf0_cmb = progbuf0_ff;
		abs_progbuf1_cmb = progbuf1_ff;
		abs_progbuf2_cmb = progbuf2_ff;
		abs_progbuf3_cmb = progbuf3_ff;
		abs_progbuf4_cmb = progbuf4_ff;
		abs_progbuf5_cmb = progbuf5_ff;
		abs_cmderr_cmb = abstractcs_cmderr_ff;
		abs_cmd_wr_cmb = 1&#39;b0;
		abs_cmd_postexec_cmb = 1&#39;b0;
		abs_cmd_size_cmb = abs_cmd_size_ff;
		abs_exec_req_cmb = 1&#39;b0;
		abs_exec_instr_cmb = abs_exec_instr_ff;
		abs_fsm_cmb = abs_fsm_ff;
		abstractcs_busy = (abs_fsm_ff != ABS_STATE_IDLE) &amp; (abs_fsm_ff != ABS_STATE_ERR);
		if (abs_fsm_ff == ABS_STATE_IDLE) begin
			if (dmi_req_data0_cmb &amp; dmi_wr)
				abs_data0_cmb = dmi_wdata;
			if (dmi_req_data1_cmb &amp; dmi_wr)
				abs_data1_cmb = dmi_wdata;
			if (dmi_req_command_cmb &amp; dmi_wr)
				abs_command_cmb = dmi_wdata;
			if (dmi_req_abstractauto_cmb &amp; dmi_wr)
				abs_abstractauto_execdata0_cmb = dmi_wdata[0];
			if (dmi_req_progbuf0_cmb &amp; dmi_wr)
				abs_progbuf0_cmb = dmi_wdata;
			if (dmi_req_progbuf1_cmb &amp; dmi_wr)
				abs_progbuf1_cmb = dmi_wdata;
			if (dmi_req_progbuf2_cmb &amp; dmi_wr)
				abs_progbuf2_cmb = dmi_wdata;
			if (dmi_req_progbuf3_cmb &amp; dmi_wr)
				abs_progbuf3_cmb = dmi_wdata;
			if (dmi_req_progbuf4_cmb &amp; dmi_wr)
				abs_progbuf4_cmb = dmi_wdata;
			if (dmi_req_progbuf5_cmb &amp; dmi_wr)
				abs_progbuf5_cmb = dmi_wdata;
			if ((dmi_req_command_cmb &amp; dmi_wr) | dmi_rpt_command_cmb)
				if ((abs_cmd_cmb == ABS_CMD_HARTREG) &amp; abs_cmd_regvalid_cmb) begin
					if (abs_cmd_regacs_cmb) begin
						if (abs_cmd_regtype_cmb == ABS_CMD_HARTREG_CSR) begin
							if (abs_cmd_regsize_valid_cmb) begin
								if (abs_cmd_regwr_cmb) begin
									if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED) begin
										abs_cmd_wr_cmb = 1&#39;b1;
										abs_cmd_postexec_cmb = abs_cmd_execprogbuf_cmb;
										abs_fsm_cmb = ABS_STATE_CSR_SAVE_XREG;
									end
									else begin
										abs_cmderr_cmb = ABS_ERR_NOHALT;
										abs_fsm_cmb = ABS_STATE_ERR;
									end
								end
								else if (((hart_status[1-:2] == SCR1_HDU_DBGSTATE_RUN) &amp; abs_cmd_csr_ro_cmb) &amp; ~abs_cmd_execprogbuf_cmb)
									abs_fsm_cmb = ABS_STATE_CSR_RO;
								else if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED) begin
									abs_cmd_postexec_cmb = abs_cmd_execprogbuf_cmb;
									abs_fsm_cmb = ABS_STATE_CSR_SAVE_XREG;
								end
								else begin
									abs_cmderr_cmb = ABS_ERR_NOHALT;
									abs_fsm_cmb = ABS_STATE_ERR;
								end
							end
							else begin
								abs_cmderr_cmb = ABS_ERR_CMD;
								abs_fsm_cmb = ABS_STATE_ERR;
							end
						end
						else if (abs_cmd_regtype_cmb == ABS_CMD_HARTREG_INTFPU) begin
							if (abs_cmd_regfile_cmb == ABS_CMD_HARTREG_INT) begin
								if (abs_cmd_regsize_valid_cmb) begin
									if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED) begin
										abs_cmd_wr_cmb = abs_cmd_regwr_cmb;
										abs_cmd_size_cmb = abs_cmd_regsize_cmb[1:0];
										abs_cmd_postexec_cmb = abs_cmd_execprogbuf_cmb;
										abs_fsm_cmb = ABS_STATE_XREG_RW;
									end
									else begin
										abs_cmderr_cmb = ABS_ERR_NOHALT;
										abs_fsm_cmb = ABS_STATE_ERR;
									end
								end
								else begin
									abs_cmderr_cmb = ABS_ERR_CMD;
									abs_fsm_cmb = ABS_STATE_ERR;
								end
							end
							else begin
								abs_cmderr_cmb = ABS_ERR_CMD;
								abs_fsm_cmb = ABS_STATE_ERR;
							end
						end
						else begin
							abs_cmderr_cmb = ABS_ERR_CMD;
							abs_fsm_cmb = ABS_STATE_ERR;
						end
					end
					else if (abs_cmd_execprogbuf_cmb)
						abs_fsm_cmb = ABS_STATE_EXEC;
					else begin
						abs_cmderr_cmb = ABS_ERR_CMD;
						abs_fsm_cmb = ABS_STATE_ERR;
					end
				end
				else if ((abs_cmd_cmb == ABS_CMD_HARTMEM) &amp; abs_cmd_memvalid_cmb) begin
					if (abs_cmd_memsize_valid_cmb) begin
						if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED) begin
							abs_cmd_wr_cmb = abs_cmd_memwr_cmb;
							abs_cmd_size_cmb = abs_cmd_memsize_cmb[1:0];
							abs_fsm_cmb = ABS_STATE_MEM_SAVE_XREG;
						end
						else begin
							abs_cmderr_cmb = ABS_ERR_NOHALT;
							abs_fsm_cmb = ABS_STATE_ERR;
						end
					end
					else begin
						abs_cmderr_cmb = ABS_ERR_CMD;
						abs_fsm_cmb = ABS_STATE_ERR;
					end
				end
				else begin
					abs_cmderr_cmb = ABS_ERR_CMD;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
		end
		else if (abs_fsm_ff == ABS_STATE_EXEC) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			if (hart_dreg_req &amp; hart_dreg_wr)
				abs_data0_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				if (dhi_resp_exception_cmb) begin
					abs_cmderr_cmb = ABS_ERR_EXCEPTION;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
				else if (abs_err_acc_busy_ff) begin
					abs_cmderr_cmb = ABS_ERR_BUSY;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
				else
					abs_fsm_cmb = ABS_STATE_IDLE;
		end
		else if (abs_fsm_ff == ABS_STATE_XREG_RW) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, (abs_cmd_wr_ff ? 5&#39;d0 : abs_cmd_regno_ff[4:0]), 3&#39;b001, (abs_cmd_wr_ff ? abs_cmd_regno_ff[4:0] : 5&#39;d0), 7&#39;b1110011};
			if ((hart_dreg_req &amp; hart_dreg_wr) &amp; ~abs_cmd_wr_ff)
				abs_data0_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				if (abs_err_acc_busy_ff) begin
					abs_cmderr_cmb = ABS_ERR_BUSY;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
				else if (abs_cmd_postexec_ff)
					abs_fsm_cmb = ABS_STATE_EXEC;
				else
					abs_fsm_cmb = ABS_STATE_IDLE;
		end
		else if (abs_fsm_ff == ABS_STATE_CSR_RO) begin
			abs_data0_cmb = (abs_cmd_regno_ff[11:0] == SCR1_CSR_ADDR_MISA ? SCR1_CSR_MISA : (abs_cmd_regno_ff[11:0] == SCR1_CSR_ADDR_MVENDORID ? SCR1_CSR_MVENDORID : (abs_cmd_regno_ff[11:0] == SCR1_CSR_ADDR_MARCHID ? SCR1_CSR_MARCHID : (abs_cmd_regno_ff[11:0] == SCR1_CSR_ADDR_MIMPID ? SCR1_CSR_MIMPID : (abs_cmd_regno_ff[11:0] == SCR1_CSR_ADDR_MHARTID ? ro_fuse_mhartid : ro_pc)))));
			if (abs_err_acc_busy_ff) begin
				abs_cmderr_cmb = ABS_ERR_BUSY;
				abs_fsm_cmb = ABS_STATE_ERR;
			end
			else
				abs_fsm_cmb = ABS_STATE_IDLE;
		end
		else if (abs_fsm_ff == ABS_STATE_CSR_SAVE_XREG) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, 5&#39;d5, 3&#39;b001, (abs_cmd_wr_ff ? 5&#39;d5 : 5&#39;d0), 7&#39;b1110011};
			if (hart_dreg_req &amp; hart_dreg_wr)
				abs_data0_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				abs_fsm_cmb = ABS_STATE_CSR_RW;
		end
		else if (abs_fsm_ff == ABS_STATE_CSR_RW) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {abs_cmd_regno_ff[11:0], (abs_cmd_wr_ff ? 5&#39;d5 : 5&#39;d0), (abs_cmd_wr_ff ? 3&#39;b001 : 3&#39;b010), (abs_cmd_wr_ff ? 5&#39;d0 : 5&#39;d5), 7&#39;b1110011};
			if (dhi_resp_cmb)
				abs_fsm_cmb = ABS_STATE_CSR_RETURN_XREG;
		end
		else if (abs_fsm_ff == ABS_STATE_CSR_RETURN_XREG) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, 5&#39;d5, 3&#39;b001, 5&#39;d5, 7&#39;b1110011};
			if (hart_dreg_req &amp; hart_dreg_wr)
				abs_data0_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				if (abs_err_exception_ff) begin
					abs_cmderr_cmb = ABS_ERR_EXCEPTION;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
				else if (abs_err_acc_busy_ff) begin
					abs_cmderr_cmb = ABS_ERR_BUSY;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
				else if (abs_cmd_postexec_ff)
					abs_fsm_cmb = ABS_STATE_EXEC;
				else
					abs_fsm_cmb = ABS_STATE_IDLE;
		end
		else if (abs_fsm_ff == ABS_STATE_MEM_SAVE_XREG) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, 5&#39;d5, 3&#39;b001, (abs_cmd_wr_ff ? 5&#39;d5 : 5&#39;d0), 7&#39;b1110011};
			if (hart_dreg_req &amp; hart_dreg_wr)
				abs_data0_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				abs_fsm_cmb = ABS_STATE_MEM_SAVE_XREG_FORADDR;
		end
		else if (abs_fsm_ff == ABS_STATE_MEM_SAVE_XREG_FORADDR) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, 5&#39;d6, 3&#39;b001, 5&#39;d6, 7&#39;b1110011};
			if (hart_dreg_req &amp; hart_dreg_wr)
				abs_data1_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				abs_fsm_cmb = ABS_STATE_MEM_RW;
		end
		else if (abs_fsm_ff == ABS_STATE_MEM_RW) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			if (abs_cmd_wr_ff)
				abs_exec_instr_cmb = {7&#39;d0, 5&#39;d5, 5&#39;d6, {1&#39;b0, abs_cmd_size_ff}, 5&#39;d0, 7&#39;b0100011};
			else
				abs_exec_instr_cmb = {12&#39;d0, 5&#39;d6, {(abs_cmd_size_ff == 2&#39;b10 ? 1&#39;b0 : 1&#39;b1), abs_cmd_size_ff}, 5&#39;d5, 7&#39;b0000011};
			if (dhi_resp_cmb)
				abs_fsm_cmb = ABS_STATE_MEM_RETURN_XREG;
		end
		else if (abs_fsm_ff == ABS_STATE_MEM_RETURN_XREG) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, 5&#39;d5, 3&#39;b001, 5&#39;d5, 7&#39;b1110011};
			if (hart_dreg_req &amp; hart_dreg_wr)
				abs_data0_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				abs_fsm_cmb = ABS_STATE_MEM_RETURN_XREG_FORADDR;
		end
		else if (abs_fsm_ff == ABS_STATE_MEM_RETURN_XREG_FORADDR) begin
			abs_exec_req_cmb = ~dhi_resp_cmb;
			abs_exec_instr_cmb = {SCR1_HDU_DBGCSR_ADDR_DSCRATCH0, 5&#39;d6, 3&#39;b001, 5&#39;d6, 7&#39;b1110011};
			if (hart_dreg_req &amp; hart_dreg_wr)
				abs_data1_cmb = hart_dreg_wdata;
			if (dhi_resp_cmb)
				if (abs_err_exception_ff) begin
					abs_cmderr_cmb = ABS_ERR_EXCEPTION;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
				else if (abs_err_acc_busy_ff) begin
					abs_cmderr_cmb = ABS_ERR_BUSY;
					abs_fsm_cmb = ABS_STATE_ERR;
				end
				else if (abs_cmd_postexec_ff)
					abs_fsm_cmb = ABS_STATE_EXEC;
				else
					abs_fsm_cmb = ABS_STATE_IDLE;
		end
		else if (abs_fsm_ff == ABS_STATE_ERR)
			if (dmi_req_abstractcs_cmb &amp; dmi_wr) begin
				abs_cmderr_cmb = abstractcs_cmderr_ff &amp; ~dmi_wdata[SCR1_DBG_ABSTRACTCS_CMDERR_HI:SCR1_DBG_ABSTRACTCS_CMDERR_LO];
				if (abs_cmderr_cmb == 1&#39;b0)
					abs_fsm_cmb = ABS_STATE_IDLE;
			end
		if ((abs_fsm_ff != ABS_STATE_IDLE) &amp; (hart_status[1-:2] == SCR1_HDU_DBGSTATE_RESET)) begin
			abs_cmderr_cmb = ABS_ERR_EXCEPTION;
			abs_fsm_cmb = ABS_STATE_ERR;
		end
	end
	always @(posedge clk)
		if (clk_en_dm_cmb)
			if (~dmcontrol_dmactive_ff) begin
				abs_exec_req_ff &lt;= 1&#39;d0;
				abs_fsm_ff &lt;= ABS_STATE_IDLE;
				abstractcs_cmderr_ff &lt;= 1&#39;d0;
				abstractauto_execdata0_ff &lt;= 1&#39;b0;
				command_ff &lt;= 1&#39;b0;
			end
			else begin
				abs_exec_req_ff &lt;= abs_exec_req_cmb;
				abs_fsm_ff &lt;= abs_fsm_cmb;
				abstractcs_cmderr_ff &lt;= abs_cmderr_cmb;
				abstractauto_execdata0_ff &lt;= abs_abstractauto_execdata0_cmb;
				command_ff &lt;= abs_command_cmb;
			end
	always @(posedge clk)
		if (clk_en_dm_cmb)
			if (dmcontrol_dmactive_ff) begin
				if (abs_fsm_ff == ABS_STATE_IDLE) begin
					abs_cmd_postexec_ff &lt;= abs_cmd_postexec_cmb;
					abs_cmd_wr_ff &lt;= abs_cmd_wr_cmb;
					abs_cmd_regno_ff &lt;= abs_cmd_regno_cmb;
					abs_cmd_size_ff &lt;= abs_cmd_size_cmb;
				end
				abs_err_exception_ff &lt;= abs_err_exception_cmb;
				abs_err_acc_busy_ff &lt;= abs_err_acc_busy_cmb;
				abs_exec_instr_ff &lt;= abs_exec_instr_cmb;
				data0_ff &lt;= abs_data0_cmb;
				data1_ff &lt;= abs_data1_cmb;
				progbuf0_ff &lt;= abs_progbuf0_cmb;
				progbuf1_ff &lt;= abs_progbuf1_cmb;
				progbuf2_ff &lt;= abs_progbuf2_cmb;
				progbuf3_ff &lt;= abs_progbuf3_cmb;
				progbuf4_ff &lt;= abs_progbuf4_cmb;
				progbuf5_ff &lt;= abs_progbuf5_cmb;
			end
	localparam [2:0] DHI_STATE_EXEC = 1;
	localparam [2:0] DHI_STATE_EXEC_HALT = 3;
	localparam [2:0] DHI_STATE_HALT_REQ = 4;
	localparam [2:0] DHI_STATE_IDLE = 0;
	localparam [2:0] DHI_STATE_RESUME_REQ = 5;
	always @(*) begin
		dhi_req_cmb = DHI_STATE_IDLE;
		if (abs_exec_req_ff)
			dhi_req_cmb = DHI_STATE_EXEC;
		if (dmcontrol_haltreq_ff &amp; (hart_status[1-:2] != SCR1_HDU_DBGSTATE_DHALTED))
			dhi_req_cmb = DHI_STATE_HALT_REQ;
		if ((dmcontrol_resumereq_ff &amp; ~dmstatus_allany_resumeack_ff) &amp; (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED))
			dhi_req_cmb = DHI_STATE_RESUME_REQ;
		dhi_resp_cmb = (dhi_fsm_ff == DHI_STATE_EXEC_HALT) &amp; (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED);
		dhi_resp_exception_cmb = (hart_event &amp; hart_status[3]) &amp; ~hart_status[2];
	end
	localparam [2:0] DHI_STATE_EXEC_RUN = 2;
	localparam [2:0] DHI_STATE_RESUME_RUN = 6;
	localparam [1:0] SCR1_HDU_DBGSTATE_DRUN = 2&#39;b11;
	always @(*) begin
		hart_cmd_req_cmb = 1&#39;b0;
		hart_cmd_cmb = hart_cmd;
		dhi_fsm_cmb = dhi_fsm_ff;
		if (dhi_fsm_ff == DHI_STATE_IDLE)
			dhi_fsm_cmb = dhi_req_cmb;
		else if (dhi_fsm_ff == DHI_STATE_EXEC) begin
			hart_cmd_req_cmb = ~(hart_cmd_resp &amp; ~hart_cmd_rcode);
			hart_cmd_cmb = SCR1_HDU_DBGSTATE_DRUN;
			if (hart_cmd_resp &amp; ~hart_cmd_rcode)
				dhi_fsm_cmb = DHI_STATE_EXEC_RUN;
		end
		else if (dhi_fsm_ff == DHI_STATE_EXEC_RUN) begin
			if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DRUN)
				dhi_fsm_cmb = DHI_STATE_EXEC_HALT;
		end
		else if (dhi_fsm_ff == DHI_STATE_HALT_REQ) begin
			hart_cmd_req_cmb = ~(hart_cmd_resp &amp; ~hart_cmd_rcode);
			hart_cmd_cmb = SCR1_HDU_DBGSTATE_DHALTED;
			if (hart_cmd_resp &amp; ~hart_cmd_rcode)
				dhi_fsm_cmb = DHI_STATE_EXEC_HALT;
		end
		else if (dhi_fsm_ff == DHI_STATE_EXEC_HALT) begin
			if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_DHALTED)
				dhi_fsm_cmb = DHI_STATE_IDLE;
		end
		else if (dhi_fsm_ff == DHI_STATE_RESUME_REQ) begin
			hart_cmd_req_cmb = ~(hart_cmd_resp &amp; ~hart_cmd_rcode);
			hart_cmd_cmb = SCR1_HDU_DBGSTATE_RUN;
			if (hart_cmd_resp &amp; ~hart_cmd_rcode)
				dhi_fsm_cmb = DHI_STATE_RESUME_RUN;
		end
		else if (dhi_fsm_ff == DHI_STATE_RESUME_RUN)
			if (hart_status[1-:2] == SCR1_HDU_DBGSTATE_RUN)
				dhi_fsm_cmb = DHI_STATE_IDLE;
		if (((dhi_fsm_ff != DHI_STATE_IDLE) &amp; (dhi_fsm_ff != DHI_STATE_HALT_REQ)) &amp; (hart_status[1-:2] == SCR1_HDU_DBGSTATE_RESET))
			dhi_fsm_cmb = DHI_STATE_IDLE;
	end
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			hart_cmd_req &lt;= 1&#39;d0;
			hart_cmd &lt;= SCR1_HDU_DBGSTATE_RUN;
			dhi_fsm_ff &lt;= DHI_STATE_IDLE;
		end
		else if (clk_en_dm_cmb)
			if (~dmcontrol_dmactive_ff) begin
				hart_cmd_req &lt;= 1&#39;d0;
				hart_cmd &lt;= SCR1_HDU_DBGSTATE_RUN;
				dhi_fsm_ff &lt;= DHI_STATE_IDLE;
			end
			else begin
				hart_cmd_req &lt;= hart_cmd_req_cmb;
				hart_cmd &lt;= hart_cmd_cmb;
				dhi_fsm_ff &lt;= dhi_fsm_cmb;
			end
	always @(*) begin
		hart_pbuf_instr = ABS_EXEC_EBREAK;
		if ((abs_fsm_ff == ABS_STATE_EXEC) &amp; ~hart_pbuf_ebreak_ff) begin
			if (hart_pbuf_addr == 1&#39;d0)
				hart_pbuf_instr = progbuf0_ff;
			if (hart_pbuf_addr == 1&#39;d1)
				hart_pbuf_instr = progbuf1_ff;
			if (hart_pbuf_addr == 2&#39;d2)
				hart_pbuf_instr = progbuf2_ff;
			if (hart_pbuf_addr == 2&#39;d3)
				hart_pbuf_instr = progbuf3_ff;
			if (hart_pbuf_addr == 3&#39;d4)
				hart_pbuf_instr = progbuf4_ff;
			if (hart_pbuf_addr == 3&#39;d5)
				hart_pbuf_instr = progbuf5_ff;
		end
		else if (hart_pbuf_addr == 1&#39;b0)
			hart_pbuf_instr = abs_exec_instr_ff;
	end
	always @(posedge clk)
		if (clk_en_dm_cmb)
			hart_pbuf_ebreak_ff &lt;= (abs_fsm_ff == ABS_STATE_EXEC) &amp; (hart_pbuf_instr == ABS_EXEC_EBREAK);
	always @(*) hart_dreg_resp = 1&#39;b1;
	always @(*) hart_dreg_fail = 1&#39;b0;
	always @(*) hart_dreg_rdata = ((abs_fsm_ff == ABS_STATE_MEM_SAVE_XREG_FORADDR) | (abs_fsm_ff == ABS_STATE_MEM_RETURN_XREG_FORADDR) ? data1_ff : data0_ff);
endmodule
module scr1_dmi (
	rst_n,
	clk,
	dtm_ch_sel,
	dtm_ch_id,
	dtm_ch_capture,
	dtm_ch_shift,
	dtm_ch_update,
	dtm_ch_tdi,
	dtm_ch_tdo,
	dmi_resp,
	dmi_rdata,
	dmi_req,
	dmi_wr,
	dmi_addr,
	dmi_wdata
);
	input wire rst_n;
	input wire clk;
	input wire dtm_ch_sel;
	localparam SCR1_DBG_DMI_CH_ID_WIDTH = 2&#39;d2;
	input wire [SCR1_DBG_DMI_CH_ID_WIDTH - 1:0] dtm_ch_id;
	input wire dtm_ch_capture;
	input wire dtm_ch_shift;
	input wire dtm_ch_update;
	input wire dtm_ch_tdi;
	output reg dtm_ch_tdo;
	input wire dmi_resp;
	localparam SCR1_DBG_DMI_DATA_WIDTH = 6&#39;d32;
	input wire [SCR1_DBG_DMI_DATA_WIDTH - 1:0] dmi_rdata;
	output reg dmi_req;
	output reg dmi_wr;
	localparam SCR1_DBG_DMI_ADDR_WIDTH = 6&#39;d7;
	output reg [SCR1_DBG_DMI_ADDR_WIDTH - 1:0] dmi_addr;
	output reg [SCR1_DBG_DMI_DATA_WIDTH - 1:0] dmi_wdata;
	localparam DTMCS_RESERVEDB_HI = 5&#39;d31;
	localparam DTMCS_RESERVEDB_LO = 5&#39;d18;
	localparam DTMCS_DMIHARDRESET = 5&#39;d17;
	localparam DTMCS_DMIRESET = 5&#39;d16;
	localparam DTMCS_RESERVEDA = 5&#39;d15;
	localparam DTMCS_IDLE_HI = 5&#39;d14;
	localparam DTMCS_IDLE_LO = 5&#39;d12;
	localparam DTMCS_DMISTAT_HI = 5&#39;d11;
	localparam DTMCS_DMISTAT_LO = 5&#39;d10;
	localparam DTMCS_ABITS_HI = 5&#39;d9;
	localparam DTMCS_ABITS_LO = 5&#39;d4;
	localparam DTMCS_VERSION_HI = 5&#39;d3;
	localparam DTMCS_VERSION_LO = 5&#39;d0;
	wire dtmcs_dmihardreset_cmb;
	wire dtmcs_dmireset_cmb;
	localparam DMI_OP_LO = 5&#39;d0;
	localparam SCR1_DBG_DMI_OP_WIDTH = 2&#39;d2;
	localparam DMI_OP_HI = (DMI_OP_LO + SCR1_DBG_DMI_OP_WIDTH) - 1;
	localparam DMI_DATA_LO = DMI_OP_HI + 1;
	localparam DMI_DATA_HI = (DMI_DATA_LO + SCR1_DBG_DMI_DATA_WIDTH) - 1;
	localparam DMI_ADDR_LO = DMI_DATA_HI + 1;
	localparam DMI_ADDR_HI = (DMI_ADDR_LO + SCR1_DBG_DMI_ADDR_WIDTH) - 1;
	reg [SCR1_DBG_DMI_DATA_WIDTH - 1:0] dmi_rdata_ff;
	localparam SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH = (SCR1_DBG_DMI_OP_WIDTH + SCR1_DBG_DMI_DATA_WIDTH) + SCR1_DBG_DMI_ADDR_WIDTH;
	reg [SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH - 1:0] tap_dr_shift_cmb;
	reg [SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH - 1:0] tap_dr_rdata_cmb;
	reg [SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH - 1:0] tap_dr_ff;
	reg clk_en_dmi_rdata_cmb;
	reg clk_en_tap_dr_cmb;
	always @(*) dtm_ch_tdo = tap_dr_ff[0];
	localparam SCR1_DBG_DMI_DR_DTMCS_WIDTH = 6&#39;d32;
	always @(*) begin
		tap_dr_rdata_cmb = 1&#39;b0;
		tap_dr_shift_cmb = 1&#39;b0;
		if (dtm_ch_id == 1&#39;d1) begin
			tap_dr_rdata_cmb[DTMCS_RESERVEDB_HI:DTMCS_RESERVEDB_LO] = 1&#39;b0;
			tap_dr_rdata_cmb[DTMCS_DMIHARDRESET] = 1&#39;b0;
			tap_dr_rdata_cmb[DTMCS_DMIRESET] = 1&#39;b0;
			tap_dr_rdata_cmb[DTMCS_RESERVEDA] = 1&#39;b0;
			tap_dr_rdata_cmb[DTMCS_IDLE_HI:DTMCS_IDLE_LO] = 1&#39;b0;
			tap_dr_rdata_cmb[DTMCS_DMISTAT_HI:DTMCS_DMISTAT_LO] = 1&#39;b0;
			tap_dr_rdata_cmb[DTMCS_ABITS_HI:DTMCS_ABITS_LO] = SCR1_DBG_DMI_ADDR_WIDTH;
			tap_dr_rdata_cmb[DTMCS_VERSION_LO:DTMCS_VERSION_LO] = 1&#39;b1;
			tap_dr_shift_cmb = {dtm_ch_tdi, tap_dr_ff[SCR1_DBG_DMI_DR_DTMCS_WIDTH - 1:1]};
		end
		else begin
			tap_dr_rdata_cmb[DMI_ADDR_HI:DMI_ADDR_LO] = 1&#39;b0;
			tap_dr_rdata_cmb[DMI_DATA_HI:DMI_DATA_LO] = dmi_rdata_ff;
			tap_dr_rdata_cmb[DMI_OP_HI:DMI_OP_LO] = 1&#39;b0;
			tap_dr_shift_cmb = {dtm_ch_tdi, tap_dr_ff[SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH - 1:1]};
		end
	end
	always @(*) clk_en_tap_dr_cmb = dtm_ch_capture | dtm_ch_shift;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			tap_dr_ff &lt;= {SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH {1&#39;sb0}};
		else if (clk_en_tap_dr_cmb)
			if (dtm_ch_capture)
				tap_dr_ff &lt;= tap_dr_rdata_cmb;
			else if (dtm_ch_shift)
				tap_dr_ff &lt;= tap_dr_shift_cmb;
	always @(*) begin
		dmi_req = 1&#39;b0;
		dmi_wr = 1&#39;b0;
		dmi_addr = 1&#39;b0;
		dmi_wdata = 1&#39;b0;
		if ((dtm_ch_update &amp; dtm_ch_sel) &amp; (dtm_ch_id == 2&#39;d2)) begin
			dmi_req = tap_dr_ff[DMI_OP_HI:DMI_OP_LO] != 2&#39;b00;
			dmi_wr = tap_dr_ff[DMI_OP_HI:DMI_OP_LO] == 2&#39;b10;
			dmi_addr = tap_dr_ff[DMI_ADDR_HI:DMI_ADDR_LO];
			dmi_wdata = tap_dr_ff[DMI_DATA_HI:DMI_DATA_LO];
		end
	end
	always @(*) clk_en_dmi_rdata_cmb = (dmi_req &amp; dmi_resp) &amp; ~dmi_wr;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			dmi_rdata_ff &lt;= {SCR1_DBG_DMI_DATA_WIDTH {1&#39;sb0}};
		else if (clk_en_dmi_rdata_cmb)
			dmi_rdata_ff &lt;= dmi_rdata;
endmodule
module scr1_scu (
	pwrup_rst_n,
	rst_n,
	cpu_rst_n,
	test_mode,
	test_rst_n,
	clk,
	tapc_ch_sel,
	tapc_ch_id,
	tapc_ch_capture,
	tapc_ch_shift,
	tapc_ch_update,
	tapc_ch_tdi,
	tapc_ch_tdo,
	ndm_rst_n,
	hart_rst_n,
	core_rst_n,
	core_rst_n_qlfy,
	dm_rst_n,
	hdu_rst_n,
	hdu_rst_n_qlfy
);
	parameter [0:0] SCR1_SCU_CFG_RESET_INPUTS_SYNC = 1;
	input wire pwrup_rst_n;
	input wire rst_n;
	input wire cpu_rst_n;
	input wire test_mode;
	input wire test_rst_n;
	input wire clk;
	input wire tapc_ch_sel;
	input wire tapc_ch_id;
	input wire tapc_ch_capture;
	input wire tapc_ch_shift;
	input wire tapc_ch_update;
	input wire tapc_ch_tdi;
	output wire tapc_ch_tdo;
	input wire ndm_rst_n;
	input wire hart_rst_n;
	output wire core_rst_n;
	output wire core_rst_n_qlfy;
	output wire dm_rst_n;
	output wire hdu_rst_n;
	output wire hdu_rst_n_qlfy;
	localparam [31:0] SCR1_SCU_DR_SYSCTRL_OP_WIDTH = 2;
	localparam [31:0] SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH = 2;
	localparam [31:0] SCR1_SCU_DR_SYSCTRL_DATA_WIDTH = 4;
	reg [((SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH) + SCR1_SCU_DR_SYSCTRL_OP_WIDTH) - 1:0] shift_reg;
	reg [((SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH) + SCR1_SCU_DR_SYSCTRL_OP_WIDTH) - 1:0] shadow_reg;
	wire dr_capture;
	wire dr_shift;
	wire dr_update;
	reg [SCR1_SCU_DR_SYSCTRL_DATA_WIDTH - 1:0] cmd_data;
	reg [SCR1_SCU_DR_SYSCTRL_DATA_WIDTH - 1:0] reg_data;
	reg [3:0] control_reg;
	reg control_reg_wr;
	reg [3:0] mode_reg;
	reg [3:0] mode_reg_r;
	reg mode_reg_wr;
	reg mode_reg_wr_r;
	wire [3:0] status_reg_data;
	reg [3:0] status_reg_data_dly;
	wire [3:0] status_reg_data_posedge;
	reg [3:0] sticky_sts_reg;
	reg sticky_sts_reg_wr;
	wire pwrup_rst_n_sync;
	wire rst_n_sync;
	wire cpu_rst_n_sync;
	wire sys_rst_n;
	wire sys_rst_n_sync;
	wire sys_rst_n_qlfy;
	wire sys_rst_n_status;
	wire dm_rst_n_sync;
	wire dm_rst_n_qlfy;
	wire dm_rst_n_status;
	wire core_rst_n_sync;
	wire core_rst_n_qlfy_sync;
	wire core_rst_n_status;
	wire hdu_rst_n_sync;
	wire hdu_rst_n_status;
	assign dr_capture = (tapc_ch_sel &amp; (tapc_ch_id == 1&#39;sb0)) &amp; tapc_ch_capture;
	assign dr_shift = (tapc_ch_sel &amp; (tapc_ch_id == 1&#39;sb0)) &amp; tapc_ch_shift;
	assign dr_update = (tapc_ch_sel &amp; (tapc_ch_id == 1&#39;sb0)) &amp; tapc_ch_update;
	always @(posedge clk or negedge pwrup_rst_n_sync)
		if (~pwrup_rst_n_sync)
			shift_reg &lt;= {(SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH) + SCR1_SCU_DR_SYSCTRL_OP_WIDTH {1&#39;sb0}};
		else if (dr_capture)
			shift_reg &lt;= shadow_reg;
		else if (dr_shift)
			shift_reg &lt;= {tapc_ch_tdi, shift_reg[((SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH) + SCR1_SCU_DR_SYSCTRL_OP_WIDTH) - 1:1]};
	always @(posedge clk or negedge pwrup_rst_n_sync)
		if (~pwrup_rst_n_sync)
			shadow_reg &lt;= {(SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH) + SCR1_SCU_DR_SYSCTRL_OP_WIDTH {1&#39;sb0}};
		else if (dr_update) begin
			shadow_reg[SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1-:SCR1_SCU_DR_SYSCTRL_OP_WIDTH] &lt;= shift_reg[SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1-:SCR1_SCU_DR_SYSCTRL_OP_WIDTH];
			shadow_reg[SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)-:((SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)) - SCR1_SCU_DR_SYSCTRL_OP_WIDTH) + 1] &lt;= shift_reg[SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)-:((SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)) - SCR1_SCU_DR_SYSCTRL_OP_WIDTH) + 1];
			shadow_reg[SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))-:((SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))) - (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + SCR1_SCU_DR_SYSCTRL_OP_WIDTH)) + 1] &lt;= cmd_data;
		end
	localparam [SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1:0] SCR1_SCU_SYSCTRL_OP_CLRBITS = 2&#39;h3;
	localparam [SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1:0] SCR1_SCU_SYSCTRL_OP_READ = 2&#39;h1;
	localparam [SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1:0] SCR1_SCU_SYSCTRL_OP_SETBITS = 2&#39;h2;
	localparam [SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1:0] SCR1_SCU_SYSCTRL_OP_WRITE = 2&#39;h0;
	always @(*) begin
		cmd_data = {SCR1_SCU_DR_SYSCTRL_DATA_WIDTH {1&#39;sb0}};
		if (dr_update)
			case (shift_reg[SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1-:SCR1_SCU_DR_SYSCTRL_OP_WIDTH])
				SCR1_SCU_SYSCTRL_OP_WRITE: cmd_data = shift_reg[SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))-:((SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))) - (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + SCR1_SCU_DR_SYSCTRL_OP_WIDTH)) + 1];
				SCR1_SCU_SYSCTRL_OP_READ: cmd_data = reg_data;
				SCR1_SCU_SYSCTRL_OP_SETBITS: cmd_data = reg_data | shift_reg[SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))-:((SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))) - (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + SCR1_SCU_DR_SYSCTRL_OP_WIDTH)) + 1];
				SCR1_SCU_SYSCTRL_OP_CLRBITS: cmd_data = reg_data &amp; ~shift_reg[SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))-:((SCR1_SCU_DR_SYSCTRL_DATA_WIDTH + (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1))) - (SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + SCR1_SCU_DR_SYSCTRL_OP_WIDTH)) + 1];
				default:
					;
			endcase
	end
	assign tapc_ch_tdo = shift_reg[0];
	localparam [SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH - 1:0] SCR1_SCU_SYSCTRL_ADDR_CONTROL = 2&#39;h0;
	localparam [SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH - 1:0] SCR1_SCU_SYSCTRL_ADDR_MODE = 2&#39;h1;
	localparam [SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH - 1:0] SCR1_SCU_SYSCTRL_ADDR_STICKY = 2&#39;h3;
	always @(*) begin
		control_reg_wr = 1&#39;b0;
		mode_reg_wr = 1&#39;b0;
		sticky_sts_reg_wr = 1&#39;b0;
		if (dr_update &amp;&amp; (shift_reg[SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1-:SCR1_SCU_DR_SYSCTRL_OP_WIDTH] != SCR1_SCU_SYSCTRL_OP_READ))
			case (shift_reg[SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)-:((SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)) - SCR1_SCU_DR_SYSCTRL_OP_WIDTH) + 1])
				SCR1_SCU_SYSCTRL_ADDR_CONTROL: control_reg_wr = 1&#39;b1;
				SCR1_SCU_SYSCTRL_ADDR_MODE: mode_reg_wr = 1&#39;b1;
				SCR1_SCU_SYSCTRL_ADDR_STICKY: sticky_sts_reg_wr = (shift_reg[1-:2] == SCR1_SCU_SYSCTRL_OP_CLRBITS ? 1&#39;b1 : 1&#39;b0);
				default:
					;
			endcase
	end
	localparam [SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH - 1:0] SCR1_SCU_SYSCTRL_ADDR_STATUS = 2&#39;h2;
	always @(*) begin
		reg_data = {SCR1_SCU_DR_SYSCTRL_DATA_WIDTH {1&#39;sb0}};
		if (dr_update)
			case (shift_reg[SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)-:((SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH + (SCR1_SCU_DR_SYSCTRL_OP_WIDTH - 1)) - SCR1_SCU_DR_SYSCTRL_OP_WIDTH) + 1])
				SCR1_SCU_SYSCTRL_ADDR_CONTROL: reg_data = control_reg;
				SCR1_SCU_SYSCTRL_ADDR_MODE: reg_data = mode_reg;
				SCR1_SCU_SYSCTRL_ADDR_STATUS: reg_data = status_reg_data;
				SCR1_SCU_SYSCTRL_ADDR_STICKY: reg_data = sticky_sts_reg;
				default: reg_data = {SCR1_SCU_DR_SYSCTRL_DATA_WIDTH {1&#39;sbx}};
			endcase
	end
	always @(posedge clk or negedge pwrup_rst_n_sync)
		if (~pwrup_rst_n_sync)
			control_reg &lt;= {4 {1&#39;sb0}};
		else if (control_reg_wr)
			control_reg &lt;= cmd_data;
	always @(posedge clk or negedge pwrup_rst_n_sync)
		if (~pwrup_rst_n_sync) begin
			mode_reg &lt;= {4 {1&#39;sb0}};
			mode_reg_r &lt;= {4 {1&#39;sb0}};
			mode_reg_wr_r &lt;= 1&#39;sb0;
		end
		else begin
			if (mode_reg_wr)
				mode_reg &lt;= cmd_data;
			mode_reg_wr_r &lt;= mode_reg_wr;
			if (mode_reg_wr_r)
				mode_reg_r &lt;= mode_reg;
		end
	assign status_reg_data[0] = ~sys_rst_n_status;
	assign status_reg_data[1] = ~core_rst_n_status;
	assign status_reg_data[2] = ~dm_rst_n_status;
	assign status_reg_data[3] = ~hdu_rst_n_status;
	always @(posedge clk or negedge pwrup_rst_n_sync)
		if (~pwrup_rst_n_sync)
			status_reg_data_dly &lt;= {4 {1&#39;sb0}};
		else
			status_reg_data_dly &lt;= status_reg_data;
	assign status_reg_data_posedge = status_reg_data &amp; ~status_reg_data_dly;
	always @(posedge clk or negedge pwrup_rst_n_sync)
		if (~pwrup_rst_n_sync)
			sticky_sts_reg &lt;= {4 {1&#39;sb0}};
		else begin : sv2v_autoblock_23
			reg [31:0] i;
			for (i = 0; i &lt; 4; i = i + 1)
				if (status_reg_data_posedge[i])
					sticky_sts_reg[i] &lt;= 1&#39;b1;
				else if (sticky_sts_reg_wr)
					sticky_sts_reg[i] &lt;= cmd_data[i];
		end
	generate
		if (SCR1_SCU_CFG_RESET_INPUTS_SYNC) begin : gen_rst_inputs_sync
			assign pwrup_rst_n_sync = pwrup_rst_n;
			assign rst_n_sync = rst_n;
			assign cpu_rst_n_sync = cpu_rst_n;
		end
		else begin : gen_rst_inputs_async
			scr1_reset_sync_cell i_pwrup_rstn_reset_sync(
				.rst_n(pwrup_rst_n),
				.clk(clk),
				.test_rst_n(test_rst_n),
				.test_mode(test_mode),
				.rst_n_out(pwrup_rst_n_sync)
			);
			scr1_reset_sync_cell i_rstn_reset_sync(
				.rst_n(rst_n),
				.clk(clk),
				.test_rst_n(test_rst_n),
				.test_mode(test_mode),
				.rst_n_out(rst_n_sync)
			);
			scr1_reset_sync_cell i_cpu_rstn_reset_sync(
				.rst_n(cpu_rst_n),
				.clk(clk),
				.test_rst_n(test_rst_n),
				.test_mode(test_mode),
				.rst_n_out(cpu_rst_n_sync)
			);
		end
	endgenerate
	scr1_reset_buf_qlfy_cell i_sys_rstn_buf_qlfy_cell(
		.rst_n(pwrup_rst_n_sync),
		.clk(clk),
		.test_rst_n(test_rst_n),
		.test_mode(test_mode),
		.reset_n_in(sys_rst_n_sync),
		.reset_n_out_qlfy(sys_rst_n_qlfy),
		.reset_n_out(sys_rst_n),
		.reset_n_status(sys_rst_n_status)
	);
	assign sys_rst_n_sync = ~control_reg[0] &amp; rst_n_sync;
	scr1_reset_buf_cell i_dm_rstn_buf_cell(
		.rst_n(dm_rst_n_sync),
		.clk(clk),
		.test_mode(test_mode),
		.test_rst_n(test_rst_n),
		.reset_n_in(1&#39;b1),
		.reset_n_out(dm_rst_n),
		.reset_n_status(dm_rst_n_status)
	);
	assign dm_rst_n_sync = (mode_reg_r[0] ? sys_rst_n : pwrup_rst_n_sync);
	assign dm_rst_n_qlfy = (mode_reg[0] ? sys_rst_n_qlfy : 1&#39;b1);
	scr1_reset_buf_qlfy_cell i_core_rstn_buf_qlfy_cell(
		.rst_n(sys_rst_n),
		.clk(clk),
		.test_rst_n(test_rst_n),
		.test_mode(test_mode),
		.reset_n_in(core_rst_n_sync),
		.reset_n_out_qlfy(core_rst_n_qlfy_sync),
		.reset_n_out(core_rst_n),
		.reset_n_status(core_rst_n_status)
	);
	assign core_rst_n_sync = (ndm_rst_n &amp; hart_rst_n) &amp; cpu_rst_n_sync;
	assign core_rst_n_qlfy = sys_rst_n_qlfy &amp; core_rst_n_qlfy_sync;
	scr1_reset_buf_cell i_hdu_rstn_buf_cell(
		.rst_n(hdu_rst_n_sync),
		.clk(clk),
		.test_mode(test_mode),
		.test_rst_n(test_rst_n),
		.reset_n_in(1&#39;b1),
		.reset_n_out(hdu_rst_n),
		.reset_n_status(hdu_rst_n_status)
	);
	assign hdu_rst_n_sync = (mode_reg_r[1] ? pwrup_rst_n_sync : core_rst_n);
	assign hdu_rst_n_qlfy = (mode_reg[1] ? 1&#39;b1 : core_rst_n_qlfy);
endmodule
module scr1_dmem_router (
	rst_n,
	clk,
	dmem_req_ack,
	dmem_req,
	dmem_cmd,
	dmem_width,
	dmem_addr,
	dmem_wdata,
	dmem_rdata,
	dmem_resp,
	port0_req_ack,
	port0_req,
	port0_cmd,
	port0_width,
	port0_addr,
	port0_wdata,
	port0_rdata,
	port0_resp,
	port1_req_ack,
	port1_req,
	port1_cmd,
	port1_width,
	port1_addr,
	port1_wdata,
	port1_rdata,
	port1_resp,
	port2_req_ack,
	port2_req,
	port2_cmd,
	port2_width,
	port2_addr,
	port2_wdata,
	port2_rdata,
	port2_resp
);
	parameter SCR1_PORT1_ADDR_MASK = 32&#39;hffff0000;
	parameter SCR1_PORT1_ADDR_PATTERN = 32&#39;h00010000;
	parameter SCR1_PORT2_ADDR_MASK = 32&#39;hffff0000;
	parameter SCR1_PORT2_ADDR_PATTERN = 32&#39;h00020000;
	input wire rst_n;
	input wire clk;
	output wire dmem_req_ack;
	input wire dmem_req;
	input wire dmem_cmd;
	input wire [1:0] dmem_width;
	input wire [31:0] dmem_addr;
	input wire [31:0] dmem_wdata;
	output wire [31:0] dmem_rdata;
	output wire [1:0] dmem_resp;
	input wire port0_req_ack;
	output reg port0_req;
	output wire port0_cmd;
	output wire [1:0] port0_width;
	output wire [31:0] port0_addr;
	output wire [31:0] port0_wdata;
	input wire [31:0] port0_rdata;
	input wire [1:0] port0_resp;
	input wire port1_req_ack;
	output reg port1_req;
	output wire port1_cmd;
	output wire [1:0] port1_width;
	output wire [31:0] port1_addr;
	output wire [31:0] port1_wdata;
	input wire [31:0] port1_rdata;
	input wire [1:0] port1_resp;
	input wire port2_req_ack;
	output reg port2_req;
	output wire port2_cmd;
	output wire [1:0] port2_width;
	output wire [31:0] port2_addr;
	output wire [31:0] port2_wdata;
	input wire [31:0] port2_rdata;
	input wire [1:0] port2_resp;
	reg fsm;
	reg [1:0] port_sel;
	reg [1:0] port_sel_r;
	reg [31:0] sel_rdata;
	reg [1:0] sel_resp;
	reg sel_req_ack;
	localparam [1:0] SCR1_SEL_PORT0 = 0;
	localparam [1:0] SCR1_SEL_PORT1 = 1;
	localparam [1:0] SCR1_SEL_PORT2 = 2;
	always @(*) begin
		port_sel = SCR1_SEL_PORT0;
		if ((dmem_addr &amp; SCR1_PORT1_ADDR_MASK) == SCR1_PORT1_ADDR_PATTERN)
			port_sel = SCR1_SEL_PORT1;
		else if ((dmem_addr &amp; SCR1_PORT2_ADDR_MASK) == SCR1_PORT2_ADDR_PATTERN)
			port_sel = SCR1_SEL_PORT2;
	end
	localparam [0:0] SCR1_FSM_ADDR = 0;
	localparam [0:0] SCR1_FSM_DATA = 1;
	localparam [1:0] SCR1_MEM_RESP_RDY_ER = 2&#39;b10;
	localparam [1:0] SCR1_MEM_RESP_RDY_OK = 2&#39;b01;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			fsm &lt;= SCR1_FSM_ADDR;
			port_sel_r &lt;= SCR1_SEL_PORT0;
		end
		else
			case (fsm)
				SCR1_FSM_ADDR:
					if (dmem_req &amp; sel_req_ack) begin
						fsm &lt;= SCR1_FSM_DATA;
						port_sel_r &lt;= port_sel;
					end
				SCR1_FSM_DATA:
					case (sel_resp)
						SCR1_MEM_RESP_RDY_OK:
							if (dmem_req &amp; sel_req_ack) begin
								fsm &lt;= SCR1_FSM_DATA;
								port_sel_r &lt;= port_sel;
							end
							else
								fsm &lt;= SCR1_FSM_ADDR;
						SCR1_MEM_RESP_RDY_ER: fsm &lt;= SCR1_FSM_ADDR;
						default:
							;
					endcase
				default:
					;
			endcase
	always @(*)
		if ((fsm == SCR1_FSM_ADDR) | ((fsm == SCR1_FSM_DATA) &amp; (sel_resp == SCR1_MEM_RESP_RDY_OK)))
			case (port_sel)
				SCR1_SEL_PORT0: sel_req_ack = port0_req_ack;
				SCR1_SEL_PORT1: sel_req_ack = port1_req_ack;
				SCR1_SEL_PORT2: sel_req_ack = port2_req_ack;
				default: sel_req_ack = 1&#39;b0;
			endcase
		else
			sel_req_ack = 1&#39;b0;
	always @(*)
		case (port_sel_r)
			SCR1_SEL_PORT0: begin
				sel_rdata = port0_rdata;
				sel_resp = port0_resp;
			end
			SCR1_SEL_PORT1: begin
				sel_rdata = port1_rdata;
				sel_resp = port1_resp;
			end
			SCR1_SEL_PORT2: begin
				sel_rdata = port2_rdata;
				sel_resp = port2_resp;
			end
			default: begin
				sel_rdata = {32 {1&#39;sb0}};
				sel_resp = SCR1_MEM_RESP_RDY_ER;
			end
		endcase
	assign dmem_req_ack = sel_req_ack;
	assign dmem_rdata = sel_rdata;
	assign dmem_resp = sel_resp;
	always @(*) begin
		port0_req = 1&#39;b0;
		case (fsm)
			SCR1_FSM_ADDR: port0_req = dmem_req &amp; (port_sel == SCR1_SEL_PORT0);
			SCR1_FSM_DATA:
				if (sel_resp == SCR1_MEM_RESP_RDY_OK)
					port0_req = dmem_req &amp; (port_sel == SCR1_SEL_PORT0);
			default:
				;
		endcase
	end
	localparam [0:0] SCR1_MEM_CMD_ERROR = 1&#39;sbx;
	assign port0_cmd = (port_sel == SCR1_SEL_PORT0 ? dmem_cmd : SCR1_MEM_CMD_ERROR);
	localparam [1:0] SCR1_MEM_WIDTH_ERROR = 1&#39;sbx;
	assign port0_width = (port_sel == SCR1_SEL_PORT0 ? dmem_width : SCR1_MEM_WIDTH_ERROR);
	assign port0_addr = (port_sel == SCR1_SEL_PORT0 ? dmem_addr : {32 {1&#39;sbx}});
	assign port0_wdata = (port_sel == SCR1_SEL_PORT0 ? dmem_wdata : {32 {1&#39;sbx}});
	always @(*) begin
		port1_req = 1&#39;b0;
		case (fsm)
			SCR1_FSM_ADDR: port1_req = dmem_req &amp; (port_sel == SCR1_SEL_PORT1);
			SCR1_FSM_DATA:
				if (sel_resp == SCR1_MEM_RESP_RDY_OK)
					port1_req = dmem_req &amp; (port_sel == SCR1_SEL_PORT1);
			default:
				;
		endcase
	end
	assign port1_cmd = (port_sel == SCR1_SEL_PORT1 ? dmem_cmd : SCR1_MEM_CMD_ERROR);
	assign port1_width = (port_sel == SCR1_SEL_PORT1 ? dmem_width : SCR1_MEM_WIDTH_ERROR);
	assign port1_addr = (port_sel == SCR1_SEL_PORT1 ? dmem_addr : {32 {1&#39;sbx}});
	assign port1_wdata = (port_sel == SCR1_SEL_PORT1 ? dmem_wdata : {32 {1&#39;sbx}});
	always @(*) begin
		port2_req = 1&#39;b0;
		case (fsm)
			SCR1_FSM_ADDR: port2_req = dmem_req &amp; (port_sel == SCR1_SEL_PORT2);
			SCR1_FSM_DATA:
				if (sel_resp == SCR1_MEM_RESP_RDY_OK)
					port2_req = dmem_req &amp; (port_sel == SCR1_SEL_PORT2);
			default:
				;
		endcase
	end
	assign port2_cmd = (port_sel == SCR1_SEL_PORT2 ? dmem_cmd : SCR1_MEM_CMD_ERROR);
	assign port2_width = (port_sel == SCR1_SEL_PORT2 ? dmem_width : SCR1_MEM_WIDTH_ERROR);
	assign port2_addr = (port_sel == SCR1_SEL_PORT2 ? dmem_addr : {32 {1&#39;sbx}});
	assign port2_wdata = (port_sel == SCR1_SEL_PORT2 ? dmem_wdata : {32 {1&#39;sbx}});
endmodule
module scr1_imem_router (
	rst_n,
	clk,
	imem_req_ack,
	imem_req,
	imem_cmd,
	imem_addr,
	imem_rdata,
	imem_resp,
	port0_req_ack,
	port0_req,
	port0_cmd,
	port0_addr,
	port0_rdata,
	port0_resp,
	port1_req_ack,
	port1_req,
	port1_cmd,
	port1_addr,
	port1_rdata,
	port1_resp
);
	parameter SCR1_ADDR_MASK = 32&#39;hffff0000;
	parameter SCR1_ADDR_PATTERN = 32&#39;h00010000;
	input wire rst_n;
	input wire clk;
	output wire imem_req_ack;
	input wire imem_req;
	input wire imem_cmd;
	input wire [31:0] imem_addr;
	output wire [31:0] imem_rdata;
	output wire [1:0] imem_resp;
	input wire port0_req_ack;
	output reg port0_req;
	output wire port0_cmd;
	output wire [31:0] port0_addr;
	input wire [31:0] port0_rdata;
	input wire [1:0] port0_resp;
	input wire port1_req_ack;
	output reg port1_req;
	output wire port1_cmd;
	output wire [31:0] port1_addr;
	input wire [31:0] port1_rdata;
	input wire [1:0] port1_resp;
	reg fsm;
	wire port_sel;
	reg port_sel_r;
	wire [31:0] sel_rdata;
	wire [1:0] sel_resp;
	reg sel_req_ack;
	assign port_sel = (imem_addr &amp; SCR1_ADDR_MASK) == SCR1_ADDR_PATTERN;
	localparam [0:0] SCR1_FSM_ADDR = 0;
	localparam [0:0] SCR1_FSM_DATA = 1;
	localparam [1:0] SCR1_MEM_RESP_RDY_ER = 2&#39;b10;
	localparam [1:0] SCR1_MEM_RESP_RDY_OK = 2&#39;b01;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			fsm &lt;= SCR1_FSM_ADDR;
			port_sel_r &lt;= 1&#39;b0;
		end
		else
			case (fsm)
				SCR1_FSM_ADDR:
					if (imem_req &amp; sel_req_ack) begin
						fsm &lt;= SCR1_FSM_DATA;
						port_sel_r &lt;= port_sel;
					end
				SCR1_FSM_DATA:
					case (sel_resp)
						SCR1_MEM_RESP_RDY_OK:
							if (imem_req &amp; sel_req_ack) begin
								fsm &lt;= SCR1_FSM_DATA;
								port_sel_r &lt;= port_sel;
							end
							else
								fsm &lt;= SCR1_FSM_ADDR;
						SCR1_MEM_RESP_RDY_ER: fsm &lt;= SCR1_FSM_ADDR;
						default:
							;
					endcase
				default:
					;
			endcase
	always @(*)
		if ((fsm == SCR1_FSM_ADDR) | ((fsm == SCR1_FSM_DATA) &amp; (sel_resp == SCR1_MEM_RESP_RDY_OK)))
			sel_req_ack = (port_sel ? port1_req_ack : port0_req_ack);
		else
			sel_req_ack = 1&#39;b0;
	assign sel_rdata = (port_sel_r ? port1_rdata : port0_rdata);
	assign sel_resp = (port_sel_r ? port1_resp : port0_resp);
	assign imem_req_ack = sel_req_ack;
	assign imem_rdata = sel_rdata;
	assign imem_resp = sel_resp;
	always @(*) begin
		port0_req = 1&#39;b0;
		case (fsm)
			SCR1_FSM_ADDR: port0_req = imem_req &amp; ~port_sel;
			SCR1_FSM_DATA:
				if (sel_resp == SCR1_MEM_RESP_RDY_OK)
					port0_req = imem_req &amp; ~port_sel;
			default:
				;
		endcase
	end
	localparam [0:0] SCR1_MEM_CMD_ERROR = 1&#39;sbx;
	assign port0_cmd = (~port_sel ? imem_cmd : SCR1_MEM_CMD_ERROR);
	assign port0_addr = (~port_sel ? imem_addr : {32 {1&#39;sbx}});
	always @(*) begin
		port1_req = 1&#39;b0;
		case (fsm)
			SCR1_FSM_ADDR: port1_req = imem_req &amp; port_sel;
			SCR1_FSM_DATA:
				if (sel_resp == SCR1_MEM_RESP_RDY_OK)
					port1_req = imem_req &amp; port_sel;
			default:
				;
		endcase
	end
	assign port1_cmd = (port_sel ? imem_cmd : SCR1_MEM_CMD_ERROR);
	assign port1_addr = (port_sel ? imem_addr : {32 {1&#39;sbx}});
endmodule
module scr1_dp_memory (
	clk,
	rena,
	addra,
	qa,
	renb,
	wenb,
	webb,
	addrb,
	datab,
	qb
);
	parameter SCR1_WIDTH = 32;
	parameter SCR1_SIZE = 32&#39;h00010000;
	parameter SCR1_NBYTES = SCR1_WIDTH / 8;
	input wire clk;
	input wire rena;
	input wire [$clog2(SCR1_SIZE) - 1:2] addra;
	output reg [SCR1_WIDTH - 1:0] qa;
	input wire renb;
	input wire wenb;
	input wire [SCR1_NBYTES - 1:0] webb;
	input wire [$clog2(SCR1_SIZE) - 1:2] addrb;
	input wire [SCR1_WIDTH - 1:0] datab;
	output reg [SCR1_WIDTH - 1:0] qb;
	localparam [31:0] RAM_SIZE_WORDS = SCR1_SIZE / SCR1_NBYTES;
	reg [SCR1_WIDTH - 1:0] ram_block [RAM_SIZE_WORDS - 1:0];
	always @(posedge clk)
		if (rena)
			qa &lt;= ram_block[addra];
	always @(posedge clk) begin
		if (wenb) begin : sv2v_autoblock_24
			reg signed [31:0] i;
			for (i = 0; i &lt; SCR1_NBYTES; i = i + 1)
				if (webb[i])
					ram_block[addrb][i * 8+:8] &lt;= datab[i * 8+:8];
		end
		if (renb)
			qb &lt;= ram_block[addrb];
	end
endmodule
module scr1_tcm (
	clk,
	rst_n,
	imem_req_ack,
	imem_req,
	imem_addr,
	imem_rdata,
	imem_resp,
	dmem_req_ack,
	dmem_req,
	dmem_cmd,
	dmem_width,
	dmem_addr,
	dmem_wdata,
	dmem_rdata,
	dmem_resp
);
	parameter SCR1_TCM_SIZE = 32&#39;h00010000;
	input wire clk;
	input wire rst_n;
	output wire imem_req_ack;
	input wire imem_req;
	input wire [31:0] imem_addr;
	output wire [31:0] imem_rdata;
	output reg [1:0] imem_resp;
	output wire dmem_req_ack;
	input wire dmem_req;
	input wire dmem_cmd;
	input wire [1:0] dmem_width;
	input wire [31:0] dmem_addr;
	input wire [31:0] dmem_wdata;
	output wire [31:0] dmem_rdata;
	output reg [1:0] dmem_resp;
	wire imem_req_en;
	wire dmem_req_en;
	wire imem_rd;
	wire dmem_rd;
	wire dmem_wr;
	reg [31:0] dmem_writedata;
	wire [31:0] dmem_rdata_local;
	reg [3:0] dmem_byteen;
	reg [1:0] dmem_rdata_shift_reg;
	localparam [1:0] SCR1_MEM_RESP_RDY_OK = 2&#39;b01;
	assign imem_req_en = (imem_resp == SCR1_MEM_RESP_RDY_OK) ^ imem_req;
	assign dmem_req_en = (dmem_resp == SCR1_MEM_RESP_RDY_OK) ^ dmem_req;
	localparam [1:0] SCR1_MEM_RESP_NOTRDY = 2&#39;b00;
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			imem_resp &lt;= SCR1_MEM_RESP_NOTRDY;
		else if (imem_req_en)
			imem_resp &lt;= (imem_req ? SCR1_MEM_RESP_RDY_OK : SCR1_MEM_RESP_NOTRDY);
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			dmem_resp &lt;= SCR1_MEM_RESP_NOTRDY;
		else if (dmem_req_en)
			dmem_resp &lt;= (dmem_req ? SCR1_MEM_RESP_RDY_OK : SCR1_MEM_RESP_NOTRDY);
	assign imem_req_ack = 1&#39;b1;
	assign dmem_req_ack = 1&#39;b1;
	assign imem_rd = imem_req;
	localparam [0:0] SCR1_MEM_CMD_RD = 1&#39;b0;
	assign dmem_rd = dmem_req &amp; (dmem_cmd == SCR1_MEM_CMD_RD);
	localparam [0:0] SCR1_MEM_CMD_WR = 1&#39;b1;
	assign dmem_wr = dmem_req &amp; (dmem_cmd == SCR1_MEM_CMD_WR);
	localparam [1:0] SCR1_MEM_WIDTH_BYTE = 2&#39;b00;
	localparam [1:0] SCR1_MEM_WIDTH_HWORD = 2&#39;b01;
	always @(*) begin
		dmem_writedata = dmem_wdata;
		dmem_byteen = 4&#39;b1111;
		case (dmem_width)
			SCR1_MEM_WIDTH_BYTE: begin
				dmem_writedata = {4 {dmem_wdata[7:0]}};
				dmem_byteen = 1&#39;b1 &lt;&lt; dmem_addr[1:0];
			end
			SCR1_MEM_WIDTH_HWORD: begin
				dmem_writedata = {2 {dmem_wdata[15:0]}};
				dmem_byteen = 2&#39;b11 &lt;&lt; {dmem_addr[1], 1&#39;b0};
			end
			default:
				;
		endcase
	end
	scr1_dp_memory #(
		.SCR1_WIDTH(32),
		.SCR1_SIZE(SCR1_TCM_SIZE)
	) i_dp_memory(
		.clk(clk),
		.rena(imem_rd),
		.addra(imem_addr[$clog2(SCR1_TCM_SIZE) - 1:2]),
		.qa(imem_rdata),
		.renb(dmem_rd),
		.wenb(dmem_wr),
		.webb(dmem_byteen),
		.addrb(dmem_addr[$clog2(SCR1_TCM_SIZE) - 1:2]),
		.qb(dmem_rdata_local),
		.datab(dmem_writedata)
	);
	always @(posedge clk)
		if (dmem_rd)
			dmem_rdata_shift_reg &lt;= dmem_addr[1:0];
	assign dmem_rdata = dmem_rdata_local &gt;&gt; (8 * dmem_rdata_shift_reg);
endmodule
module scr1_timer (
	rst_n,
	clk,
	rtc_clk,
	dmem_req,
	dmem_cmd,
	dmem_width,
	dmem_addr,
	dmem_wdata,
	dmem_req_ack,
	dmem_rdata,
	dmem_resp,
	timer_val,
	timer_irq
);
	input wire rst_n;
	input wire clk;
	input wire rtc_clk;
	input wire dmem_req;
	input wire dmem_cmd;
	input wire [1:0] dmem_width;
	input wire [31:0] dmem_addr;
	input wire [31:0] dmem_wdata;
	output wire dmem_req_ack;
	output reg [31:0] dmem_rdata;
	output reg [1:0] dmem_resp;
	output wire [63:0] timer_val;
	output reg timer_irq;
	localparam [31:0] SCR1_TIMER_ADDR_WIDTH = 5;
	localparam [SCR1_TIMER_ADDR_WIDTH - 1:0] SCR1_TIMER_CONTROL = 5&#39;h00;
	localparam [SCR1_TIMER_ADDR_WIDTH - 1:0] SCR1_TIMER_DIVIDER = 5&#39;h04;
	localparam [SCR1_TIMER_ADDR_WIDTH - 1:0] SCR1_TIMER_MTIMELO = 5&#39;h08;
	localparam [SCR1_TIMER_ADDR_WIDTH - 1:0] SCR1_TIMER_MTIMEHI = 5&#39;h0c;
	localparam [SCR1_TIMER_ADDR_WIDTH - 1:0] SCR1_TIMER_MTIMECMPLO = 5&#39;h10;
	localparam [SCR1_TIMER_ADDR_WIDTH - 1:0] SCR1_TIMER_MTIMECMPHI = 5&#39;h14;
	localparam [31:0] SCR1_TIMER_CONTROL_EN_OFFSET = 0;
	localparam [31:0] SCR1_TIMER_CONTROL_CLKSRC_OFFSET = 1;
	localparam [31:0] SCR1_TIMER_DIVIDER_WIDTH = 10;
	reg [63:0] mtime_reg;
	reg [63:0] mtime_new;
	reg [63:0] mtimecmp_reg;
	reg [63:0] mtimecmp_new;
	reg timer_en;
	reg timer_clksrc_rtc;
	reg [SCR1_TIMER_DIVIDER_WIDTH - 1:0] timer_div;
	reg control_up;
	reg divider_up;
	reg mtimelo_up;
	reg mtimehi_up;
	reg mtimecmplo_up;
	reg mtimecmphi_up;
	wire dmem_req_valid;
	reg [3:0] rtc_sync;
	wire rtc_ext_pulse;
	reg [SCR1_TIMER_DIVIDER_WIDTH - 1:0] timeclk_cnt;
	wire timeclk_cnt_en;
	wire time_posedge;
	wire time_cmp_flag;
	always @(posedge clk or negedge rst_n)
		if (~rst_n) begin
			timer_en &lt;= 1&#39;b1;
			timer_clksrc_rtc &lt;= 1&#39;b0;
		end
		else if (control_up) begin
			timer_en &lt;= dmem_wdata[SCR1_TIMER_CONTROL_EN_OFFSET];
			timer_clksrc_rtc &lt;= dmem_wdata[SCR1_TIMER_CONTROL_CLKSRC_OFFSET];
		end
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			timer_div &lt;= {SCR1_TIMER_DIVIDER_WIDTH {1&#39;sb0}};
		else if (divider_up)
			timer_div &lt;= dmem_wdata[SCR1_TIMER_DIVIDER_WIDTH - 1:0];
	assign time_posedge = timeclk_cnt_en &amp; (timeclk_cnt == 0);
	always @(*) begin
		mtime_new = mtime_reg;
		if (time_posedge)
			mtime_new = mtime_reg + 1&#39;b1;
		if (mtimelo_up)
			mtime_new[31:0] = dmem_wdata;
		if (mtimehi_up)
			mtime_new[63:32] = dmem_wdata;
	end
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			mtime_reg &lt;= {64 {1&#39;sb0}};
		else if ((time_posedge | mtimelo_up) | mtimehi_up)
			mtime_reg &lt;= mtime_new;
	always @(*) begin
		mtimecmp_new = mtimecmp_reg;
		if (mtimecmplo_up)
			mtimecmp_new[31:0] = dmem_wdata;
		if (mtimecmphi_up)
			mtimecmp_new[63:32] = dmem_wdata;
	end
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			mtimecmp_reg &lt;= {64 {1&#39;sb0}};
		else if (mtimecmplo_up | mtimecmphi_up)
			mtimecmp_reg &lt;= mtimecmp_new;
	assign time_cmp_flag = mtime_reg &gt;= (mtimecmplo_up | mtimecmphi_up ? mtimecmp_new : mtimecmp_reg);
	always @(posedge clk or negedge rst_n)
		if (~rst_n)
			timer_irq &lt;= 1&#39;b0;
		else if (~timer_irq)
			timer_irq &lt;= time_cmp_flag;
		else if (mtimecmplo_up | mtimecmphi_up)
			timer_irq &lt;= time_cmp_flag;
	assign timeclk_cnt_en = (~timer_clksrc_rtc ? 1&#39;b1 : rtc_ext_pulse) &amp; timer_en;
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			timeclk_cnt &lt;= {SCR1_TIMER_DIVIDER_WIDTH {1&#39;sb0}};
		else
			case (1&#39;b1)
				divider_up: timeclk_cnt &lt;= dmem_wdata[SCR1_TIMER_DIVIDER_WIDTH - 1:0];
				time_posedge: timeclk_cnt &lt;= timer_div;
				timeclk_cnt_en: timeclk_cnt &lt;= timeclk_cnt - 1&#39;b1;
				default:
					;
			endcase
	assign rtc_ext_pulse = rtc_sync[3] ^ rtc_sync[2];
	always @(negedge rst_n or posedge rtc_clk)
		if (~rst_n)
			rtc_sync[0] &lt;= 1&#39;b0;
		else if (timer_clksrc_rtc)
			rtc_sync[0] &lt;= ~rtc_sync[0];
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			rtc_sync[3:1] &lt;= {3 {1&#39;sb0}};
		else if (timer_clksrc_rtc)
			rtc_sync[3:1] &lt;= rtc_sync[2:0];
	localparam [1:0] SCR1_MEM_WIDTH_WORD = 2&#39;b10;
	assign dmem_req_valid = ((dmem_width == SCR1_MEM_WIDTH_WORD) &amp; ~|dmem_addr[1:0]) &amp; (dmem_addr[SCR1_TIMER_ADDR_WIDTH - 1:2] &lt;= (SCR1_TIMER_MTIMECMPHI &gt;&gt; 2));
	assign dmem_req_ack = 1&#39;b1;
	function automatic [31:0] sv2v_cast_32;
		input reg [31:0] inp;
		sv2v_cast_32 = inp;
	endfunction
	localparam [0:0] SCR1_MEM_CMD_RD = 1&#39;b0;
	localparam [1:0] SCR1_MEM_RESP_NOTRDY = 2&#39;b00;
	localparam [1:0] SCR1_MEM_RESP_RDY_ER = 2&#39;b10;
	localparam [1:0] SCR1_MEM_RESP_RDY_OK = 2&#39;b01;
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			dmem_resp &lt;= SCR1_MEM_RESP_NOTRDY;
			dmem_rdata &lt;= {32 {1&#39;sb0}};
		end
		else if (dmem_req) begin
			if (dmem_req_valid) begin
				dmem_resp &lt;= SCR1_MEM_RESP_RDY_OK;
				if (dmem_cmd == SCR1_MEM_CMD_RD)
					case (dmem_addr[SCR1_TIMER_ADDR_WIDTH - 1:0])
						SCR1_TIMER_CONTROL: dmem_rdata &lt;= sv2v_cast_32({timer_clksrc_rtc, timer_en});
						SCR1_TIMER_DIVIDER: dmem_rdata &lt;= sv2v_cast_32(timer_div);
						SCR1_TIMER_MTIMELO: dmem_rdata &lt;= mtime_reg[31:0];
						SCR1_TIMER_MTIMEHI: dmem_rdata &lt;= mtime_reg[63:32];
						SCR1_TIMER_MTIMECMPLO: dmem_rdata &lt;= mtimecmp_reg[31:0];
						SCR1_TIMER_MTIMECMPHI: dmem_rdata &lt;= mtimecmp_reg[63:32];
						default:
							;
					endcase
			end
			else
				dmem_resp &lt;= SCR1_MEM_RESP_RDY_ER;
		end
		else begin
			dmem_resp &lt;= SCR1_MEM_RESP_NOTRDY;
			dmem_rdata &lt;= {32 {1&#39;sb0}};
		end
	localparam [0:0] SCR1_MEM_CMD_WR = 1&#39;b1;
	always @(*) begin
		control_up = 1&#39;b0;
		divider_up = 1&#39;b0;
		mtimelo_up = 1&#39;b0;
		mtimehi_up = 1&#39;b0;
		mtimecmplo_up = 1&#39;b0;
		mtimecmphi_up = 1&#39;b0;
		if ((dmem_req &amp; dmem_req_valid) &amp; (dmem_cmd == SCR1_MEM_CMD_WR))
			case (dmem_addr[SCR1_TIMER_ADDR_WIDTH - 1:0])
				SCR1_TIMER_CONTROL: control_up = 1&#39;b1;
				SCR1_TIMER_DIVIDER: divider_up = 1&#39;b1;
				SCR1_TIMER_MTIMELO: mtimelo_up = 1&#39;b1;
				SCR1_TIMER_MTIMEHI: mtimehi_up = 1&#39;b1;
				SCR1_TIMER_MTIMECMPLO: mtimecmplo_up = 1&#39;b1;
				SCR1_TIMER_MTIMECMPHI: mtimecmphi_up = 1&#39;b1;
				default:
					;
			endcase
	end
	assign timer_val = mtime_reg;
endmodule
module scr1_mem_axi (
	clk,
	rst_n,
	axi_reinit,
	core_idle,
	core_req_ack,
	core_req,
	core_cmd,
	core_width,
	core_addr,
	core_wdata,
	core_rdata,
	core_resp,
	awid,
	awaddr,
	awlen,
	awsize,
	awburst,
	awlock,
	awcache,
	awprot,
	awregion,
	awuser,
	awqos,
	awvalid,
	awready,
	wdata,
	wstrb,
	wlast,
	wuser,
	wvalid,
	wready,
	bid,
	bresp,
	bvalid,
	buser,
	bready,
	arid,
	araddr,
	arlen,
	arsize,
	arburst,
	arlock,
	arcache,
	arprot,
	arregion,
	aruser,
	arqos,
	arvalid,
	arready,
	rid,
	rdata,
	rresp,
	rlast,
	ruser,
	rvalid,
	rready
);
	parameter SCR1_REQ_BUF_SIZE = 2;
	parameter SCR1_AXI_IDWIDTH = 4;
	parameter SCR1_ADDR_WIDTH = 32;
	parameter SCR1_AXI_REQ_BP = 1;
	parameter SCR1_AXI_RESP_BP = 1;
	input wire clk;
	input wire rst_n;
	input wire axi_reinit;
	output reg core_idle;
	output wire core_req_ack;
	input wire core_req;
	input wire core_cmd;
	input wire [1:0] core_width;
	input wire [SCR1_ADDR_WIDTH - 1:0] core_addr;
	input wire [31:0] core_wdata;
	output reg [31:0] core_rdata;
	output reg [1:0] core_resp;
	output wire [SCR1_AXI_IDWIDTH - 1:0] awid;
	output wire [SCR1_ADDR_WIDTH - 1:0] awaddr;
	output wire [7:0] awlen;
	output wire [2:0] awsize;
	output wire [1:0] awburst;
	output wire awlock;
	output wire [3:0] awcache;
	output wire [2:0] awprot;
	output wire [3:0] awregion;
	output wire [3:0] awuser;
	output wire [3:0] awqos;
	output wire awvalid;
	input wire awready;
	output wire [31:0] wdata;
	output reg [3:0] wstrb;
	output wire wlast;
	output wire [3:0] wuser;
	output wire wvalid;
	input wire wready;
	input wire [SCR1_AXI_IDWIDTH - 1:0] bid;
	input wire [1:0] bresp;
	input wire bvalid;
	input wire [3:0] buser;
	output wire bready;
	output wire [SCR1_AXI_IDWIDTH - 1:0] arid;
	output wire [SCR1_ADDR_WIDTH - 1:0] araddr;
	output wire [7:0] arlen;
	output wire [2:0] arsize;
	output wire [1:0] arburst;
	output wire arlock;
	output wire [3:0] arcache;
	output wire [2:0] arprot;
	output wire [3:0] arregion;
	output wire [3:0] aruser;
	output wire [3:0] arqos;
	output wire arvalid;
	input wire arready;
	input wire [SCR1_AXI_IDWIDTH - 1:0] rid;
	input wire [31:0] rdata;
	input wire [1:0] rresp;
	input wire rlast;
	input wire [3:0] ruser;
	input wire rvalid;
	output wire rready;
	localparam [1:0] SCR1_MEM_WIDTH_BYTE = 2&#39;b00;
	localparam [1:0] SCR1_MEM_WIDTH_HWORD = 2&#39;b01;
	localparam [1:0] SCR1_MEM_WIDTH_WORD = 2&#39;b10;
	function automatic [2:0] width2axsize;
		input reg [1:0] width;
		reg [2:0] axsize;
		begin
			case (width)
				SCR1_MEM_WIDTH_BYTE: axsize = 3&#39;b000;
				SCR1_MEM_WIDTH_HWORD: axsize = 3&#39;b001;
				SCR1_MEM_WIDTH_WORD: axsize = 3&#39;b010;
				default: axsize = {3 {1&#39;sbx}};
			endcase
			width2axsize = axsize;
		end
	endfunction
	reg [(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (SCR1_REQ_BUF_SIZE * ((2 + SCR1_ADDR_WIDTH) + 32)) - 1 : (SCR1_REQ_BUF_SIZE * (1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + ((2 + SCR1_ADDR_WIDTH) + 30)):(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 0 : (2 + SCR1_ADDR_WIDTH) + 31)] req_fifo;
	reg [(SCR1_REQ_BUF_SIZE * 4) - 1:0] req_status;
	reg [(SCR1_REQ_BUF_SIZE * 4) - 1:0] req_status_new;
	reg [SCR1_REQ_BUF_SIZE - 1:0] req_status_en;
	reg [$clog2(SCR1_REQ_BUF_SIZE) - 1:0] req_aval_ptr;
	reg [$clog2(SCR1_REQ_BUF_SIZE) - 1:0] req_proc_ptr;
	reg [$clog2(SCR1_REQ_BUF_SIZE) - 1:0] req_done_ptr;
	wire rresp_err;
	reg [31:0] rcvd_rdata;
	reg [1:0] rcvd_resp;
	wire force_read;
	wire force_write;
	localparam [1:0] SCR1_MEM_RESP_RDY_ER = 2&#39;b10;
	assign core_req_ack = (~axi_reinit &amp; ~req_status[req_aval_ptr * 4]) &amp; (core_resp != SCR1_MEM_RESP_RDY_ER);
	assign rready = ~req_status[(req_done_ptr * 4) + 3];
	assign bready = req_status[(req_done_ptr * 4) + 3];
	function automatic [0:0] sv2v_cast_1;
		input reg [0:0] inp;
		sv2v_cast_1 = inp;
	endfunction
	localparam [0:0] SCR1_MEM_CMD_RD = 1&#39;b0;
	assign force_read = (((sv2v_cast_1(SCR1_AXI_REQ_BP) &amp; core_req) &amp; core_req_ack) &amp; (req_aval_ptr == req_proc_ptr)) &amp; (core_cmd == SCR1_MEM_CMD_RD);
	localparam [0:0] SCR1_MEM_CMD_WR = 1&#39;b1;
	assign force_write = (((sv2v_cast_1(SCR1_AXI_REQ_BP) &amp; core_req) &amp; core_req_ack) &amp; (req_aval_ptr == req_proc_ptr)) &amp; (core_cmd == SCR1_MEM_CMD_WR);
	always @(*) begin : idle_status
		core_idle = 1&#39;b1;
		begin : sv2v_autoblock_25
			reg [31:0] i;
			for (i = 0; i &lt; SCR1_REQ_BUF_SIZE; i = i + 1)
				core_idle = core_idle &amp; (req_status[i * 4] == 1&#39;b0);
		end
	end
	always @(posedge clk)
		if (core_req &amp; core_req_ack) begin
			req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_aval_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31))) : (((req_aval_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31)))) + ((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)) - 1)-:((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)] &lt;= core_width;
			req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_aval_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? SCR1_ADDR_WIDTH + 31 : ((2 + SCR1_ADDR_WIDTH) + 31) - (SCR1_ADDR_WIDTH + 31)) : (((req_aval_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? SCR1_ADDR_WIDTH + 31 : ((2 + SCR1_ADDR_WIDTH) + 31) - (SCR1_ADDR_WIDTH + 31))) + ((SCR1_ADDR_WIDTH + 31) &gt;= 32 ? SCR1_ADDR_WIDTH : 33 - (SCR1_ADDR_WIDTH + 31))) - 1)-:((SCR1_ADDR_WIDTH + 31) &gt;= 32 ? SCR1_ADDR_WIDTH : 33 - (SCR1_ADDR_WIDTH + 31))] &lt;= core_addr;
			req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_aval_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 31 : 2 + SCR1_ADDR_WIDTH) : ((req_aval_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 31 : 2 + SCR1_ADDR_WIDTH)) + 31)-:32] &lt;= core_wdata;
		end
	always @(*) begin
		req_status_en = {SCR1_REQ_BUF_SIZE {1&#39;sb0}};
		req_status_new = req_status;
		if (core_req &amp; core_req_ack) begin
			req_status_en[req_aval_ptr] = 1&#39;d1;
			req_status_new[req_aval_ptr * 4] = 1&#39;d1;
			req_status_new[(req_aval_ptr * 4) + 3] = core_cmd == SCR1_MEM_CMD_WR;
			req_status_new[(req_aval_ptr * 4) + 2] = ~((force_read &amp; arready) | (force_write &amp; awready));
			req_status_new[(req_aval_ptr * 4) + 1] = ~(((force_write &amp; wready) &amp; (awlen == 8&#39;d0)) | (~force_write &amp; (core_cmd == SCR1_MEM_CMD_RD)));
		end
		if ((awvalid &amp; awready) | (arvalid &amp; arready)) begin
			req_status_en[req_proc_ptr] = 1&#39;d1;
			req_status_new[(req_proc_ptr * 4) + 2] = 1&#39;d0;
		end
		if ((wvalid &amp; wready) &amp; wlast) begin
			req_status_en[req_proc_ptr] = 1&#39;d1;
			req_status_new[(req_proc_ptr * 4) + 1] = 1&#39;d0;
		end
		if ((bvalid &amp; bready) | ((rvalid &amp; rready) &amp; rlast)) begin
			req_status_en[req_done_ptr] = 1&#39;d1;
			req_status_new[req_done_ptr * 4] = 1&#39;d0;
		end
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			req_status &lt;= {SCR1_REQ_BUF_SIZE * 4 {1&#39;sb0}};
		else begin : sv2v_autoblock_26
			reg [31:0] i;
			for (i = 0; i &lt; SCR1_REQ_BUF_SIZE; i = i + 1)
				if (req_status_en[i])
					req_status[i * 4+:4] &lt;= req_status_new[i * 4+:4];
		end
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			req_aval_ptr &lt;= {$clog2(SCR1_REQ_BUF_SIZE) {1&#39;sb0}};
		else if (core_req &amp; core_req_ack)
			req_aval_ptr &lt;= req_aval_ptr + 1&#39;b1;
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			req_proc_ptr &lt;= {$clog2(SCR1_REQ_BUF_SIZE) {1&#39;sb0}};
		else if (((((((awvalid &amp; awready) &amp; wvalid) &amp; wready) &amp; wlast) | (((~force_write &amp; ~req_status[(req_proc_ptr * 4) + 1]) &amp; awvalid) &amp; awready)) | ((((~force_write &amp; ~req_status[(req_proc_ptr * 4) + 2]) &amp; wvalid) &amp; wready) &amp; wlast)) | ((~req_status[(req_proc_ptr * 4) + 1] &amp; arvalid) &amp; arready))
			req_proc_ptr &lt;= req_proc_ptr + 1&#39;b1;
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			req_done_ptr &lt;= {$clog2(SCR1_REQ_BUF_SIZE) {1&#39;sb0}};
		else if (((bvalid &amp; bready) | ((rvalid &amp; rready) &amp; rlast)) &amp; req_status[req_done_ptr * 4])
			req_done_ptr &lt;= req_done_ptr + 1&#39;b1;
	assign arvalid = (req_status[(req_proc_ptr * 4) + 2] &amp; ~req_status[(req_proc_ptr * 4) + 3]) | force_read;
	assign awvalid = (req_status[(req_proc_ptr * 4) + 2] &amp; req_status[(req_proc_ptr * 4) + 3]) | force_write;
	assign wvalid = (req_status[(req_proc_ptr * 4) + 1] &amp; req_status[(req_proc_ptr * 4) + 3]) | force_write;
	assign araddr = (~force_read ? req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? SCR1_ADDR_WIDTH + 31 : ((2 + SCR1_ADDR_WIDTH) + 31) - (SCR1_ADDR_WIDTH + 31)) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? SCR1_ADDR_WIDTH + 31 : ((2 + SCR1_ADDR_WIDTH) + 31) - (SCR1_ADDR_WIDTH + 31))) + ((SCR1_ADDR_WIDTH + 31) &gt;= 32 ? SCR1_ADDR_WIDTH : 33 - (SCR1_ADDR_WIDTH + 31))) - 1)-:((SCR1_ADDR_WIDTH + 31) &gt;= 32 ? SCR1_ADDR_WIDTH : 33 - (SCR1_ADDR_WIDTH + 31))] : core_addr);
	assign awaddr = (~force_write ? req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? SCR1_ADDR_WIDTH + 31 : ((2 + SCR1_ADDR_WIDTH) + 31) - (SCR1_ADDR_WIDTH + 31)) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? SCR1_ADDR_WIDTH + 31 : ((2 + SCR1_ADDR_WIDTH) + 31) - (SCR1_ADDR_WIDTH + 31))) + ((SCR1_ADDR_WIDTH + 31) &gt;= 32 ? SCR1_ADDR_WIDTH : 33 - (SCR1_ADDR_WIDTH + 31))) - 1)-:((SCR1_ADDR_WIDTH + 31) &gt;= 32 ? SCR1_ADDR_WIDTH : 33 - (SCR1_ADDR_WIDTH + 31))] : core_addr);
	localparam [1:0] SCR1_MEM_RESP_NOTRDY = 2&#39;b00;
	localparam [1:0] SCR1_MEM_RESP_RDY_OK = 2&#39;b01;
	always @(*)
		if ((bvalid &amp; bready) &amp; req_status[req_done_ptr * 4])
			rcvd_resp = (bresp == 2&#39;b00 ? SCR1_MEM_RESP_RDY_OK : SCR1_MEM_RESP_RDY_ER);
		else if (((rvalid &amp; rready) &amp; rlast) &amp; req_status[req_done_ptr * 4])
			rcvd_resp = (rresp == 2&#39;b00 ? SCR1_MEM_RESP_RDY_OK : SCR1_MEM_RESP_RDY_ER);
		else
			rcvd_resp = SCR1_MEM_RESP_NOTRDY;
	always @(*)
		if (force_write)
			case (core_width)
				SCR1_MEM_WIDTH_BYTE: wstrb = 4&#39;h1 &lt;&lt; core_addr[1:0];
				SCR1_MEM_WIDTH_HWORD: wstrb = 4&#39;h3 &lt;&lt; core_addr[1:0];
				SCR1_MEM_WIDTH_WORD: wstrb = 4&#39;hf &lt;&lt; core_addr[1:0];
				default: wstrb = {4 {1&#39;sbx}};
			endcase
		else
			case (req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31))) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31)))) + ((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)) - 1)-:((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)])
				SCR1_MEM_WIDTH_BYTE: wstrb = 4&#39;h1 &lt;&lt; req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1))) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)-:(((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)];
				SCR1_MEM_WIDTH_HWORD: wstrb = 4&#39;h3 &lt;&lt; req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1))) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)-:(((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)];
				SCR1_MEM_WIDTH_WORD: wstrb = 4&#39;hf &lt;&lt; req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1))) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)-:(((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)];
				default: wstrb = {4 {1&#39;sbx}};
			endcase
	assign wdata = (force_write ? core_wdata &lt;&lt; (8 * core_addr[1:0]) : req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 31 : 2 + SCR1_ADDR_WIDTH) : ((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 31 : 2 + SCR1_ADDR_WIDTH)) + 31)-:32] &lt;&lt; (8 * req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1))) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)-:(((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)]));
	always @(*)
		case (req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31))) : (((req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31)))) + ((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)) - 1)-:((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)])
			SCR1_MEM_WIDTH_BYTE: rcvd_rdata = rdata &gt;&gt; (8 * req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)) : (((req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1))) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)-:(((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)]);
			SCR1_MEM_WIDTH_HWORD: rcvd_rdata = rdata &gt;&gt; (8 * req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)) : (((req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1))) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)-:(((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)]);
			SCR1_MEM_WIDTH_WORD: rcvd_rdata = rdata &gt;&gt; (8 * req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)) : (((req_done_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1) : ((2 + SCR1_ADDR_WIDTH) + 31) - (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2) : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1))) + (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)) - 1)-:(((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) &gt;= ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) ? (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1))) + 1 : (((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 1)) - ((SCR1_ADDR_WIDTH + 31) - (SCR1_ADDR_WIDTH - 2))) + 1)]);
			default: rcvd_rdata = {32 {1&#39;sbx}};
		endcase
	generate
		if (SCR1_AXI_RESP_BP == 1) begin : axi_resp_bp
			always @(*) core_rdata = ((rvalid &amp; rready) &amp; rlast ? rcvd_rdata : {32 {1&#39;sb0}});
			always @(*) core_resp = (axi_reinit ? SCR1_MEM_RESP_NOTRDY : rcvd_resp);
		end
		else begin : axi_resp_no_bp
			always @(negedge rst_n or posedge clk)
				if (~rst_n)
					core_resp &lt;= SCR1_MEM_RESP_NOTRDY;
				else
					core_resp &lt;= (axi_reinit ? SCR1_MEM_RESP_NOTRDY : rcvd_resp);
			always @(posedge clk)
				if ((rvalid &amp; rready) &amp; rlast)
					core_rdata &lt;= rcvd_rdata;
		end
	endgenerate
	function automatic [SCR1_AXI_IDWIDTH - 1:0] sv2v_cast_B5B81;
		input reg [SCR1_AXI_IDWIDTH - 1:0] inp;
		sv2v_cast_B5B81 = inp;
	endfunction
	assign awid = sv2v_cast_B5B81(1);
	assign awlen = 8&#39;d0;
	assign awsize = (force_write ? width2axsize(core_width) : width2axsize(req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31))) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31)))) + ((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)) - 1)-:((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)]));
	assign awburst = 2&#39;d1;
	assign awcache = 4&#39;d2;
	assign awlock = 1&#39;sb0;
	assign awprot = {3 {1&#39;sb0}};
	assign awregion = {4 {1&#39;sb0}};
	assign awuser = {4 {1&#39;sb0}};
	assign awqos = {4 {1&#39;sb0}};
	assign arid = sv2v_cast_B5B81(0);
	assign arlen = 8&#39;d0;
	assign arsize = (force_read ? width2axsize(core_width) : width2axsize(req_fifo[(((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31))) : (((req_proc_ptr * (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? (2 + SCR1_ADDR_WIDTH) + 32 : 1 - ((2 + SCR1_ADDR_WIDTH) + 31))) + (((2 + SCR1_ADDR_WIDTH) + 31) &gt;= 0 ? 2 + (SCR1_ADDR_WIDTH + 31) : ((2 + SCR1_ADDR_WIDTH) + 31) - (2 + (SCR1_ADDR_WIDTH + 31)))) + ((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)) - 1)-:((2 + (SCR1_ADDR_WIDTH + 31)) &gt;= (SCR1_ADDR_WIDTH + 32) ? ((2 + (SCR1_ADDR_WIDTH + 31)) - (SCR1_ADDR_WIDTH + 32)) + 1 : ((SCR1_ADDR_WIDTH + 32) - (2 + (SCR1_ADDR_WIDTH + 31))) + 1)]));
	assign arburst = 2&#39;d1;
	assign arcache = 4&#39;d2;
	assign arprot = {3 {1&#39;sb0}};
	assign arregion = {4 {1&#39;sb0}};
	assign arlock = 1&#39;sb0;
	assign arqos = {4 {1&#39;sb0}};
	assign aruser = {4 {1&#39;sb0}};
	assign wlast = 1&#39;d1;
	assign wuser = {4 {1&#39;sb0}};
endmodule
module scr1_top_axi (
	pwrup_rst_n,
	rst_n,
	cpu_rst_n,
	test_mode,
	test_rst_n,
	clk,
	rtc_clk,
	ndm_rst_n_out,
	fuse_mhartid,
	fuse_idcode,
	irq_lines,
	soft_irq,
	trst_n,
	tck,
	tms,
	tdi,
	tdo,
	tdo_en,
	io_axi_imem_awid,
	io_axi_imem_awaddr,
	io_axi_imem_awlen,
	io_axi_imem_awsize,
	io_axi_imem_awburst,
	io_axi_imem_awlock,
	io_axi_imem_awcache,
	io_axi_imem_awprot,
	io_axi_imem_awregion,
	io_axi_imem_awuser,
	io_axi_imem_awqos,
	io_axi_imem_awvalid,
	io_axi_imem_awready,
	io_axi_imem_wdata,
	io_axi_imem_wstrb,
	io_axi_imem_wlast,
	io_axi_imem_wuser,
	io_axi_imem_wvalid,
	io_axi_imem_wready,
	io_axi_imem_bid,
	io_axi_imem_bresp,
	io_axi_imem_bvalid,
	io_axi_imem_buser,
	io_axi_imem_bready,
	io_axi_imem_arid,
	io_axi_imem_araddr,
	io_axi_imem_arlen,
	io_axi_imem_arsize,
	io_axi_imem_arburst,
	io_axi_imem_arlock,
	io_axi_imem_arcache,
	io_axi_imem_arprot,
	io_axi_imem_arregion,
	io_axi_imem_aruser,
	io_axi_imem_arqos,
	io_axi_imem_arvalid,
	io_axi_imem_arready,
	io_axi_imem_rid,
	io_axi_imem_rdata,
	io_axi_imem_rresp,
	io_axi_imem_rlast,
	io_axi_imem_ruser,
	io_axi_imem_rvalid,
	io_axi_imem_rready,
	io_axi_dmem_awid,
	io_axi_dmem_awaddr,
	io_axi_dmem_awlen,
	io_axi_dmem_awsize,
	io_axi_dmem_awburst,
	io_axi_dmem_awlock,
	io_axi_dmem_awcache,
	io_axi_dmem_awprot,
	io_axi_dmem_awregion,
	io_axi_dmem_awuser,
	io_axi_dmem_awqos,
	io_axi_dmem_awvalid,
	io_axi_dmem_awready,
	io_axi_dmem_wdata,
	io_axi_dmem_wstrb,
	io_axi_dmem_wlast,
	io_axi_dmem_wuser,
	io_axi_dmem_wvalid,
	io_axi_dmem_wready,
	io_axi_dmem_bid,
	io_axi_dmem_bresp,
	io_axi_dmem_bvalid,
	io_axi_dmem_buser,
	io_axi_dmem_bready,
	io_axi_dmem_arid,
	io_axi_dmem_araddr,
	io_axi_dmem_arlen,
	io_axi_dmem_arsize,
	io_axi_dmem_arburst,
	io_axi_dmem_arlock,
	io_axi_dmem_arcache,
	io_axi_dmem_arprot,
	io_axi_dmem_arregion,
	io_axi_dmem_aruser,
	io_axi_dmem_arqos,
	io_axi_dmem_arvalid,
	io_axi_dmem_arready,
	io_axi_dmem_rid,
	io_axi_dmem_rdata,
	io_axi_dmem_rresp,
	io_axi_dmem_rlast,
	io_axi_dmem_ruser,
	io_axi_dmem_rvalid,
	io_axi_dmem_rready
);
	input wire pwrup_rst_n;
	input wire rst_n;
	input wire cpu_rst_n;
	input wire test_mode;
	input wire test_rst_n;
	input wire clk;
	input wire rtc_clk;
	output wire ndm_rst_n_out;
	input wire [31:0] fuse_mhartid;
	input wire [31:0] fuse_idcode;
	localparam SCR1_IRQ_VECT_NUM = 16;
	localparam SCR1_IRQ_LINES_NUM = SCR1_IRQ_VECT_NUM;
	input wire [SCR1_IRQ_LINES_NUM - 1:0] irq_lines;
	input wire soft_irq;
	input wire trst_n;
	input wire tck;
	input wire tms;
	input wire tdi;
	output wire tdo;
	output wire tdo_en;
	output wire [3:0] io_axi_imem_awid;
	output wire [31:0] io_axi_imem_awaddr;
	output wire [7:0] io_axi_imem_awlen;
	output wire [2:0] io_axi_imem_awsize;
	output wire [1:0] io_axi_imem_awburst;
	output wire io_axi_imem_awlock;
	output wire [3:0] io_axi_imem_awcache;
	output wire [2:0] io_axi_imem_awprot;
	output wire [3:0] io_axi_imem_awregion;
	output wire [3:0] io_axi_imem_awuser;
	output wire [3:0] io_axi_imem_awqos;
	output wire io_axi_imem_awvalid;
	input wire io_axi_imem_awready;
	output wire [31:0] io_axi_imem_wdata;
	output wire [3:0] io_axi_imem_wstrb;
	output wire io_axi_imem_wlast;
	output wire [3:0] io_axi_imem_wuser;
	output wire io_axi_imem_wvalid;
	input wire io_axi_imem_wready;
	input wire [3:0] io_axi_imem_bid;
	input wire [1:0] io_axi_imem_bresp;
	input wire io_axi_imem_bvalid;
	input wire [3:0] io_axi_imem_buser;
	output wire io_axi_imem_bready;
	output wire [3:0] io_axi_imem_arid;
	output wire [31:0] io_axi_imem_araddr;
	output wire [7:0] io_axi_imem_arlen;
	output wire [2:0] io_axi_imem_arsize;
	output wire [1:0] io_axi_imem_arburst;
	output wire io_axi_imem_arlock;
	output wire [3:0] io_axi_imem_arcache;
	output wire [2:0] io_axi_imem_arprot;
	output wire [3:0] io_axi_imem_arregion;
	output wire [3:0] io_axi_imem_aruser;
	output wire [3:0] io_axi_imem_arqos;
	output wire io_axi_imem_arvalid;
	input wire io_axi_imem_arready;
	input wire [3:0] io_axi_imem_rid;
	input wire [31:0] io_axi_imem_rdata;
	input wire [1:0] io_axi_imem_rresp;
	input wire io_axi_imem_rlast;
	input wire [3:0] io_axi_imem_ruser;
	input wire io_axi_imem_rvalid;
	output wire io_axi_imem_rready;
	output wire [3:0] io_axi_dmem_awid;
	output wire [31:0] io_axi_dmem_awaddr;
	output wire [7:0] io_axi_dmem_awlen;
	output wire [2:0] io_axi_dmem_awsize;
	output wire [1:0] io_axi_dmem_awburst;
	output wire io_axi_dmem_awlock;
	output wire [3:0] io_axi_dmem_awcache;
	output wire [2:0] io_axi_dmem_awprot;
	output wire [3:0] io_axi_dmem_awregion;
	output wire [3:0] io_axi_dmem_awuser;
	output wire [3:0] io_axi_dmem_awqos;
	output wire io_axi_dmem_awvalid;
	input wire io_axi_dmem_awready;
	output wire [31:0] io_axi_dmem_wdata;
	output wire [3:0] io_axi_dmem_wstrb;
	output wire io_axi_dmem_wlast;
	output wire [3:0] io_axi_dmem_wuser;
	output wire io_axi_dmem_wvalid;
	input wire io_axi_dmem_wready;
	input wire [3:0] io_axi_dmem_bid;
	input wire [1:0] io_axi_dmem_bresp;
	input wire io_axi_dmem_bvalid;
	input wire [3:0] io_axi_dmem_buser;
	output wire io_axi_dmem_bready;
	output wire [3:0] io_axi_dmem_arid;
	output wire [31:0] io_axi_dmem_araddr;
	output wire [7:0] io_axi_dmem_arlen;
	output wire [2:0] io_axi_dmem_arsize;
	output wire [1:0] io_axi_dmem_arburst;
	output wire io_axi_dmem_arlock;
	output wire [3:0] io_axi_dmem_arcache;
	output wire [2:0] io_axi_dmem_arprot;
	output wire [3:0] io_axi_dmem_arregion;
	output wire [3:0] io_axi_dmem_aruser;
	output wire [3:0] io_axi_dmem_arqos;
	output wire io_axi_dmem_arvalid;
	input wire io_axi_dmem_arready;
	input wire [3:0] io_axi_dmem_rid;
	input wire [31:0] io_axi_dmem_rdata;
	input wire [1:0] io_axi_dmem_rresp;
	input wire io_axi_dmem_rlast;
	input wire [3:0] io_axi_dmem_ruser;
	input wire io_axi_dmem_rvalid;
	output wire io_axi_dmem_rready;
	wire pwrup_rst_n_sync;
	wire rst_n_sync;
	wire cpu_rst_n_sync;
	wire reset_n_sync;
	wire reset_n;
	wire core_rst_n_local;
	wire core_imem_req_ack;
	wire core_imem_req;
	wire core_imem_cmd;
	wire [31:0] core_imem_addr;
	wire [31:0] core_imem_rdata;
	wire [1:0] core_imem_resp;
	wire core_dmem_req_ack;
	wire core_dmem_req;
	wire core_dmem_cmd;
	wire [1:0] core_dmem_width;
	wire [31:0] core_dmem_addr;
	wire [31:0] core_dmem_wdata;
	wire [31:0] core_dmem_rdata;
	wire [1:0] core_dmem_resp;
	wire axi_imem_req_ack;
	wire axi_imem_req;
	wire axi_imem_cmd;
	wire [31:0] axi_imem_addr;
	wire [31:0] axi_imem_rdata;
	wire [1:0] axi_imem_resp;
	wire axi_dmem_req_ack;
	wire axi_dmem_req;
	wire axi_dmem_cmd;
	wire [1:0] axi_dmem_width;
	wire [31:0] axi_dmem_addr;
	wire [31:0] axi_dmem_wdata;
	wire [31:0] axi_dmem_rdata;
	wire [1:0] axi_dmem_resp;
	wire tcm_imem_req_ack;
	wire tcm_imem_req;
	wire tcm_imem_cmd;
	wire [31:0] tcm_imem_addr;
	wire [31:0] tcm_imem_rdata;
	wire [1:0] tcm_imem_resp;
	wire tcm_dmem_req_ack;
	wire tcm_dmem_req;
	wire tcm_dmem_cmd;
	wire [1:0] tcm_dmem_width;
	wire [31:0] tcm_dmem_addr;
	wire [31:0] tcm_dmem_wdata;
	wire [31:0] tcm_dmem_rdata;
	wire [1:0] tcm_dmem_resp;
	wire timer_dmem_req_ack;
	wire timer_dmem_req;
	wire timer_dmem_cmd;
	wire [1:0] timer_dmem_width;
	wire [31:0] timer_dmem_addr;
	wire [31:0] timer_dmem_wdata;
	wire [31:0] timer_dmem_rdata;
	wire [1:0] timer_dmem_resp;
	wire timer_irq;
	wire [63:0] timer_val;
	reg axi_reinit;
	wire axi_imem_idle;
	wire axi_dmem_idle;
	scr1_reset_sync_cell i_pwrup_rstn_reset_sync(
		.rst_n(pwrup_rst_n),
		.clk(clk),
		.test_rst_n(test_rst_n),
		.test_mode(test_mode),
		.rst_n_out(pwrup_rst_n_sync)
	);
	scr1_reset_sync_cell i_rstn_reset_sync(
		.rst_n(rst_n),
		.clk(clk),
		.test_rst_n(test_rst_n),
		.test_mode(test_mode),
		.rst_n_out(rst_n_sync)
	);
	scr1_reset_sync_cell i_cpu_rstn_reset_sync(
		.rst_n(cpu_rst_n),
		.clk(clk),
		.test_rst_n(test_rst_n),
		.test_mode(test_mode),
		.rst_n_out(cpu_rst_n_sync)
	);
	scr1_reset_buf_cell i_reset_buf_cell(
		.rst_n(reset_n_sync),
		.clk(clk),
		.test_mode(test_mode),
		.test_rst_n(test_rst_n),
		.reset_n_in(1&#39;b1),
		.reset_n_out(reset_n),
		.reset_n_status()
	);
	assign reset_n_sync = rst_n_sync &amp; pwrup_rst_n_sync;
	scr1_core_top i_core_top(
		.pwrup_rst_n(pwrup_rst_n_sync),
		.rst_n(rst_n_sync),
		.cpu_rst_n(cpu_rst_n_sync),
		.test_mode(test_mode),
		.test_rst_n(test_rst_n),
		.clk(clk),
		.core_rst_n_out(core_rst_n_local),
		.ndm_rst_n_out(ndm_rst_n_out),
		.fuse_mhartid(fuse_mhartid),
		.fuse_idcode(fuse_idcode),
		.irq_lines(irq_lines),
		.soft_irq(soft_irq),
		.timer_irq(timer_irq),
		.mtime_ext(timer_val),
		.trst_n(trst_n),
		.tck(tck),
		.tms(tms),
		.tdi(tdi),
		.tdo(tdo),
		.tdo_en(tdo_en),
		.imem_req_ack(core_imem_req_ack),
		.imem_req(core_imem_req),
		.imem_cmd(core_imem_cmd),
		.imem_addr(core_imem_addr),
		.imem_rdata(core_imem_rdata),
		.imem_resp(core_imem_resp),
		.dmem_req_ack(core_dmem_req_ack),
		.dmem_req(core_dmem_req),
		.dmem_cmd(core_dmem_cmd),
		.dmem_width(core_dmem_width),
		.dmem_addr(core_dmem_addr),
		.dmem_wdata(core_dmem_wdata),
		.dmem_rdata(core_dmem_rdata),
		.dmem_resp(core_dmem_resp)
	);
	localparam [31:0] SCR1_TCM_ADDR_MASK = &#39;hffff0000;
	function automatic [31:0] sv2v_cast_32;
		input reg [31:0] inp;
		sv2v_cast_32 = inp;
	endfunction
	scr1_tcm #(.SCR1_TCM_SIZE(sv2v_cast_32(~SCR1_TCM_ADDR_MASK + 1&#39;b1))) i_tcm(
		.clk(clk),
		.rst_n(core_rst_n_local),
		.imem_req_ack(tcm_imem_req_ack),
		.imem_req(tcm_imem_req),
		.imem_addr(tcm_imem_addr),
		.imem_rdata(tcm_imem_rdata),
		.imem_resp(tcm_imem_resp),
		.dmem_req_ack(tcm_dmem_req_ack),
		.dmem_req(tcm_dmem_req),
		.dmem_cmd(tcm_dmem_cmd),
		.dmem_width(tcm_dmem_width),
		.dmem_addr(tcm_dmem_addr),
		.dmem_wdata(tcm_dmem_wdata),
		.dmem_rdata(tcm_dmem_rdata),
		.dmem_resp(tcm_dmem_resp)
	);
	scr1_timer i_timer(
		.rst_n(core_rst_n_local),
		.clk(clk),
		.rtc_clk(rtc_clk),
		.dmem_req(timer_dmem_req),
		.dmem_cmd(timer_dmem_cmd),
		.dmem_width(timer_dmem_width),
		.dmem_addr(timer_dmem_addr),
		.dmem_wdata(timer_dmem_wdata),
		.dmem_req_ack(timer_dmem_req_ack),
		.dmem_rdata(timer_dmem_rdata),
		.dmem_resp(timer_dmem_resp),
		.timer_val(timer_val),
		.timer_irq(timer_irq)
	);
	localparam [31:0] SCR1_TCM_ADDR_PATTERN = &#39;h480000;
	scr1_imem_router #(
		.SCR1_ADDR_MASK(SCR1_TCM_ADDR_MASK),
		.SCR1_ADDR_PATTERN(SCR1_TCM_ADDR_PATTERN)
	) i_imem_router(
		.rst_n(core_rst_n_local),
		.clk(clk),
		.imem_req_ack(core_imem_req_ack),
		.imem_req(core_imem_req),
		.imem_cmd(core_imem_cmd),
		.imem_addr(core_imem_addr),
		.imem_rdata(core_imem_rdata),
		.imem_resp(core_imem_resp),
		.port0_req_ack(axi_imem_req_ack),
		.port0_req(axi_imem_req),
		.port0_cmd(axi_imem_cmd),
		.port0_addr(axi_imem_addr),
		.port0_rdata(axi_imem_rdata),
		.port0_resp(axi_imem_resp),
		.port1_req_ack(tcm_imem_req_ack),
		.port1_req(tcm_imem_req),
		.port1_cmd(tcm_imem_cmd),
		.port1_addr(tcm_imem_addr),
		.port1_rdata(tcm_imem_rdata),
		.port1_resp(tcm_imem_resp)
	);
	localparam [31:0] SCR1_TIMER_ADDR_MASK = &#39;hffffffe0;
	localparam [31:0] SCR1_TIMER_ADDR_PATTERN = &#39;h490000;
	scr1_dmem_router #(
		.SCR1_PORT1_ADDR_MASK(SCR1_TCM_ADDR_MASK),
		.SCR1_PORT1_ADDR_PATTERN(SCR1_TCM_ADDR_PATTERN),
		.SCR1_PORT2_ADDR_MASK(SCR1_TIMER_ADDR_MASK),
		.SCR1_PORT2_ADDR_PATTERN(SCR1_TIMER_ADDR_PATTERN)
	) i_dmem_router(
		.rst_n(core_rst_n_local),
		.clk(clk),
		.dmem_req_ack(core_dmem_req_ack),
		.dmem_req(core_dmem_req),
		.dmem_cmd(core_dmem_cmd),
		.dmem_width(core_dmem_width),
		.dmem_addr(core_dmem_addr),
		.dmem_wdata(core_dmem_wdata),
		.dmem_rdata(core_dmem_rdata),
		.dmem_resp(core_dmem_resp),
		.port1_req_ack(tcm_dmem_req_ack),
		.port1_req(tcm_dmem_req),
		.port1_cmd(tcm_dmem_cmd),
		.port1_width(tcm_dmem_width),
		.port1_addr(tcm_dmem_addr),
		.port1_wdata(tcm_dmem_wdata),
		.port1_rdata(tcm_dmem_rdata),
		.port1_resp(tcm_dmem_resp),
		.port2_req_ack(timer_dmem_req_ack),
		.port2_req(timer_dmem_req),
		.port2_cmd(timer_dmem_cmd),
		.port2_width(timer_dmem_width),
		.port2_addr(timer_dmem_addr),
		.port2_wdata(timer_dmem_wdata),
		.port2_rdata(timer_dmem_rdata),
		.port2_resp(timer_dmem_resp),
		.port0_req_ack(axi_dmem_req_ack),
		.port0_req(axi_dmem_req),
		.port0_cmd(axi_dmem_cmd),
		.port0_width(axi_dmem_width),
		.port0_addr(axi_dmem_addr),
		.port0_wdata(axi_dmem_wdata),
		.port0_rdata(axi_dmem_rdata),
		.port0_resp(axi_dmem_resp)
	);
	wire SCR1_MEM_WIDTH_WORD;
	scr1_mem_axi #(
		.SCR1_AXI_REQ_BP(1),
		.SCR1_AXI_RESP_BP(1)
	) i_imem_axi(
		.clk(clk),
		.rst_n(reset_n),
		.axi_reinit(axi_reinit),
		.core_idle(axi_imem_idle),
		.core_req_ack(axi_imem_req_ack),
		.core_req(axi_imem_req),
		.core_cmd(axi_imem_cmd),
		.core_width(SCR1_MEM_WIDTH_WORD),
		.core_addr(axi_imem_addr),
		.core_wdata({32 {1&#39;sb0}}),
		.core_rdata(axi_imem_rdata),
		.core_resp(axi_imem_resp),
		.awid(io_axi_imem_awid),
		.awaddr(io_axi_imem_awaddr),
		.awlen(io_axi_imem_awlen),
		.awsize(io_axi_imem_awsize),
		.awburst(io_axi_imem_awburst),
		.awlock(io_axi_imem_awlock),
		.awcache(io_axi_imem_awcache),
		.awprot(io_axi_imem_awprot),
		.awregion(io_axi_imem_awregion),
		.awuser(io_axi_imem_awuser),
		.awqos(io_axi_imem_awqos),
		.awvalid(io_axi_imem_awvalid),
		.awready(io_axi_imem_awready),
		.wdata(io_axi_imem_wdata),
		.wstrb(io_axi_imem_wstrb),
		.wlast(io_axi_imem_wlast),
		.wuser(io_axi_imem_wuser),
		.wvalid(io_axi_imem_wvalid),
		.wready(io_axi_imem_wready),
		.bid(io_axi_imem_bid),
		.bresp(io_axi_imem_bresp),
		.bvalid(io_axi_imem_bvalid),
		.buser(io_axi_imem_buser),
		.bready(io_axi_imem_bready),
		.arid(io_axi_imem_arid),
		.araddr(io_axi_imem_araddr),
		.arlen(io_axi_imem_arlen),
		.arsize(io_axi_imem_arsize),
		.arburst(io_axi_imem_arburst),
		.arlock(io_axi_imem_arlock),
		.arcache(io_axi_imem_arcache),
		.arprot(io_axi_imem_arprot),
		.arregion(io_axi_imem_arregion),
		.aruser(io_axi_imem_aruser),
		.arqos(io_axi_imem_arqos),
		.arvalid(io_axi_imem_arvalid),
		.arready(io_axi_imem_arready),
		.rid(io_axi_imem_rid),
		.rdata(io_axi_imem_rdata),
		.rresp(io_axi_imem_rresp),
		.rlast(io_axi_imem_rlast),
		.ruser(io_axi_imem_ruser),
		.rvalid(io_axi_imem_rvalid),
		.rready(io_axi_imem_rready)
	);
	scr1_mem_axi #(
		.SCR1_AXI_REQ_BP(1),
		.SCR1_AXI_RESP_BP(1)
	) i_dmem_axi(
		.clk(clk),
		.rst_n(reset_n),
		.axi_reinit(axi_reinit),
		.core_idle(axi_dmem_idle),
		.core_req_ack(axi_dmem_req_ack),
		.core_req(axi_dmem_req),
		.core_cmd(axi_dmem_cmd),
		.core_width(axi_dmem_width),
		.core_addr(axi_dmem_addr),
		.core_wdata(axi_dmem_wdata),
		.core_rdata(axi_dmem_rdata),
		.core_resp(axi_dmem_resp),
		.awid(io_axi_dmem_awid),
		.awaddr(io_axi_dmem_awaddr),
		.awlen(io_axi_dmem_awlen),
		.awsize(io_axi_dmem_awsize),
		.awburst(io_axi_dmem_awburst),
		.awlock(io_axi_dmem_awlock),
		.awcache(io_axi_dmem_awcache),
		.awprot(io_axi_dmem_awprot),
		.awregion(io_axi_dmem_awregion),
		.awuser(io_axi_dmem_awuser),
		.awqos(io_axi_dmem_awqos),
		.awvalid(io_axi_dmem_awvalid),
		.awready(io_axi_dmem_awready),
		.wdata(io_axi_dmem_wdata),
		.wstrb(io_axi_dmem_wstrb),
		.wlast(io_axi_dmem_wlast),
		.wuser(io_axi_dmem_wuser),
		.wvalid(io_axi_dmem_wvalid),
		.wready(io_axi_dmem_wready),
		.bid(io_axi_dmem_bid),
		.bresp(io_axi_dmem_bresp),
		.bvalid(io_axi_dmem_bvalid),
		.buser(io_axi_dmem_buser),
		.bready(io_axi_dmem_bready),
		.arid(io_axi_dmem_arid),
		.araddr(io_axi_dmem_araddr),
		.arlen(io_axi_dmem_arlen),
		.arsize(io_axi_dmem_arsize),
		.arburst(io_axi_dmem_arburst),
		.arlock(io_axi_dmem_arlock),
		.arcache(io_axi_dmem_arcache),
		.arprot(io_axi_dmem_arprot),
		.arregion(io_axi_dmem_arregion),
		.aruser(io_axi_dmem_aruser),
		.arqos(io_axi_dmem_arqos),
		.arvalid(io_axi_dmem_arvalid),
		.arready(io_axi_dmem_arready),
		.rid(io_axi_dmem_rid),
		.rdata(io_axi_dmem_rdata),
		.rresp(io_axi_dmem_rresp),
		.rlast(io_axi_dmem_rlast),
		.ruser(io_axi_dmem_ruser),
		.rvalid(io_axi_dmem_rvalid),
		.rready(io_axi_dmem_rready)
	);
	always @(negedge core_rst_n_local or posedge clk)
		if (~core_rst_n_local)
			axi_reinit &lt;= 1&#39;b1;
		else if (axi_imem_idle &amp; axi_dmem_idle)
			axi_reinit &lt;= 1&#39;b0;
endmodule
module scr1_tracelog (
	rst_n,
	clk,
	fuse_mhartid,
	mprf_int,
	mprf_wr_en,
	mprf_wr_addr,
	mprf_wr_data,
	update_pc_en,
	update_pc,
	mstatus_mie,
	mstatus_mpie,
	mtvec_base,
	mtvec_mode,
	mie_meie,
	mie_mtie,
	mie_msie,
	mip_meip,
	mip_mtip,
	mip_msip,
	mepc,
	mcause_i,
	mcause_ec,
	mtval,
	mstatus_mie_up
);
	input wire rst_n;
	input wire clk;
	input wire [31:0] fuse_mhartid;
	input wire [1023:32] mprf_int;
	input wire mprf_wr_en;
	input wire [4:0] mprf_wr_addr;
	input wire [31:0] mprf_wr_data;
	input wire update_pc_en;
	input wire [31:0] update_pc;
	input wire mstatus_mie;
	input wire mstatus_mpie;
	input wire [31:6] mtvec_base;
	input wire mtvec_mode;
	input wire mie_meie;
	input wire mie_mtie;
	input wire mie_msie;
	input wire mip_meip;
	input wire mip_mtip;
	input wire mip_msip;
	input wire [31:1] mepc;
	input wire mcause_i;
	localparam [31:0] SCR1_EXC_CODE_WIDTH_E = 4;
	input wire [SCR1_EXC_CODE_WIDTH_E - 1:0] mcause_ec;
	input wire [31:0] mtval;
	input wire mstatus_mie_up;
	wire [1023:0] mprf_int_alias;
	assign mprf_int_alias[1023-:32] = {32 {1&#39;sb0}};
	assign mprf_int_alias[991-:32] = mprf_int[992+:32];
	assign mprf_int_alias[959-:32] = mprf_int[960+:32];
	assign mprf_int_alias[927-:32] = mprf_int[928+:32];
	assign mprf_int_alias[895-:32] = mprf_int[896+:32];
	assign mprf_int_alias[863-:32] = mprf_int[864+:32];
	assign mprf_int_alias[831-:32] = mprf_int[832+:32];
	assign mprf_int_alias[799-:32] = mprf_int[800+:32];
	assign mprf_int_alias[767-:32] = mprf_int[768+:32];
	assign mprf_int_alias[735-:32] = mprf_int[736+:32];
	assign mprf_int_alias[703-:32] = mprf_int[704+:32];
	assign mprf_int_alias[671-:32] = mprf_int[672+:32];
	assign mprf_int_alias[639-:32] = mprf_int[640+:32];
	assign mprf_int_alias[607-:32] = mprf_int[608+:32];
	assign mprf_int_alias[575-:32] = mprf_int[576+:32];
	assign mprf_int_alias[543-:32] = mprf_int[544+:32];
	assign mprf_int_alias[511-:32] = mprf_int[512+:32];
	assign mprf_int_alias[479-:32] = mprf_int[480+:32];
	assign mprf_int_alias[447-:32] = mprf_int[448+:32];
	assign mprf_int_alias[415-:32] = mprf_int[416+:32];
	assign mprf_int_alias[383-:32] = mprf_int[384+:32];
	assign mprf_int_alias[351-:32] = mprf_int[352+:32];
	assign mprf_int_alias[319-:32] = mprf_int[320+:32];
	assign mprf_int_alias[287-:32] = mprf_int[288+:32];
	assign mprf_int_alias[255-:32] = mprf_int[256+:32];
	assign mprf_int_alias[223-:32] = mprf_int[224+:32];
	assign mprf_int_alias[191-:32] = mprf_int[192+:32];
	assign mprf_int_alias[159-:32] = mprf_int[160+:32];
	assign mprf_int_alias[127-:32] = mprf_int[128+:32];
	assign mprf_int_alias[95-:32] = mprf_int[96+:32];
	assign mprf_int_alias[63-:32] = mprf_int[64+:32];
	assign mprf_int_alias[31-:32] = mprf_int[32+:32];
	reg signed [31:0] time_cnt;
	always @(negedge rst_n or posedge clk)
		if (~rst_n)
			time_cnt &lt;= 0;
		else
			time_cnt &lt;= time_cnt + 1;
	wire trace_update;
	reg trace_update_r;
	reg [31:0] curr_pc_log;
	reg [1023:32] mprf_int_log;
	reg mprf_up;
	reg [4:0] mprf_addr;
	reg tracelog_full;
	reg [31:0] trace_fhandler;
	reg [31:0] trace_fhandler_diff;
	reg signed [31:0] time_cnt2;
	string hart;
	string test_name;
	task trace_write_mprf;
		
		begin
			$fwrite(trace_fhandler, &#34;%12d &#34;, time_cnt);
			$fwrite(trace_fhandler, &#34;%6d &#34;, time_cnt - time_cnt2);
			$fwrite(trace_fhandler, &#34;%8x &#34;, curr_pc_log);
			begin : sv2v_autoblock_27
				reg signed [31:0] i;
				for (i = 1; i &lt; 32; i = i + 1)
					$fwrite(trace_fhandler, &#34;%8x &#34;, mprf_int_log[(32 - i) * 32+:32]);
			end
			$fwrite(trace_fhandler, &#34;\n&#34;);
		end
	endtask
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			mprf_int_log &lt;= {992 {1&#39;sb0}};
			mprf_up &lt;= 1&#39;sb0;
			mprf_addr &lt;= {5 {1&#39;sb0}};
		end
		else begin
			mprf_up &lt;= 1&#39;sb0;
			mprf_addr &lt;= {5 {1&#39;sb0}};
			if (mprf_wr_en) begin
				mprf_up &lt;= 1&#39;b1;
				mprf_addr &lt;= mprf_wr_addr;
				if (mprf_wr_addr != 0)
					mprf_int_log[(32 - $unsigned(mprf_wr_addr)) * 32+:32] &lt;= mprf_wr_data;
			end
		end
	always @(posedge clk) curr_pc_log &lt;= update_pc;
	assign trace_update = update_pc_en | (mprf_wr_en &amp; ~mstatus_mie_up);
	reg [31:0] temp_fhandler;
	initial begin
		#(1)
			hart.hextoa(fuse_mhartid);
		tracelog_full = 1&#39;b1;
		if (tracelog_full) begin
			temp_fhandler = $fopen({&#34;trace_mprf_&#34;, hart, &#34;.log&#34;}, &#34;w&#34;);
			$fclose(temp_fhandler);
		end
		else begin
			temp_fhandler = $fopen({&#34;trace_mprf_diff_&#34;, hart, &#34;.log&#34;}, &#34;w&#34;);
			$fclose(temp_fhandler);
		end
		temp_fhandler = $fopen({&#34;trace_csr_&#34;, hart, &#34;.log&#34;}, &#34;w&#34;);
		$fclose(temp_fhandler);
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			if (trace_fhandler) begin
				$fflush(trace_fhandler);
				$fclose(trace_fhandler);
				trace_fhandler = 0;
			end
			trace_update_r &lt;= 1&#39;b0;
			time_cnt2 &lt;= 0;
		end
		else begin
			if ((trace_fhandler == 0) &amp; tracelog_full) begin
				trace_fhandler = $fopen({&#34;trace_mprf_&#34;, hart, &#34;.log&#34;}, &#34;a+&#34;);
				$fwrite(trace_fhandler, &#34;# Test: %s\n&#34;, test_name);
				$fwrite(trace_fhandler, &#34;          Clk# &#34;);
				$fwrite(trace_fhandler, &#34;Delay &#34;);
				$fwrite(trace_fhandler, &#34; PC     &#34;);
				$fwrite(trace_fhandler, &#34; X1_RA   &#34;);
				$fwrite(trace_fhandler, &#34; X2_SP   &#34;);
				$fwrite(trace_fhandler, &#34; X3_GP   &#34;);
				$fwrite(trace_fhandler, &#34; X4_TP   &#34;);
				$fwrite(trace_fhandler, &#34; X5_T0   &#34;);
				$fwrite(trace_fhandler, &#34; X6_T1   &#34;);
				$fwrite(trace_fhandler, &#34; X7_T2   &#34;);
				$fwrite(trace_fhandler, &#34; X8_S0   &#34;);
				$fwrite(trace_fhandler, &#34; X9_S1   &#34;);
				$fwrite(trace_fhandler, &#34; X10_A0  &#34;);
				$fwrite(trace_fhandler, &#34; X11_A1  &#34;);
				$fwrite(trace_fhandler, &#34; X12_A2  &#34;);
				$fwrite(trace_fhandler, &#34; X13_A3  &#34;);
				$fwrite(trace_fhandler, &#34; X14_A4  &#34;);
				$fwrite(trace_fhandler, &#34; X15_A5  &#34;);
				$fwrite(trace_fhandler, &#34; X16_A6  &#34;);
				$fwrite(trace_fhandler, &#34; X17_A7  &#34;);
				$fwrite(trace_fhandler, &#34; X18_S2  &#34;);
				$fwrite(trace_fhandler, &#34; X19_S3  &#34;);
				$fwrite(trace_fhandler, &#34; X20_S4  &#34;);
				$fwrite(trace_fhandler, &#34; X21_S5  &#34;);
				$fwrite(trace_fhandler, &#34; X22_S6  &#34;);
				$fwrite(trace_fhandler, &#34; X23_S7  &#34;);
				$fwrite(trace_fhandler, &#34; X24_S8  &#34;);
				$fwrite(trace_fhandler, &#34; X25_S9  &#34;);
				$fwrite(trace_fhandler, &#34; X26_S10 &#34;);
				$fwrite(trace_fhandler, &#34; X27_S11 &#34;);
				$fwrite(trace_fhandler, &#34; X28_T3  &#34;);
				$fwrite(trace_fhandler, &#34; X29_T4  &#34;);
				$fwrite(trace_fhandler, &#34; X30_T5  &#34;);
				$fwrite(trace_fhandler, &#34; X31_T6  &#34;);
				$fwrite(trace_fhandler, &#34;\n&#34;);
			end
			trace_update_r &lt;= trace_update;
			if (trace_update_r &amp; tracelog_full) begin
				time_cnt2 &lt;= time_cnt;
				trace_write_mprf;
			end
		end
	reg [31:0] trace_csr_fhandler;
	reg [223:0] csr_trace1;
	reg [223:0] csr_trace2;
	task trace_write_csr;
		
		begin
			$fwrite(trace_csr_fhandler, &#34;%12d   &#34;, time_cnt);
			$fwrite(trace_csr_fhandler, &#34;%8x &#34;, csr_trace1[223-:32]);
			$fwrite(trace_csr_fhandler, &#34;%8x &#34;, csr_trace1[191-:32]);
			$fwrite(trace_csr_fhandler, &#34;%8x &#34;, csr_trace1[159-:32]);
			$fwrite(trace_csr_fhandler, &#34;%8x &#34;, csr_trace1[127-:32]);
			$fwrite(trace_csr_fhandler, &#34;%8x &#34;, csr_trace1[95-:32]);
			$fwrite(trace_csr_fhandler, &#34;%8x &#34;, csr_trace1[63-:32]);
			$fwrite(trace_csr_fhandler, &#34;%8x &#34;, csr_trace1[31-:32]);
			$fwrite(trace_csr_fhandler, &#34;\n&#34;);
		end
	endtask
	localparam [31:0] SCR1_CSR_MIE_MEIE_OFFSET = 11;
	localparam [31:0] SCR1_CSR_MIE_MSIE_OFFSET = 3;
	localparam [31:0] SCR1_CSR_MIE_MTIE_OFFSET = 7;
	localparam [31:0] SCR1_CSR_MSTATUS_MIE_OFFSET = 3;
	localparam [31:0] SCR1_CSR_MSTATUS_MPIE_OFFSET = 7;
	localparam [1:0] SCR1_CSR_MSTATUS_MPP = 2&#39;b11;
	localparam [31:0] SCR1_CSR_MSTATUS_MPP_OFFSET = 11;
	function automatic [1:0] sv2v_cast_2;
		input reg [1:0] inp;
		sv2v_cast_2 = inp;
	endfunction
	function automatic [30:0] sv2v_cast_31;
		input reg [30:0] inp;
		sv2v_cast_31 = inp;
	endfunction
	always @(*) begin
		csr_trace1[191-:32] = {mtvec_base, 4&#39;d0, sv2v_cast_2(mtvec_mode)};
		csr_trace1[95-:32] = {mepc, 1&#39;b0};
		csr_trace1[63-:32] = {mcause_i, sv2v_cast_31(mcause_ec)};
		csr_trace1[31-:32] = mtval;
		csr_trace1[223-:32] = {32 {1&#39;sb0}};
		csr_trace1[159-:32] = {32 {1&#39;sb0}};
		csr_trace1[127-:32] = {32 {1&#39;sb0}};
		csr_trace1[192 + SCR1_CSR_MSTATUS_MIE_OFFSET] = mstatus_mie;
		csr_trace1[192 + SCR1_CSR_MSTATUS_MPIE_OFFSET] = mstatus_mpie;
		csr_trace1[192 + (SCR1_CSR_MSTATUS_MPP_OFFSET + 1):192 + SCR1_CSR_MSTATUS_MPP_OFFSET] = SCR1_CSR_MSTATUS_MPP;
		csr_trace1[128 + SCR1_CSR_MIE_MSIE_OFFSET] = mie_msie;
		csr_trace1[128 + SCR1_CSR_MIE_MTIE_OFFSET] = mie_mtie;
		csr_trace1[128 + SCR1_CSR_MIE_MEIE_OFFSET] = mie_meie;
		csr_trace1[96 + SCR1_CSR_MIE_MSIE_OFFSET] = mip_msip;
		csr_trace1[96 + SCR1_CSR_MIE_MTIE_OFFSET] = mip_mtip;
		csr_trace1[96 + SCR1_CSR_MIE_MEIE_OFFSET] = mip_meip;
	end
	always @(negedge rst_n or posedge clk)
		if (~rst_n) begin
			if (trace_csr_fhandler) begin
				$fflush(trace_csr_fhandler);
				$fclose(trace_csr_fhandler);
				trace_csr_fhandler = 0;
			end
			csr_trace2 &lt;= csr_trace1;
		end
		else begin
			if (trace_csr_fhandler == 0) begin
				trace_csr_fhandler = $fopen({&#34;trace_csr_&#34;, hart, &#34;.log&#34;}, &#34;a+&#34;);
				$fwrite(trace_csr_fhandler, &#34;# Test: %s\n&#34;, test_name);
				$fwrite(trace_csr_fhandler, &#34;        Clk#  &#34;);
				$fwrite(trace_csr_fhandler, &#34;  MSTATUS&#34;);
				$fwrite(trace_csr_fhandler, &#34;    MTVEC&#34;);
				$fwrite(trace_csr_fhandler, &#34;      MIE&#34;);
				$fwrite(trace_csr_fhandler, &#34;      MIP&#34;);
				$fwrite(trace_csr_fhandler, &#34;     MEPC&#34;);
				$fwrite(trace_csr_fhandler, &#34;   MCAUSE&#34;);
				$fwrite(trace_csr_fhandler, &#34; MTVAL&#34;);
				$fwrite(trace_csr_fhandler, &#34;\n&#34;);
				trace_write_csr;
			end
			csr_trace2 &lt;= csr_trace1;
			if (csr_trace2 != csr_trace1)
				trace_write_csr;
		end
endmodule
module scr1_memory_tb_axi (
	rst_n,
	clk,
	irq_lines,
	awvalid,
	awid,
	awaddr,
	awsize,
	awlen,
	awready,
	wvalid,
	wdata,
	wstrb,
	wlast,
	wready,
	bready,
	bvalid,
	bid,
	bresp,
	arvalid,
	arid,
	araddr,
	arburst,
	arsize,
	arlen,
	arready,
	rready,
	rvalid,
	rid,
	rdata,
	rlast,
	rresp
);
	parameter SIZE = 1048576;
	parameter N_IF = 2;
	parameter W_ID = 4;
	parameter W_ADR = 32;
	parameter W_DATA = 32;
	input wire rst_n;
	input wire clk;
	localparam SCR1_IRQ_VECT_NUM = 16;
	localparam SCR1_IRQ_LINES_NUM = SCR1_IRQ_VECT_NUM;
	output reg [SCR1_IRQ_LINES_NUM - 1:0] irq_lines;
	input wire [N_IF - 1:0] awvalid;
	input wire [(N_IF * W_ID) - 1:0] awid;
	input wire [(N_IF * W_ADR) - 1:0] awaddr;
	input wire [(N_IF * 3) - 1:0] awsize;
	input wire [(N_IF * 8) - 1:0] awlen;
	output reg [N_IF - 1:0] awready;
	input wire [N_IF - 1:0] wvalid;
	input wire [(N_IF * W_DATA) - 1:0] wdata;
	input wire [(N_IF * (W_DATA / 8)) - 1:0] wstrb;
	input wire [N_IF - 1:0] wlast;
	output reg [N_IF - 1:0] wready;
	input wire [N_IF - 1:0] bready;
	output reg [N_IF - 1:0] bvalid;
	output reg [(N_IF * W_ID) - 1:0] bid;
	output reg [(N_IF * 2) - 1:0] bresp;
	input wire [N_IF - 1:0] arvalid;
	input wire [(N_IF * W_ID) - 1:0] arid;
	input wire [(N_IF * W_ADR) - 1:0] araddr;
	input wire [(N_IF * 2) - 1:0] arburst;
	input wire [(N_IF * 3) - 1:0] arsize;
	input wire [(N_IF * 8) - 1:0] arlen;
	output reg [N_IF - 1:0] arready;
	input wire [N_IF - 1:0] rready;
	output reg [N_IF - 1:0] rvalid;
	output reg [(N_IF * W_ID) - 1:0] rid;
	output reg [(N_IF * W_DATA) - 1:0] rdata;
	output reg [N_IF - 1:0] rlast;
	output reg [(N_IF * 2) - 1:0] rresp;
	localparam [W_ADR - 1:0] PRINT_ADDR = 32&#39;hf0000000;
	localparam [W_ADR - 1:0] IRQ_ADDR = 32&#39;hf0000100;
	reg [7:0] memory [0:SIZE - 1];
	reg [(N_IF * W_ADR) - 1:0] awaddr_hold;
	reg [(N_IF * 3) - 1:0] awsize_hold;
	genvar gi;
	genvar gj;
	string test_file;
	wire test_file_init;
	function automatic [W_DATA - 1:0] mem_read;
		input reg [W_ADR:0] adr;
		input reg signed [31:0] bytes_num;
		input reg signed [31:0] bytes_max;
		reg [W_ADR:0] byte_lane;
		begin
			mem_read = {W_DATA {1&#39;sbx}};
			byte_lane = 0;
			begin : sv2v_autoblock_28
				reg signed [31:0] i;
				for (i = 0; i &lt; $clog2(bytes_max); i = i + 1)
					byte_lane[i] = adr[i];
			end
			begin : sv2v_autoblock_29
				reg signed [31:0] i;
				for (i = byte_lane; (i &lt; bytes_max) &amp; (bytes_num != 0); i = i + 1)
					begin
						if (adr[W_ADR - 1:1] == IRQ_ADDR[W_ADR - 1:1]) begin
							if ((i * 8) &lt; SCR1_IRQ_LINES_NUM)
								if (SCR1_IRQ_LINES_NUM &lt; 8)
									mem_read[i * 8+:8] = irq_lines;
								else
									mem_read[i * 8+:8] = irq_lines[i * 8+:8];
						end
						else
							mem_read[i * 8+:8] = memory[adr];
						adr = adr + 1&#39;b1;
						bytes_num = bytes_num - 1&#39;b1;
					end
			end
		end
	endfunction
	task automatic mem_write;
		reg [W_ADR - 1:0] adr;
		reg [W_DATA - 1:0] data;
		reg [(W_DATA / 8) - 1:0] bytes_en;
		reg signed [31:0] bytes_num;
		reg signed [31:0] bytes_max;
		reg [W_ADR:0] byte_lane;
		begin
			byte_lane = 0;
			begin : sv2v_autoblock_30
				reg signed [31:0] i;
				for (i = 0; i &lt; $clog2(bytes_max); i = i + 1)
					byte_lane[i] = adr[i];
			end
			begin : sv2v_autoblock_31
				reg signed [31:0] i;
				for (i = byte_lane; (i &lt; bytes_max) &amp; (bytes_num != 0); i = i + 1)
					begin
						if (bytes_en[i] &amp; (adr == PRINT_ADDR))
							$write(&#34;%c&#34;, data[i * 8+:8]);
						else if (bytes_en[i] &amp; (adr[W_ADR - 1:1] == IRQ_ADDR[W_ADR - 1:1])) begin
							if ((i * 8) &lt; SCR1_IRQ_LINES_NUM)
								if (SCR1_IRQ_LINES_NUM &lt; 8)
									irq_lines = data[SCR1_IRQ_LINES_NUM - 1:0];
								else
									irq_lines[i * 8+:8] = data[i * 8+:8];
						end
						else if (bytes_en[i])
							memory[adr] = data[i * 8+:8];
						adr = adr + 1&#39;b1;
						bytes_num = bytes_num - 1&#39;b1;
					end
			end
		end
	endtask
	generate
		for (gi = 0; gi &lt; N_IF; gi = gi + 1) begin : rw_if
			always @(posedge clk or negedge rst_n)
				if (~rst_n) begin
					arready[gi] &lt;= 1&#39;b1;
					rvalid[gi] &lt;= 1&#39;b0;
					rresp[gi * 2+:2] &lt;= 2&#39;d3;
					rdata[gi * W_DATA+:W_DATA] &lt;= {W_DATA {1&#39;sbx}};
					rlast[gi] &lt;= 1&#39;b0;
					rid[gi * W_ID+:W_ID] &lt;= {W_ID {1&#39;sb0}};
				end
				else begin
					if (rvalid[gi] &amp; rready[gi]) begin
						arready[gi] &lt;= 1&#39;b1;
						rvalid[gi] &lt;= 1&#39;b0;
					end
					else if (rvalid[gi] &amp; !rready[gi])
						arready[gi] &lt;= 1&#39;b0;
					if ((arvalid[gi] &amp; arready[gi]) &amp; ~(rvalid[gi] &amp; !rready[gi])) begin
						rvalid[gi] &lt;= 1&#39;b1;
						rresp[gi * 2+:2] &lt;= {2 {1&#39;sb0}};
						rlast[gi] &lt;= 1&#39;b1;
						rid[gi * W_ID+:W_ID] &lt;= arid[gi * W_ID+:W_ID];
						rdata[gi * W_DATA+:W_DATA] &lt;= mem_read(araddr[gi * W_ADR+:W_ADR], 2 ** arsize[gi * 3+:3], W_DATA / 8);
					end
				end
			always @(posedge clk or negedge rst_n)
				if (~rst_n) begin
					bvalid[gi] &lt;= 1&#39;sb0;
					bresp[gi * 2+:2] &lt;= 2&#39;d3;
					awready[gi] &lt;= 1&#39;b1;
					wready[gi] &lt;= 1&#39;b1;
					if (test_file_init)
						$readmemh(test_file, memory);
				end
				else begin
					if (bvalid[gi] &amp; bready[gi]) begin
						bvalid[gi] &lt;= 1&#39;b0;
						awready[gi] &lt;= 1&#39;b1;
						wready[gi] &lt;= 1&#39;b1;
					end
					else if (bvalid[gi] &amp; !bready[gi]) begin
						awready[gi] &lt;= 1&#39;b0;
						wready[gi] &lt;= 1&#39;b0;
					end
					if ((awvalid[gi] &amp; awready[gi]) &amp; ~(bvalid[gi] &amp; !bready[gi])) begin
						bid &lt;= awid[gi * W_ID+:W_ID];
						if (~wvalid[gi]) begin
							awaddr_hold[gi * W_ADR+:W_ADR] &lt;= awaddr[gi * W_ADR+:W_ADR];
							awsize_hold[gi * 3+:3] &lt;= awsize[gi * 3+:3];
							awready[gi] &lt;= 1&#39;b0;
						end
					end
					if ((wvalid[gi] &amp; wready[gi]) &amp; wlast[gi]) begin
						bvalid[gi] &lt;= 1&#39;b1;
						bresp[gi * 2+:2] &lt;= {2 {1&#39;sb0}};
						mem_write((awready[gi] ? awaddr[gi * W_ADR+:W_ADR] : awaddr_hold[gi * W_ADR+:W_ADR]), wdata[gi * W_DATA+:W_DATA], wstrb[gi * (W_DATA / 8)+:W_DATA / 8], 2 ** (awready[gi] ? awsize[gi * 3+:3] : awsize_hold[gi * 3+:3]), W_DATA / 8);
					end
				end
		end
	endgenerate
endmodule
module scr1_top_tb_axi;
	localparam SCR1_MEM_SIZE = 1048576;
	localparam [31:0] SCR1_EXIT_ADDR = 32&#39;h000000f8;
	wire rst_n;
	reg clk = 1&#39;b0;
	reg rtc_clk = 1&#39;b0;
	reg [31:0] fuse_mhartid;
	integer imem_req_ack_stall;
	integer dmem_req_ack_stall;
	localparam SCR1_IRQ_VECT_NUM = 16;
	localparam SCR1_IRQ_LINES_NUM = SCR1_IRQ_VECT_NUM;
	wire [SCR1_IRQ_LINES_NUM - 1:0] irq_lines;
	wire soft_irq = 1&#39;b0;
	reg trst_n;
	reg tck;
	reg tms;
	reg tdi;
	wire tdo;
	wire tdo_en;
	wire [3:0] io_axi_imem_awid;
	wire [31:0] io_axi_imem_awaddr;
	wire [7:0] io_axi_imem_awlen;
	wire [2:0] io_axi_imem_awsize;
	wire [1:0] io_axi_imem_awburst;
	wire io_axi_imem_awlock;
	wire [3:0] io_axi_imem_awcache;
	wire [2:0] io_axi_imem_awprot;
	wire [3:0] io_axi_imem_awregion;
	wire [3:0] io_axi_imem_awuser;
	wire [3:0] io_axi_imem_awqos;
	wire io_axi_imem_awvalid;
	wire io_axi_imem_awready;
	wire [31:0] io_axi_imem_wdata;
	wire [3:0] io_axi_imem_wstrb;
	wire io_axi_imem_wlast;
	wire [3:0] io_axi_imem_wuser;
	wire io_axi_imem_wvalid;
	wire io_axi_imem_wready;
	wire [3:0] io_axi_imem_bid;
	wire [1:0] io_axi_imem_bresp;
	wire io_axi_imem_bvalid;
	wire [3:0] io_axi_imem_buser;
	wire io_axi_imem_bready;
	wire [3:0] io_axi_imem_arid;
	wire [31:0] io_axi_imem_araddr;
	wire [7:0] io_axi_imem_arlen;
	wire [2:0] io_axi_imem_arsize;
	wire [1:0] io_axi_imem_arburst;
	wire io_axi_imem_arlock;
	wire [3:0] io_axi_imem_arcache;
	wire [2:0] io_axi_imem_arprot;
	wire [3:0] io_axi_imem_arregion;
	wire [3:0] io_axi_imem_aruser;
	wire [3:0] io_axi_imem_arqos;
	wire io_axi_imem_arvalid;
	wire io_axi_imem_arready;
	wire [3:0] io_axi_imem_rid;
	wire [31:0] io_axi_imem_rdata;
	wire [1:0] io_axi_imem_rresp;
	wire io_axi_imem_rlast;
	wire [3:0] io_axi_imem_ruser;
	wire io_axi_imem_rvalid;
	wire io_axi_imem_rready;
	wire [3:0] io_axi_dmem_awid;
	wire [31:0] io_axi_dmem_awaddr;
	wire [7:0] io_axi_dmem_awlen;
	wire [2:0] io_axi_dmem_awsize;
	wire [1:0] io_axi_dmem_awburst;
	wire io_axi_dmem_awlock;
	wire [3:0] io_axi_dmem_awcache;
	wire [2:0] io_axi_dmem_awprot;
	wire [3:0] io_axi_dmem_awregion;
	wire [3:0] io_axi_dmem_awuser;
	wire [3:0] io_axi_dmem_awqos;
	wire io_axi_dmem_awvalid;
	wire io_axi_dmem_awready;
	wire [31:0] io_axi_dmem_wdata;
	wire [3:0] io_axi_dmem_wstrb;
	wire io_axi_dmem_wlast;
	wire [3:0] io_axi_dmem_wuser;
	wire io_axi_dmem_wvalid;
	wire io_axi_dmem_wready;
	wire [3:0] io_axi_dmem_bid;
	wire [1:0] io_axi_dmem_bresp;
	wire io_axi_dmem_bvalid;
	wire [3:0] io_axi_dmem_buser;
	wire io_axi_dmem_bready;
	wire [3:0] io_axi_dmem_arid;
	wire [31:0] io_axi_dmem_araddr;
	wire [7:0] io_axi_dmem_arlen;
	wire [2:0] io_axi_dmem_arsize;
	wire [1:0] io_axi_dmem_arburst;
	wire io_axi_dmem_arlock;
	wire [3:0] io_axi_dmem_arcache;
	wire [2:0] io_axi_dmem_arprot;
	wire [3:0] io_axi_dmem_arregion;
	wire [3:0] io_axi_dmem_aruser;
	wire [3:0] io_axi_dmem_arqos;
	wire io_axi_dmem_arvalid;
	wire io_axi_dmem_arready;
	wire [3:0] io_axi_dmem_rid;
	wire [31:0] io_axi_dmem_rdata;
	wire [1:0] io_axi_dmem_rresp;
	wire io_axi_dmem_rlast;
	wire [3:0] io_axi_dmem_ruser;
	wire io_axi_dmem_rvalid;
	wire io_axi_dmem_rready;
	reg [31:0] f_results;
	reg [31:0] f_info;
	string s_results;
	string s_info;
	string test_file;
	reg test_running;
	reg [31:0] tests_passed;
	reg [31:0] tests_total;
	reg [1:0] rst_cnt;
	reg rst_init;
	function is_compliance;
		input string testname;
		is_compliance = testname.substr(0, 9) == &#34;compliance&#34;;
	endfunction
	function string get_filename;
		input string testname;
		reg signed [31:0] length;
		begin
			length = testname.len();
			testname[length - 1] = &#34;f&#34;;
			testname[length - 2] = &#34;l&#34;;
			testname[length - 3] = &#34;e&#34;;
			get_filename = testname;
		end
	endfunction
	function string get_ref_filename;
		input string testname;
		get_ref_filename = testname.substr(11, testname.len() - 5);
	endfunction
	always #(5) clk = ~clk;
	always #(500) rtc_clk = ~rtc_clk;
	assign rst_n = &amp;rst_cnt;
	always @(posedge clk)
		if (rst_init)
			rst_cnt &lt;= {2 {1&#39;sb0}};
		else if (~&amp;rst_cnt)
			rst_cnt &lt;= rst_cnt + 1&#39;b1;
	initial begin
		trst_n = 1&#39;b0;
		tck = 1&#39;b0;
		tdi = 1&#39;b0;
		#(900ns) trst_n = 1&#39;b1;
		#(500ns) tms = 1&#39;b1;
		#(800ns) tms = 1&#39;b0;
		#(500ns) trst_n = 1&#39;b0;
		#(100ns) tms = 1&#39;b1;
	end
	initial begin
		$value$plusargs(&#34;imem_pattern=%h&#34;, imem_req_ack_stall);
		$value$plusargs(&#34;dmem_pattern=%h&#34;, dmem_req_ack_stall);
		$value$plusargs(&#34;test_info=%s&#34;, s_info);
		$value$plusargs(&#34;test_results=%s&#34;, s_results);
		fuse_mhartid = 0;
		f_info = $fopen(s_info, &#34;r&#34;);
		f_results = $fopen(s_results, &#34;a&#34;);
	end
	always @(posedge clk)
		if (test_running) begin
			rst_init &lt;= 1&#39;b0;
			if (((i_top.i_core_top.i_pipe_top.curr_pc == SCR1_EXIT_ADDR) &amp; ~rst_init) &amp; &amp;rst_cnt) begin : sv2v_autoblock_32
				string full_filename;
				full_filename = test_file;
				if (is_compliance(test_file)) begin : sv2v_autoblock_33
					reg test_pass;
					reg [31:0] tmpv;
					reg [31:0] start;
					reg [31:0] stop;
					reg [31:0] ref_data;
					reg [31:0] test_data;
					integer fd;
					string tmpstr;
					test_running &lt;= 1&#39;b0;
					test_pass = 1;
					$sformat(tmpstr, &#34;riscv64-unknown-elf-readelf -s %s | grep &#39;begin_signature\\|end_signature&#39; | awk &#39;{print $2}&#39; &gt; elfinfo&#34;, get_filename(test_file));
					fd = $fopen(&#34;script.sh&#34;, &#34;w&#34;);
					if (fd == 0) begin
						$write(&#34;Can&#39;t open script.sh\n&#34;);
						test_pass = 0;
					end
					$fwrite(fd, &#34;%s&#34;, tmpstr);
					$fclose(fd);
					$system(&#34;sh script.sh&#34;);
					fd = $fopen(&#34;elfinfo&#34;, &#34;r&#34;);
					if (fd == 0) begin
						$write(&#34;Can&#39;t open elfinfo\n&#34;);
						test_pass = 0;
					end
					if ($fscanf(fd, &#34;%h\n%h&#34;, start, stop) != 2) begin
						$write(&#34;Wrong elfinfo data\n&#34;);
						test_pass = 0;
					end
					if (start &gt; stop) begin
						tmpv = start;
						start = stop;
						stop = tmpv;
					end
					$fclose(fd);
					$sformat(tmpstr, &#34;riscv_compliance/ref_data/%s&#34;, get_ref_filename(test_file));
					fd = $fopen(tmpstr, &#34;r&#34;);
					if (fd == 0) begin
						$write(&#34;Can&#39;t open reference_data file: %s\n&#34;, tmpstr);
						test_pass = 0;
					end
					while (!$feof(fd) &amp;&amp; (start != stop)) begin
						$fscanf(fd, &#34;0x%h,\n&#34;, ref_data);
						test_data = {i_memory_tb.memory[start + 3], i_memory_tb.memory[start + 2], i_memory_tb.memory[start + 1], i_memory_tb.memory[start]};
						test_pass = test_pass &amp; (ref_data == test_data);
						start = start + 4;
					end
					$fclose(fd);
					tests_total = tests_total + 1;
					tests_passed = tests_passed + test_pass;
					$fwrite(f_results, &#34;%s\t\t%s\n&#34;, test_file, (test_pass ? &#34;PASS&#34; : &#34;__FAIL&#34;));
					if (test_pass)
						$write(&#34;\033[0;32mTest passed\033[0m\n&#34;);
					else
						$write(&#34;\033[0;31mTest failed\033[0m\n&#34;);
				end
				else begin : sv2v_autoblock_34
					reg test_pass;
					test_running &lt;= 1&#39;b0;
					test_pass = i_top.i_core_top.i_pipe_top.i_pipe_mprf.mprf_int[10] == 0;
					tests_total = tests_total + 1;
					tests_passed = tests_passed + test_pass;
					$fwrite(f_results, &#34;%s\t\t%s\n&#34;, test_file, (test_pass ? &#34;PASS&#34; : &#34;__FAIL&#34;));
					if (test_pass)
						$write(&#34;\033[0;32mTest passed\033[0m\n&#34;);
					else
						$write(&#34;\033[0;31mTest failed\033[0m\n&#34;);
				end
			end
		end
		else if (!$feof(f_info)) begin
			$fscanf(f_info, &#34;%s\n&#34;, test_file);
			i_top.i_core_top.i_pipe_top.i_tracelog.test_name = test_file;
			i_memory_tb.test_file = test_file;
			i_memory_tb.test_file_init = 1&#39;b1;
			$write(&#34;\033[0;34m---Test: %s\033[0m\n&#34;, test_file);
			test_running &lt;= 1&#39;b1;
			rst_init &lt;= 1&#39;b1;
		end
		else begin
			$display(&#34;\n#--------------------------------------&#34;);
			$display(&#34;# Summary: %0d/%0d tests passed&#34;, tests_passed, tests_total);
			$display(&#34;#--------------------------------------\n&#34;);
			$fclose(f_info);
			$fclose(f_results);
			$finish;
		end
	scr1_top_axi i_top(
		.pwrup_rst_n(rst_n),
		.rst_n(rst_n),
		.cpu_rst_n(rst_n),
		.ndm_rst_n_out(),
		.clk(clk),
		.rtc_clk(rtc_clk),
		.fuse_mhartid(fuse_mhartid),
		.fuse_idcode(32&#39;hdeb11001),
		.irq_lines(irq_lines),
		.soft_irq(soft_irq),
		.test_mode(1&#39;b0),
		.test_rst_n(1&#39;b1),
		.trst_n(trst_n),
		.tck(tck),
		.tms(tms),
		.tdi(tdi),
		.tdo(tdo),
		.tdo_en(tdo_en),
		.io_axi_imem_awid(io_axi_imem_awid),
		.io_axi_imem_awaddr(io_axi_imem_awaddr),
		.io_axi_imem_awlen(io_axi_imem_awlen),
		.io_axi_imem_awsize(io_axi_imem_awsize),
		.io_axi_imem_awburst(),
		.io_axi_imem_awlock(),
		.io_axi_imem_awcache(),
		.io_axi_imem_awprot(),
		.io_axi_imem_awregion(),
		.io_axi_imem_awuser(),
		.io_axi_imem_awqos(),
		.io_axi_imem_awvalid(io_axi_imem_awvalid),
		.io_axi_imem_awready(io_axi_imem_awready),
		.io_axi_imem_wdata(io_axi_imem_wdata),
		.io_axi_imem_wstrb(io_axi_imem_wstrb),
		.io_axi_imem_wlast(io_axi_imem_wlast),
		.io_axi_imem_wuser(),
		.io_axi_imem_wvalid(io_axi_imem_wvalid),
		.io_axi_imem_wready(io_axi_imem_wready),
		.io_axi_imem_bid(io_axi_imem_bid),
		.io_axi_imem_bresp(io_axi_imem_bresp),
		.io_axi_imem_bvalid(io_axi_imem_bvalid),
		.io_axi_imem_buser(4&#39;d0),
		.io_axi_imem_bready(io_axi_imem_bready),
		.io_axi_imem_arid(io_axi_imem_arid),
		.io_axi_imem_araddr(io_axi_imem_araddr),
		.io_axi_imem_arlen(io_axi_imem_arlen),
		.io_axi_imem_arsize(io_axi_imem_arsize),
		.io_axi_imem_arburst(io_axi_imem_arburst),
		.io_axi_imem_arlock(),
		.io_axi_imem_arcache(),
		.io_axi_imem_arprot(),
		.io_axi_imem_arregion(),
		.io_axi_imem_aruser(),
		.io_axi_imem_arqos(),
		.io_axi_imem_arvalid(io_axi_imem_arvalid),
		.io_axi_imem_arready(io_axi_imem_arready),
		.io_axi_imem_rid(io_axi_imem_rid),
		.io_axi_imem_rdata(io_axi_imem_rdata),
		.io_axi_imem_rresp(io_axi_imem_rresp),
		.io_axi_imem_rlast(io_axi_imem_rlast),
		.io_axi_imem_ruser(4&#39;d0),
		.io_axi_imem_rvalid(io_axi_imem_rvalid),
		.io_axi_imem_rready(io_axi_imem_rready),
		.io_axi_dmem_awid(io_axi_dmem_awid),
		.io_axi_dmem_awaddr(io_axi_dmem_awaddr),
		.io_axi_dmem_awlen(io_axi_dmem_awlen),
		.io_axi_dmem_awsize(io_axi_dmem_awsize),
		.io_axi_dmem_awburst(),
		.io_axi_dmem_awlock(),
		.io_axi_dmem_awcache(),
		.io_axi_dmem_awprot(),
		.io_axi_dmem_awregion(),
		.io_axi_dmem_awuser(),
		.io_axi_dmem_awqos(),
		.io_axi_dmem_awvalid(io_axi_dmem_awvalid),
		.io_axi_dmem_awready(io_axi_dmem_awready),
		.io_axi_dmem_wdata(io_axi_dmem_wdata),
		.io_axi_dmem_wstrb(io_axi_dmem_wstrb),
		.io_axi_dmem_wlast(io_axi_dmem_wlast),
		.io_axi_dmem_wuser(),
		.io_axi_dmem_wvalid(io_axi_dmem_wvalid),
		.io_axi_dmem_wready(io_axi_dmem_wready),
		.io_axi_dmem_bid(io_axi_dmem_bid),
		.io_axi_dmem_bresp(io_axi_dmem_bresp),
		.io_axi_dmem_bvalid(io_axi_dmem_bvalid),
		.io_axi_dmem_buser(4&#39;d0),
		.io_axi_dmem_bready(io_axi_dmem_bready),
		.io_axi_dmem_arid(io_axi_dmem_arid),
		.io_axi_dmem_araddr(io_axi_dmem_araddr),
		.io_axi_dmem_arlen(io_axi_dmem_arlen),
		.io_axi_dmem_arsize(io_axi_dmem_arsize),
		.io_axi_dmem_arburst(io_axi_dmem_arburst),
		.io_axi_dmem_arlock(),
		.io_axi_dmem_arcache(),
		.io_axi_dmem_arprot(),
		.io_axi_dmem_arregion(),
		.io_axi_dmem_aruser(),
		.io_axi_dmem_arqos(),
		.io_axi_dmem_arvalid(io_axi_dmem_arvalid),
		.io_axi_dmem_arready(io_axi_dmem_arready),
		.io_axi_dmem_rid(io_axi_dmem_rid),
		.io_axi_dmem_rdata(io_axi_dmem_rdata),
		.io_axi_dmem_rresp(io_axi_dmem_rresp),
		.io_axi_dmem_rlast(io_axi_dmem_rlast),
		.io_axi_dmem_ruser(4&#39;d0),
		.io_axi_dmem_rvalid(io_axi_dmem_rvalid),
		.io_axi_dmem_rready(io_axi_dmem_rready)
	);
	scr1_memory_tb_axi #(
		.SIZE(SCR1_MEM_SIZE),
		.N_IF(2),
		.W_ADR(32),
		.W_DATA(32)
	) i_memory_tb(
		.rst_n(rst_n),
		.clk(clk),
		.irq_lines(irq_lines),
		.awid({io_axi_imem_awid, io_axi_dmem_awid}),
		.awaddr({io_axi_imem_awaddr, io_axi_dmem_awaddr}),
		.awsize({io_axi_imem_awsize, io_axi_dmem_awsize}),
		.awlen({io_axi_imem_awlen, io_axi_dmem_awlen}),
		.awvalid({io_axi_imem_awvalid, io_axi_dmem_awvalid}),
		.awready({io_axi_imem_awready, io_axi_dmem_awready}),
		.wdata({io_axi_imem_wdata, io_axi_dmem_wdata}),
		.wstrb({io_axi_imem_wstrb, io_axi_dmem_wstrb}),
		.wvalid({io_axi_imem_wvalid, io_axi_dmem_wvalid}),
		.wlast({io_axi_imem_wlast, io_axi_dmem_wlast}),
		.wready({io_axi_imem_wready, io_axi_dmem_wready}),
		.bready({io_axi_imem_bready, io_axi_dmem_bready}),
		.bvalid({io_axi_imem_bvalid, io_axi_dmem_bvalid}),
		.bid({io_axi_imem_bid, io_axi_dmem_bid}),
		.bresp({io_axi_imem_bresp, io_axi_dmem_bresp}),
		.arid({io_axi_imem_arid, io_axi_dmem_arid}),
		.araddr({io_axi_imem_araddr, io_axi_dmem_araddr}),
		.arburst({io_axi_imem_arburst, io_axi_dmem_arburst}),
		.arsize({io_axi_imem_arsize, io_axi_dmem_arsize}),
		.arlen({io_axi_imem_arlen, io_axi_dmem_arlen}),
		.arvalid({io_axi_imem_arvalid, io_axi_dmem_arvalid}),
		.arready({io_axi_imem_arready, io_axi_dmem_arready}),
		.rvalid({io_axi_imem_rvalid, io_axi_dmem_rvalid}),
		.rready({io_axi_imem_rready, io_axi_dmem_rready}),
		.rid({io_axi_imem_rid, io_axi_dmem_rid}),
		.rdata({io_axi_imem_rdata, io_axi_dmem_rdata}),
		.rlast({io_axi_imem_rlast, io_axi_dmem_rlast}),
		.rresp({io_axi_imem_rresp, io_axi_dmem_rresp})
	);
endmodule

</pre>
</body>