Initializing CoreGen with the user repository list from
'C:\Users\sliu\AppData\Roaming\Xilinx\CoreGen\13.3\indexes\xil_index_map.xml'.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.3\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'ila_trig8' of
   'xilinx.com:ip:chipscope_ila:1.05.a' from
   'C:\Xilinx\13.3\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ila_v1_0
   5_a\data\chipscope_ila_v2_1_0.mpd'.
Applying current project options...
Finished applying current project options.
Customizing IP...
Qt: Untested Windows version 6.2 detected!
Release 13.3 - Xilinx CORE Generator IP GUI Launcher O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <ila_trig8> already exists in the output
   directory. Output products for this core may be overwritten.
Gathering HDL files for ila_trig8 root...
Creating XST project for ila_trig8...
Creating XST script file for ila_trig8...
Creating XST instantiation file for ila_trig8...
Running XST for ila_trig8...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for ila_trig8...
Creating ISE instantiation template for ila_trig8...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ila_trig8'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ila_trig8'.
