// Seed: 4045138481
module module_0 (
    input  wor  id_0,
    output tri  id_1,
    input  tri1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    input tri1 id_8,
    output wire id_9,
    output wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input wand id_14,
    input tri0 id_15,
    output tri1 id_16,
    input wire id_17,
    input wor id_18,
    output uwire id_19,
    input uwire id_20,
    input wand id_21,
    output supply1 id_22
);
  wire id_24;
  module_0(
      id_2, id_10, id_13
  );
endmodule
