$date
  Thu Feb 27 17:59:20 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module pmonitor $end
$upscope $end
$scope module test $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # y $end
$scope module dut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & y $end
$var reg 1 ' g $end
$scope module inv1 $end
$var real 64 ( vcc $end
$var reg 1 ) a $end
$var reg 1 * y $end
$upscope $end
$scope module and21 $end
$var real 64 + vcc $end
$var reg 1 , a $end
$var reg 1 - b $end
$var reg 1 . y $end
$upscope $end
$upscope $end
$scope module dut2 $end
$var reg 1 / a $end
$var reg 1 0 b $end
$var reg 1 1 y $end
$var reg 1 2 g $end
$scope module inv1 $end
$var real 64 3 vcc $end
$var reg 1 4 a $end
$var reg 1 5 y $end
$upscope $end
$scope module and21 $end
$var real 64 6 vcc $end
$var reg 1 7 a $end
$var reg 1 8 b $end
$var reg 1 9 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
1$
1%
0&
0'
r5.0 (
1)
0*
r5.0 +
1,
0-
0.
1/
00
01
02
r5.0 3
14
05
r5.0 6
07
08
09
#10000000
0!
1#
0$
1&
1'
0)
1*
1-
1.
#20000000
0"
0#
0%
0&
0,
0.
0/
12
04
15
18
#30000000
1"
1#
1%
1&
1,
1.
1/
02
14
05
08
#40000000
#50000000
1!
0#
1$
0&
0'
1)
0*
0-
0.
#60000000
#70000000
0"
0%
0,
0/
12
04
15
18
#80000000
#90000000
#100000000
1"
1%
1,
1/
02
14
05
08
#110000000
#120000000
#130000000
#140000000
