FSP Configuration
  Board "Custom User Board (Any Device)"
  R7FA2A2AD3CFP
    part_number: R7FA2A2AD3CFP
    rom_size_bytes: 524288
    ram_size_bytes: 49152
    data_flash_size_bytes: 8192
    package_style: LQFP
    package_pins: 100
    number of cores: 1
    
  R7FA2A2AD3CFP
  RA2A2
    series: 2
    
  RA2A2 Family
    Enable inline BSP IRQ functions: Disabled
    Use Low Voltage Mode: Not Supported
    Main Oscillator Wait Time: 262144 cycles
    
  RA2A2 Device Options
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Enabled
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Start Mode: IWDT is stopped after a reset
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Timeout Period: 2048 cycles
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Dedicated Clock Frequency Divisor: 128
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Window End Position:  0% (no window end position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Window Start Position: 100% (no window start position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Reset Interrupt Request Select: Reset is enabled
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: Independent WDT: Stop Control: Stop counting when in Sleep,Snooze modec, or Software Standby
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Start Mode Select: Stop WDT after a reset (register-start mode)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Timeout Period: 16384 cycles
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Clock Frequency Division Ratio: 128
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Window End Position:  0% (no window end position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Window Start Position: 100% (no window start position)
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Reset Interrupt Request: Reset
    OFS Registers: OFS0 (Option Function Select Register 0) Settings: WDT: Stop Control: Stop counting when entering Sleep mode
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Enabled
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Voltage Detection 0 Level: 1.90 V
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: HOCO Oscillation Enable: HOCO oscillation is disabled after reset
    OFS Registers: OFS1 (Option Function Select Register 1) Settings: Internal Clock Supply Architecture Type: Type A
    OFS Registers: SECMPU (Security MPU Registers) Settings: Disabled
    OFS Registers: SECMPU (Security MPU Registers) Settings: PC 0 Enable: Disabled
    OFS Registers: SECMPU (Security MPU Registers) Settings: PC 0 Start: 0x0007FFFC
    OFS Registers: SECMPU (Security MPU Registers) Settings: PC 0 End: 0x0007FFFF
    OFS Registers: SECMPU (Security MPU Registers) Settings: PC 1 Enable: Disabled
    OFS Registers: SECMPU (Security MPU Registers) Settings: PC 1 Start: 0x0007FFFC
    OFS Registers: SECMPU (Security MPU Registers) Settings: PC 1 End: 0x0007FFFF
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 0 Enable: Disabled
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 0 Start: 0x0007FFFC
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 0 End: 0x0007FFFF
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 1 Enable: Disabled
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 1 Start: 0x2000BFFC
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 1 End: 0x2000BFFF
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 2 Enable: Disabled
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 2 Start: 0x400DFFFC
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 2 End: 0x400DFFFF
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 3 Enable: Disabled
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 3 Start: 0x400DFFFC
    OFS Registers: SECMPU (Security MPU Registers) Settings: Region 3 End: 0x400DFFFF
    OFS Registers: OSIS (OCD/Serial Programmer ID setting register) Settings: Disabled
    OFS Registers: OSIS (OCD/Serial Programmer ID setting register) Settings: ID Code Mode: Unlocked (Ignore ID)
    OFS Registers: OSIS (OCD/Serial Programmer ID setting register) Settings: ID Code (32 Hex Characters): FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
    
  RA2A2 event data
  RA Common
    Main stack size (bytes): 0x800
    Heap size (bytes): 0x800
    Bootloader Secondary XIP: Disabled
    MCU Vcc (mV): 3300
    Parameter checking: Disabled
    Assert Failures: Return FSP_ERR_ASSERTION
    Clock Registers not Reset Values during Startup: Disabled
    Main Oscillator Populated: Populated
    PFS Protect: Enabled
    C Runtime Initialization : Enabled
    Early BSP Initialization : Disabled
    Main Oscillator Clock Source: Crystal or Resonator
    Subclock Populated: Populated
    Subclock Drive (Drive capacitance availability varies by MCU): Standard/Normal mode
    Subclock Stabilization Time (ms): 1000
    
  Clocks
    XTAL 20000000Hz
    HOCO 48MHz
    PLL Src: Sub-clock
    PLL Mul x732
    Clock Src: HOCO
    ICLK Div /2
    PCLKB Div /32
    PCLKD Div /1
    CLKOUT Disabled
    CLKOUT Div /1
    SDADCCLK Src: PLL
    
  Pin Configurations
    R7FA2A2AD3CFP.pincfg -> g_bsp_pin_cfg
      ANIN0 92 - - - - - - - - - None - - 
      ANIN1 90 - - - - - - - - - None - - 
      ANIN2 88 - - - - - - - - - None - - 
      ANIN3 86 - - - - - - - - - None - - 
      ANIN4 84 - - - - - - - - - None - - 
      ANIN5 82 - - - - - - - - - None - - 
      ANIN6 80 - - - - - - - - - None - - 
      ANIP0 91 - - - - - - - - - None - - 
      ANIP1 89 - - - - - - - - - None - - 
      ANIP2 87 - - - - - - - - - None - - 
      ANIP3 85 - - - - - - - - - None - - 
      ANIP4 83 - - - - - - - - - None - - 
      ANIP5 81 - - - - - - - - - None - - 
      ANIP6 79 - - - - - - - - - None - - 
      AREGC 95 SYSTEM_AREGC - - - - - - - - IO "Read only" - 
      AVCC 97 SYSTEM_AVCC - - - - - - - - IO "Read only" - 
      AVCM 94 SYSTEM_AVCM - - - - - - - - IO "Read only" - 
      AVRT 93 SYSTEM_AVRT - - - - - - - - IO "Read only" - 
      AVSS 96 SYSTEM_AVSS - - - - - - - - IO "Read only" - 
      P001 99 - - - - Disabled - - "ADC: VREFH0; ADC0: AN001" - None - - 
      P002 98 - - - - Disabled - - "ADC: VREFL0; ADC0: AN002" - None - - 
      P010 78 - - - - Disabled - - "SLCDC: SEG38" - None - - 
      P011 77 - - - - Disabled - - "GPT4: GTIOC4A; SLCDC: SEG37" - None - - 
      P012 76 - - - - Disabled - - "CAC: CACREF; GPT5: GTIOC5A; IIC1: SCL1; IRQ: IRQ2; SLCDC: SEG36" - None - - 
      P013 75 - - - - Disabled - - "AGT7: AGTIO7; IIC1: SDA1; IRQ: IRQ1; SCI1: RXD1; SLCDC: SEG35" - None - - 
      P014 100 - - - - Disabled - - "ADC0: AN000; CAC: CACREF; IRQ: IRQ3" - None - - 
      P015 1 - - - - Disabled - - "ADC0: AN003; SYSTEM: EXLVDVBAT" - None - - 
      P100 51 - - - - Disabled - - "AGT0: AGTEE0; AGT0: AGTO0; AGT0: AGTOA0; AGT0: AGTOB0; GPT8: GTIOC8A; GPT_OPS: GTIU; SCI0: TXD0; SLCDC: SEG13" - None - - 
      P101 52 - - - - Disabled - - "AGT1: AGTEE1; AGT1: AGTO1; AGT1: AGTOA1; AGT1: AGTOB1; AGTW0: AGTWO0; GPT8: GTIOC8B; GPT_OPS: GTIV; SCI0: RXD0; SLCDC: SEG14" - None - - 
      P102 53 GPIO - - - "Output mode (Initial Low)" - - "ADC(Digital): ADTRG0; AGT2: AGTEE2; AGT2: AGTO2; AGT2: AGTOA2; AGT2: AGTOB2; AGTW0: AGTWEE0; GPT6: GTIOC6A; GPT_OPS: GTIW; SCI0: SCK0; SLCDC: SEG15" - IO - - 
      P103 54 - - - - Disabled - - "AGT3: AGTEE3; AGT3: AGTO3; AGT3: AGTOA3; AGT3: AGTOB3; AGTW0: AGTWIO0; GPT6: GTIOC6B; GPT_OPS: GTOUUP; SCI0: CTS_RTS0; SLCDC: SEG16; SPI0: SSLA3" - None - - 
      P104 64 - - - - Disabled - - "GPT8: GTIOC8A; SCI2: SCK2; SLCDC: SEG24" - None - - 
      P105 65 - - - - Disabled - - "GPT8: GTIOC8B; SCI2: CTS_RTS2; SLCDC: SEG25" - None - - 
      P106 66 - - - - Disabled - - "SCI2: TXD2; SLCDC: SEG26" - None - - 
      P107 67 - - - - Disabled - - "SCI2: RXD2; SLCDC: SEG27; SPI0: SSLA1" - None - - 
      P108 27 JTAG/SWD_SWDIO - - - "Peripheral mode" - - "GPT7: GTIOC7B; JTAG/SWD: SWDIO; RTC: RTCOUT; SYSTEM: SWDIO" - IO - - 
      P109 55 SCI9_TXD9 - - - "Peripheral mode" - - "AGT4: AGTEE4; AGT4: AGTO4; AGT4: AGTOA4; AGT4: AGTOB4; AGTW0: AGTWOB0; CLKOUT: CLKOUT; GPT_OPS: GTOULO; SCI9: TXD9; SLCDC: SEG17" - O - - 
      P110 56 SCI9_RXD9 - - - "Peripheral mode" - - "AGT5: AGTEE5; AGT5: AGTO5; AGT5: AGTOA5; AGT5: AGTOB5; AGTW0: AGTWOA0; GPT_OPS: GTOVUP; SCI9: RXD9; SLCDC: SEG18" - I - - 
      P111 57 - - - - Disabled - - "AGT6: AGTEE6; AGT6: AGTO6; AGT6: AGTOA6; AGT6: AGTOB6; GPT5: GTIOC5A; GPT_OPS: GTOVLO; SCI9: SCK9; SLCDC: SEG19" - None - - 
      P112 58 - - - - Disabled - - "AGT7: AGTEE7; AGT7: AGTO7; AGT7: AGTOA7; AGT7: AGTOB7; GPT5: GTIOC5B; GPT_OPS: GTOWUP; SCI9: CTS_RTS9; SLCDC: SEG20; SPI0: SSLA2" - None - - 
      P113 59 - - - - Disabled - - "SLCDC: SEG21" - None - - 
      P114 60 - - - - Disabled - - "SLCDC: SEG22" - None - - 
      P115 61 - - - - Disabled - - "SLCDC: SEG23" - None - - 
      P200 20 - - - - Disabled - - "IRQ: NMI" - None - - 
      P201 19 - - - - Disabled - - "SYSTEM: MD" - None - - 
      P203 37 - - - - Disabled - - "SLCDC: COM3" - None - - 
      P204 36 - - - - Disabled - - "SLCDC: COM2" - None - - 
      P205 35 - - - - Disabled - - "SLCDC: COM1" - None - - 
      P206 34 - - - - Disabled - - "SLCDC: COM0" - None - - 
      P207 33 - - - - Disabled - - "SLCDC: VL3" - None - - 
      P208 29 - - - - Disabled - - "SLCDC: CAPL" - None - - 
      P209 28 - - - - Disabled - - "SLCDC: CAPH" - None - - 
      P210 17 - - - - Disabled - - "ADC(Digital): ADTRG0; CLKOUT: CLKOUT; GPT5: GTIOC5B; IRQ: IRQ8" - None - - 
      P211 16 - - - - Disabled - - "SYSTEM: EXLVD" - None - - 
      P212 14 - - - - Disabled - - "CGC: EXTAL" - None - - 
      P213 13 - - - - Disabled - - "CGC: XTAL" - None - - 
      P214 10 CGC_XCOUT - - - "Peripheral mode" - - "CGC: XCOUT" - IO - - 
      P215 9 CGC_XCIN - - - "Peripheral mode" - - "CGC: XCIN" - IO - - 
      P300 26 JTAG/SWD_SWCLK - - - "Peripheral mode" - - "GPT6: GTIOC6B; JTAG/SWD: SWCLK; SYSTEM: SWCLK" - IO - - 
      P301 38 - - - - Disabled - - "SLCDC: COM4; SLCDC: SEG0" - None - - 
      P302 39 - - - - Disabled - - "SLCDC: COM5; SLCDC: SEG1" - None - - 
      P303 40 - - - - Disabled - - "SLCDC: COM6; SLCDC: SEG2" - None - - 
      P304 41 - - - - Disabled - - "SLCDC: COM7; SLCDC: SEG3" - None - - 
      P305 42 - - - - Disabled - - "SLCDC: SEG4" - None - - 
      P306 43 - - - - Disabled - - "IRQ: IRQ0; SLCDC: SEG5" - None - - 
      P307 44 - - - - Disabled - - "IRQ: IRQ1; SLCDC: SEG6" - None - - 
      P308 45 - - - - Disabled - - "IRQ: IRQ2; SLCDC: SEG7" - None - - 
      P309 46 - - - - Disabled - - "IRQ: IRQ3; SLCDC: SEG8" - None - - 
      P310 47 - - - - Disabled - - "IRQ: IRQ4; SLCDC: SEG9" - None - - 
      P311 48 - - - - Disabled - - "IRQ: IRQ5; SLCDC: SEG10" - None - - 
      P312 49 - - - - Disabled - - "IRQ: IRQ6; SLCDC: SEG11" - None - - 
      P313 50 - - - - Disabled - - "IRQ: IRQ7; SLCDC: SEG12" - None - - 
      P400 5 - - - - Disabled - - "IRQ: IRQ9; RTC0: RTCIC0" - None - - 
      P401 6 - - - - Disabled - - "IRQ: IRQ10; RTC1: RTCIC1" - None - - 
      P402 7 - - - - Disabled - - "IRQ: IRQ11; RTC: RTCOUT; RTC2: RTCIC2" - None - - 
      P403 2 - - - - Disabled - - "GPT4: GTIOC4B; SPI0: MISO0" - None - - 
      P404 3 - - - - Disabled - - "SPI0: MOSI0" - None - - 
      P405 4 - - - - Disabled - - "SPI0: RSPCK0" - None - - 
      P408 22 - - - - Disabled - - "GPT9: GTIOC9A; SPI0: SSLA0" - None - - 
      P409 23 - - - - Disabled - - "GPT9: GTIOC9B; SPI0: SSLA1" - None - - 
      P410 24 - - - - Disabled - - "GPT6: GTIOC6A; IIC0: SDA0" - None - - 
      P411 25 - - - - Disabled - - "GPT7: GTIOC7A; IIC0: SCL0" - None - - 
      P500 68 - - - - Disabled - - "AGT0: AGTIO0; AGTW1: AGTWEE1; GPT_OPS: GTOWLO; IRQ: IRQ4; SCI3: RXD3; SLCDC: SEG28" - None - - 
      P501 69 - - - - Disabled - - "AGT1: AGTIO1; AGTW1: AGTWIO1; GPT_POEGA: GTETRGA; IRQ: IRQ5; SCI3: TXD3; SLCDC: SEG29" - None - - 
      P502 70 - - - - Disabled - - "AGT2: AGTIO2; AGTW1: AGTWO1; GPT9: GTIOC9A; GPT_POEGB: GTETRGB; IRQ: IRQ6; SCI3: SCK3; SLCDC: SEG30; SPI0: RSPCK0" - None - - 
      P503 71 - - - - Disabled - - "AGT3: AGTIO3; AGTW1: AGTWOA1; GPT9: GTIOC9B; IRQ: IRQ7; SCI3: CTS_RTS3; SLCDC: SEG31; SPI0: SSLA0" - None - - 
      P504 72 - - - - Disabled - - "AGT4: AGTIO4; AGTW1: AGTWOB1; SCI1: SCK1; SLCDC: SEG32; SPI0: MOSI0" - None - - 
      P505 73 - - - - Disabled - - "AGT5: AGTIO5; SCI1: CTS_RTS1; SLCDC: SEG33; SPI0: MISO0" - None - - 
      P506 74 - - - - Disabled - - "AGT6: AGTIO6; IRQ: IRQ0; SCI1: TXD1; SLCDC: SEG34" - None - - 
      P600 21 - - - - Disabled - - - - None - - 
      RES 18 SYSTEM_RES - - - - - - - - IO "Read only" - 
      VCC 15 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCC 62 SYSTEM_VCC - - - - - - - - IO "Read only" - 
      VCL 12 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VL1 30 - - - - - - - - - None - - 
      VL2 31 - - - - - - - - - None - - 
      VL4 32 - - - - - - - - - None - - 
      VRTC 8 SYSTEM_VRTC - - - - - - - - IO "Read only" - 
      VSS 11 SYSTEM_VSS - - - - - - - - IO "Read only" - 
      VSS 63 SYSTEM_VSS - - - - - - - - IO "Read only" - 
    
  User Events
    
  User Event Links
    
  Linker Section Mappings
    
  Module "I/O Port (r_ioport)"
    Parameter Checking: Default (BSP)
    CCD Support: Not Supported
    
  Module "Realtime Clock with Independent Power Supply (r_rtc)"
    Parameter Checking: Default (BSP)
    Set Source Clock in Open: Enabled
    
  Module "Clock Generation Circuit (r_cgc)"
    Parameter Checking: Default (BSP)
    
  Module "ADC (r_sdadc_b)"
    Parameter Checking: Default (BSP)
    
  Module "Timer, Low-Power (r_agt)"
    Parameter Checking: Default (BSP)
    Pin Output Support: Disabled
    Pin Input Support: Disabled
    
  Module "UART (r_sci_uart)"
    Parameter Checking: Default (BSP)
    FIFO Support: Disable
    DTC Support: Enable
    Flow Control Support: Disable
    RS-485 Support: Disable
    IrDA Support: Disabled
    
  Module "Transfer (r_dtc)"
    Parameter Checking: Default (BSP)
    Linker section to keep DTC vector table: .fsp_dtc_vector_table
    
  Module "Virtual EEPROM on Flash (rm_vee_flash)"
    Parameter Checking: Default (BSP)
    Reference Data Support: Disabled
    Refresh Buffer Size: 32
    
  Module "Flash (r_flash_lp)"
    Parameter Checking: Default (BSP)
    Code Flash Programming: Disabled
    Code Flash Background Operation Support With Bank Programming: Disabled
    Data Flash Programming: Enabled
    Data Flash Background Operation Support: Enabled
    Instant Bank Swap (No Reset Required): After Reset
    
  HAL
    Instance "g_ioport I/O Port (r_ioport)"
      Name: g_ioport
      1st Port ELC Trigger Source: Disabled
      2nd Port ELC Trigger Source: Disabled
      3rd Port ELC Trigger Source: Disabled
      4th Port ELC Trigger Source: Disabled
      Pin Configuration Name: g_bsp_pin_cfg
      
    Instance "g_rtc0 Realtime Clock with Independent Power Supply (r_rtc)"
      Name: g_rtc0
      Clock Source: Sub-Clock
      Automatic Adjustment Mode: Enabled
      Automatic Adjustment Period: 10 Seconds
      Adjustment Type (Plus-Minus): NONE
      Error Adjustment Value: 0
      Callback: RTC_Callback
      Alarm 0 Interrupt Priority: Priority 3
      Alarm 1 Interrupt Priority: Priority 3
      Period Interrupt Priority: Priority 3
      Carry Interrupt Priority: Priority 3
      
    Instance "g_cgc0 Clock Generation Circuit (r_cgc)"
      Name: g_cgc0
      Enable main oscillator stop detection via the NMI interrupt: Enabled
      Oscillation Stop Detection Callback: NULL
      Sub Clock Oscillation Stop Detection Settings: Enable sub clock oscillator stop detection via the SOSC_STOP interrupt: Disabled
      Sub Clock Oscillation Stop Detection Settings: Sub Clock Oscillation Stop Detection Time: 0
      Sub Clock Oscillation Stop Detection Settings: Sub Clock Oscillation Stop Detection Interrupt Priority: Disabled
      Main Oscillation Stop Detection Settings: Enable main clock oscillator stop detection via the MOSC_STOP interrupt: Disabled
      Main Oscillation Stop Detection Settings: Main Oscillation Stop Detection Time: 0
      Main Oscillation Stop Detection Settings: Main Oscillation Stop Detection Interrupt Priority: Disabled
      Oscillator Stop Detection Settings: Clock Switch Enable for Oscillation Stop Detected of SDADCCLK: Disabled
      
    Instance "g_adc0 ADC (r_sdadc_b)"
      General: Name: g_adc0
      General: Sampling Mode: 4kHz
      General: Resolution: 24 Bit
      General: Callback: DSADC_Callback
      General: Cut-off Frequency Of High-pass Filter: COF 2
      General: Interrupts: Conversion End Interrupt Priority: Priority 0 (highest)
      General: Interrupts: Zero-cross Detection 0 Interrupt Priority: Disabled
      General: Interrupts: Zero-cross Detection 1 Interrupt Priority: Disabled
      General: Zero-cross Detection 0: Channel: Channel 2
      General: Zero-cross Detection 0: Falling edge: Disabled
      General: Zero-cross Detection 0: Rising edge: Disabled
      General: Zero-cross Detection 1: Channel: Channel 3
      General: Zero-cross Detection 1: Falling edge: Disabled
      General: Zero-cross Detection 1: Rising edge: Disabled
      Channel Configuration: Virtual Channel 0: Analog input channel: 0
      Channel Configuration: Virtual Channel 0: Preamplifier Gain: Gain of 1
      Channel Configuration: Virtual Channel 0: HPF bypass enabled: Enabled
      Channel Configuration: Virtual Channel 0: Phase Adjustment Amount: 0
      Channel Configuration: Virtual Channel 1: Analog input channel: 1
      Channel Configuration: Virtual Channel 1: Preamplifier Gain: Gain of 1
      Channel Configuration: Virtual Channel 1: HPF bypass enabled: Enabled
      Channel Configuration: Virtual Channel 1: Phase Adjustment Amount: 0
      Channel Configuration: Virtual Channel 2: Analog input channel: 2
      Channel Configuration: Virtual Channel 2: Preamplifier Gain: Gain of 1
      Channel Configuration: Virtual Channel 2: HPF bypass enabled: Enabled
      Channel Configuration: Virtual Channel 2: Phase Adjustment Amount: 0
      Channel Configuration: Virtual Channel 3: Analog input channel: 3
      Channel Configuration: Virtual Channel 3: Preamplifier Gain: Gain of 1
      Channel Configuration: Virtual Channel 3: HPF bypass enabled: Enabled
      Channel Configuration: Virtual Channel 3: Phase Adjustment Amount: 0
      Channel Configuration: Virtual Channel 4: Analog input channel: 4
      Channel Configuration: Virtual Channel 4: Preamplifier Gain: Gain of 1
      Channel Configuration: Virtual Channel 4: HPF bypass enabled: Enabled
      Channel Configuration: Virtual Channel 4: Phase Adjustment Amount: 0
      Channel Configuration: Virtual Channel 5: Analog input channel: 5
      Channel Configuration: Virtual Channel 5: Preamplifier Gain: Gain of 1
      Channel Configuration: Virtual Channel 5: HPF bypass enabled: Enabled
      Channel Configuration: Virtual Channel 5: Phase Adjustment Amount: 0
      Channel Configuration: Virtual Channel 6: Analog input channel: 6
      Channel Configuration: Virtual Channel 6: Preamplifier Gain: Gain of 1
      Channel Configuration: Virtual Channel 6: HPF bypass enabled: Enabled
      Channel Configuration: Virtual Channel 6: Phase Adjustment Amount: 0
      Channel Configuration: Virtual Channel 7: Analog input channel: Disabled
      Channel Configuration: Virtual Channel 7: HPF bypass enabled: Disabled
      Channel Configuration: Virtual Channel 7: Phase Adjustment Amount: 0
      
    Instance "g_idle_timer Timer, Low-Power (r_agt)"
      General: Name: g_idle_timer
      General: Counter Bit Width: AGT 16-bit
      General: Channel: 0
      General: Mode: Periodic
      General: Period: 0x10000
      General: Period Unit: Raw Counts
      Output: Duty Cycle Percent (only applicable in PWM mode): 50
      General: Count Source: PCLKB
      Output: AGTOA Output: Disabled
      Output: AGTOB Output: Disabled
      Output: AGTO Output: Disabled
      Input: Measurement Mode: Measure Disabled
      Input: Input Filter: No Filter
      Input: Enable Pin: Enable Pin Not Used
      Input: Trigger Edge: Trigger Edge Rising
      Interrupts: Callback: NULL
      Interrupts: Underflow Interrupt Priority: Disabled
      
    Instance "g_working_timer Timer, Low-Power (r_agt)"
      General: Name: g_working_timer
      General: Counter Bit Width: AGT 16-bit
      General: Channel: 1
      General: Mode: Periodic
      General: Period: 0x10000
      General: Period Unit: Raw Counts
      Output: Duty Cycle Percent (only applicable in PWM mode): 50
      General: Count Source: PCLKB
      Output: AGTOA Output: Disabled
      Output: AGTOB Output: Disabled
      Output: AGTO Output: Disabled
      Input: Measurement Mode: Measure Disabled
      Input: Input Filter: No Filter
      Input: Enable Pin: Enable Pin Not Used
      Input: Trigger Edge: Trigger Edge Rising
      Interrupts: Callback: NULL
      Interrupts: Underflow Interrupt Priority: Disabled
      
    Instance "g_timer0 Timer, Low-Power (r_agt)"
      General: Name: g_timer0
      General: Counter Bit Width: AGT 16-bit
      General: Channel: 7
      General: Mode: Periodic
      General: Period: 30000
      General: Period Unit: Raw Counts
      Output: Duty Cycle Percent (only applicable in PWM mode): 50
      General: Count Source: PCLKB
      Output: AGTOA Output: Disabled
      Output: AGTOB Output: Disabled
      Output: AGTO Output: Disabled
      Input: Measurement Mode: Measure Disabled
      Input: Input Filter: No Filter
      Input: Enable Pin: Enable Pin Not Used
      Input: Trigger Edge: Trigger Edge Rising
      Interrupts: Callback: TMR_Callback
      Interrupts: Underflow Interrupt Priority: Priority 2
      
    Instance "g_uart9 UART (r_sci_uart)"
      General: Name: g_uart9
      General: Channel: 9
      General: Data Bits: 8bits
      General: Parity: None
      General: Stop Bits: 1bit
      Baud: Baud Rate: 9600
      Baud: Baud Rate Modulation: Disabled
      Baud: Max Error (%): 1
      Flow Control: CTS/RTS Selection: Hardware RTS
      Flow Control: Software RTS Port: Disabled
      Flow Control: Software RTS Pin: Disabled
      Extra: Clock Source: Internal Clock
      Extra: Start bit detection: Falling Edge
      Extra: Noise Filter: Disable
      Extra: Receive FIFO Trigger Level: Max
      Extra: IrDA: Enable: Disabled
      Extra: IrDA: RXD Polarity Switching: Normal
      Extra: IrDA: TXD Polarity Switching: Normal
      Extra: RS-485: DE Pin: Disable
      Extra: RS-485: DE Pin Polarity: Active High
      Extra: RS-485: DE Port Number: Disabled
      Extra: RS-485: DE Pin Number: Disabled
      Interrupts: Callback: Uart9_callback
      Interrupts: Receive Interrupt Priority: Priority 2
      Interrupts: Transmit Data Empty Interrupt Priority: Priority 2
      Interrupts: Transmit End Interrupt Priority: Priority 2
      Interrupts: Error Interrupt Priority: Priority 2
      
      Instance "g_transfer0 Transfer (r_dtc) SCI9 TXI (Transmit data empty)"
        Name: g_transfer0
        Mode: Normal
        Transfer Size: 1 Byte
        Destination Address Mode: Fixed
        Source Address Mode: Incremented
        Repeat Area (Unused in Normal Mode): Source
        Interrupt Frequency: After all transfers have completed
        Number of Transfers: 0
        Number of Blocks (Valid only in Block Mode): 0
        Number of Transfer Descriptors: 1
        Activation Source: SCI9 TXI (Transmit data empty)
        
      Instance "g_transfer1 Transfer (r_dtc) SCI9 RXI (Receive data full)"
        Name: g_transfer1
        Mode: Normal
        Transfer Size: 1 Byte
        Destination Address Mode: Incremented
        Source Address Mode: Fixed
        Repeat Area (Unused in Normal Mode): Destination
        Interrupt Frequency: After all transfers have completed
        Number of Transfers: 0
        Number of Blocks (Valid only in Block Mode): 0
        Number of Transfer Descriptors: 1
        Activation Source: SCI9 RXI (Receive data full)
        
    Instance "Virtual EEPROM on Flash (rm_vee_flash)"
      Name: g_vee0
      Record Max ID: 16
      Number of Segments: 2
      Start Address: BSP_FEATURE_FLASH_DATA_FLASH_START
      Total Size: BSP_DATA_FLASH_SIZE_BYTES
      Reference Data Size: 0
      Callback: VEE_Callback
      
      Instance "g_flash0 Flash (r_flash_lp)"
        Name: g_flash0
        Data Flash Background Operation: Enabled
        Callback: rm_vee_flash_callback
        Flash Ready Interrupt Priority: Priority 3
        
