#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 31 21:13:24 2022
# Process ID: 2897867
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1
# Command line: vivado -log self_test_system.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source self_test_system.tcl -notrace
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system.vdi
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source self_test_system.tcl -notrace
Command: link_design -top self_test_system -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.938 ; gain = 0.000 ; free physical = 35280 ; free virtual = 63244
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.srcs/constrs_1/imports/new/bin2ssd_test_system.xdc]
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.srcs/constrs_1/imports/new/bin2ssd_test_system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.887 ; gain = 0.000 ; free physical = 35192 ; free virtual = 63155
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2596.887 ; gain = 60.145 ; free physical = 35191 ; free virtual = 63155
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2660.918 ; gain = 64.031 ; free physical = 35177 ; free virtual = 63141

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 976771a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2821.730 ; gain = 160.812 ; free physical = 34790 ; free virtual = 62753

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 976771a1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34637 ; free virtual = 62601
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 47200686

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34637 ; free virtual = 62601
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a6907d45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34637 ; free virtual = 62601
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a6907d45

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34637 ; free virtual = 62601
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a6907d45

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34637 ; free virtual = 62601
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a6907d45

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34637 ; free virtual = 62601
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34636 ; free virtual = 62600
Ending Logic Optimization Task | Checksum: 1680224f1

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34636 ; free virtual = 62600

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1680224f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34636 ; free virtual = 62599

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1680224f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34636 ; free virtual = 62599

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34636 ; free virtual = 62599
Ending Netlist Obfuscation Task | Checksum: 1680224f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.699 ; gain = 0.000 ; free physical = 34636 ; free virtual = 62599
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2992.699 ; gain = 395.812 ; free physical = 34636 ; free virtual = 62599
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3032.719 ; gain = 0.000 ; free physical = 34633 ; free virtual = 62598
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file self_test_system_drc_opted.rpt -pb self_test_system_drc_opted.pb -rpx self_test_system_drc_opted.rpx
Command: report_drc -file self_test_system_drc_opted.rpt -pb self_test_system_drc_opted.pb -rpx self_test_system_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/uio/kant/ifi-project06/robin/programs/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34558 ; free virtual = 62522
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6e58cac0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34558 ; free virtual = 62522
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34558 ; free virtual = 62522

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e07b03ad

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34582 ; free virtual = 62546

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c08ac18e

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34582 ; free virtual = 62546

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c08ac18e

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34582 ; free virtual = 62546
Phase 1 Placer Initialization | Checksum: 2c08ac18e

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34581 ; free virtual = 62545

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2c08ac18e

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34580 ; free virtual = 62544

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2c08ac18e

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34580 ; free virtual = 62544

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 25f1c4c19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34551 ; free virtual = 62515
Phase 2 Global Placement | Checksum: 25f1c4c19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34551 ; free virtual = 62515

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25f1c4c19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34551 ; free virtual = 62515

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e2191b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34552 ; free virtual = 62515

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d532e527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34551 ; free virtual = 62515

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d532e527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34551 ; free virtual = 62515

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e75f882f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34549 ; free virtual = 62513

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e75f882f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34549 ; free virtual = 62513

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e75f882f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34549 ; free virtual = 62513
Phase 3 Detail Placement | Checksum: 1e75f882f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34549 ; free virtual = 62513

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e75f882f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34549 ; free virtual = 62513

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e75f882f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34550 ; free virtual = 62514

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e75f882f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34550 ; free virtual = 62514
Phase 4.3 Placer Reporting | Checksum: 1e75f882f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34550 ; free virtual = 62514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34550 ; free virtual = 62514

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34550 ; free virtual = 62514
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1de7cc8ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34550 ; free virtual = 62514
Ending Placer Task | Checksum: 13907619b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34550 ; free virtual = 62514
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34581 ; free virtual = 62547
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file self_test_system_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34572 ; free virtual = 62536
INFO: [runtcl-4] Executing : report_utilization -file self_test_system_utilization_placed.rpt -pb self_test_system_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file self_test_system_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34582 ; free virtual = 62546
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34548 ; free virtual = 62514
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 526cc570 ConstDB: 0 ShapeSum: e69a9c2b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 118aa49ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34419 ; free virtual = 62384
Post Restoration Checksum: NetGraph: 5337cba3 NumContArr: c5727e47 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 118aa49ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34385 ; free virtual = 62350

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 118aa49ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3212.715 ; gain = 0.000 ; free physical = 34385 ; free virtual = 62350
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1a816d7b9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3226.473 ; gain = 13.758 ; free physical = 34374 ; free virtual = 62339

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 226
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 226
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a816d7b9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34373 ; free virtual = 62338
Phase 3 Initial Routing | Checksum: 102fe4697

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34374 ; free virtual = 62338

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e93d11db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34375 ; free virtual = 62340
Phase 4 Rip-up And Reroute | Checksum: e93d11db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34375 ; free virtual = 62340

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e93d11db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34375 ; free virtual = 62340

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: e93d11db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34375 ; free virtual = 62340
Phase 6 Post Hold Fix | Checksum: e93d11db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34375 ; free virtual = 62340

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0219012 %
  Global Horizontal Routing Utilization  = 0.0343137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e93d11db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34377 ; free virtual = 62341

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e93d11db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.652 ; gain = 20.938 ; free physical = 34374 ; free virtual = 62339

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 168c2549c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.668 ; gain = 52.953 ; free physical = 34374 ; free virtual = 62338
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3265.668 ; gain = 52.953 ; free physical = 34411 ; free virtual = 62376

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3265.668 ; gain = 52.953 ; free physical = 34411 ; free virtual = 62376
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3265.668 ; gain = 0.000 ; free physical = 34410 ; free virtual = 62377
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file self_test_system_drc_routed.rpt -pb self_test_system_drc_routed.pb -rpx self_test_system_drc_routed.rpx
Command: report_drc -file self_test_system_drc_routed.rpt -pb self_test_system_drc_routed.pb -rpx self_test_system_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file self_test_system_methodology_drc_routed.rpt -pb self_test_system_methodology_drc_routed.pb -rpx self_test_system_methodology_drc_routed.rpx
Command: report_methodology -file self_test_system_methodology_drc_routed.rpt -pb self_test_system_methodology_drc_routed.pb -rpx self_test_system_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /uio/hume/student-u81/rolfvh/IN3160-22/oblig6/project_1/project_1.runs/impl_1/self_test_system_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file self_test_system_power_routed.rpt -pb self_test_system_power_summary_routed.pb -rpx self_test_system_power_routed.rpx
Command: report_power -file self_test_system_power_routed.rpt -pb self_test_system_power_summary_routed.pb -rpx self_test_system_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file self_test_system_route_status.rpt -pb self_test_system_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file self_test_system_timing_summary_routed.rpt -pb self_test_system_timing_summary_routed.pb -rpx self_test_system_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file self_test_system_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file self_test_system_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file self_test_system_bus_skew_routed.rpt -pb self_test_system_bus_skew_routed.pb -rpx self_test_system_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 21:14:30 2022...
