============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Dec 07 2025  10:29:44 am
  Module:                 top
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction1_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_correction1_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     918                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.6    67    43     495    (-,-) 
  inst_DP_g39418__6417/Y                                    -       A->Y    R     XOR2x2_ASAP7_75t_SL        2  3.7    19    35     531    (-,-) 
  inst_DP_g39336__6260/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    25     556    (-,-) 
  inst_DP_g39318__6131/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.5    69    43     599    (-,-) 
  inst_DP_g39302/Y                                          -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.9    37    21     620    (-,-) 
  inst_DP_g39026__3680/Y                                    -       B1->Y   F     OA222x2_ASAP7_75t_SL       2  4.3    24    32     652    (-,-) 
  inst_DP_g39016__5477/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    41    20     672    (-,-) 
  inst_DP_g38996__1617/Y                                    -       A2->Y   R     AO22x1_ASAP7_75t_SL       17 23.5   163    88     759    (-,-) 
  inst_DP_inst_S7_g4143/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL      6  9.2   121    66     826    (-,-) 
  inst_DP_inst_S7_g4058/Y                                   -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    17    34     860    (-,-) 
  inst_DP_inst_S7_g4000/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    31    20     879    (-,-) 
  inst_DP_inst_S7_g3965/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    44    26     905    (-,-) 
  inst_DP_inst_S7_g3934/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  7.1    77    42     947    (-,-) 
  inst_DP_inst_S7_g3913/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    62    39     985    (-,-) 
  g46561/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.1    50    52    1038    (-,-) 
  inst_DP_inst_S7_inst_correction1_reg_out_reg[3]/D         -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1038    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin inst_DP_inst_S5_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.2    22    39     627    (-,-) 
  inst_DP_g45433/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    21     648    (-,-) 
  inst_DP_g45325/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    34     683    (-,-) 
  inst_DP_g45076/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.9   127    55     738    (-,-) 
  inst_DP_g45007/Y                                          -       A->Y    F     INVx1_ASAP7_75t_SL         9 13.0    96    56     794    (-,-) 
  inst_DP_g44902/Y                                          -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.2    76    49     843    (-,-) 
  inst_DP_g44553/Y                                          -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     866    (-,-) 
  inst_DP_g43445/Y                                          -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    43    26     891    (-,-) 
  inst_DP_g43268/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    38    22     913    (-,-) 
  inst_DP_g43124/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.1    66    41     954    (-,-) 
  inst_DP_g43023/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    54    33     987    (-,-) 
  inst_DP_g42949/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    43    29    1016    (-,-) 
  inst_DP_g42877/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    45    19    1035    (-,-) 
  inst_DP_inst_S5_inst_balancer_reg_out_reg[1]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_correction0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     918                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39431__5122/Y                                   -       B->Y    R     XNOR2x2_ASAP7_75t_SL       2  3.9    20    33     564    (-,-) 
  inst_DP_g45714/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    32     596    (-,-) 
  inst_DP_g45560/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    59    41     638    (-,-) 
  inst_DP_g45429/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    24     662    (-,-) 
  inst_DP_g45396/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.6    71    32     694    (-,-) 
  inst_DP_g45262/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    30     723    (-,-) 
  inst_DP_g45078/Y                                         -       A2->Y   F     OA22x2_ASAP7_75t_SL        4  6.5    31    31     755    (-,-) 
  inst_DP_g44632/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL      2  3.5    71    38     792    (-,-) 
  inst_DP_g44531/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         5  8.9    62    37     829    (-,-) 
  inst_DP_g44215/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    14    27     856    (-,-) 
  inst_DP_g43457/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    32    24     880    (-,-) 
  inst_DP_g43225/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    42    21     901    (-,-) 
  inst_DP_g43100/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.1    70    42     942    (-,-) 
  inst_DP_g43009/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    67    41     983    (-,-) 
  g46410/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    55    54    1038    (-,-) 
  inst_DP_inst_S3_inst_correction0_reg_out_reg[3]/D        -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1038    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction1_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_correction1_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL        3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL       3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    56    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       17 23.4    88    56     773    (-,-) 
  inst_DP_g44096/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      5  7.7    98    50     823    (-,-) 
  inst_DP_g43981/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    46    29     852    (-,-) 
  inst_DP_g43715/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    36    20     873    (-,-) 
  inst_DP_g43475/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    44    24     897    (-,-) 
  inst_DP_g43263/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    44    29     926    (-,-) 
  inst_DP_g43122/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.1    70    33     959    (-,-) 
  inst_DP_g43022/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    45    24     983    (-,-) 
  inst_DP_g42915/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    28    1011    (-,-) 
  inst_DP_g42840/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    45    24    1035    (-,-) 
  inst_DP_inst_S15_inst_correction1_reg_out_reg[3]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin inst_DP_inst_S14_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45366/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.1    57    32     725    (-,-) 
  inst_DP_g44637/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        3  4.6    98    33     757    (-,-) 
  inst_DP_g44536/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           9 13.1   105    64     821    (-,-) 
  inst_DP_g44391/Y                                         -       B->Y    R     AND2x2_ASAP7_75t_SL          3  5.2    24    27     849    (-,-) 
  inst_DP_g43934/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.6    30    18     866    (-,-) 
  inst_DP_g43655/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    33    20     887    (-,-) 
  inst_DP_g43334/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    45    26     913    (-,-) 
  inst_DP_g43196/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         3  6.9    94    52     965    (-,-) 
  inst_DP_g43060/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    57    22     987    (-,-) 
  inst_DP_g42976/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    44    29    1016    (-,-) 
  inst_DP_g42908/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    45    19    1035    (-,-) 
  inst_DP_inst_S14_inst_balancer_reg_out_reg[3]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1035    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction1_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_correction1_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 11.1    74    85     205    (-,-) 
  inst_DP_g41226/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.0    68    43     248    (-,-) 
  inst_DP_g40581/Y                                         -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     270    (-,-) 
  inst_DP_g40298/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    42    26     297    (-,-) 
  inst_DP_g39907__9315/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    35    18     314    (-,-) 
  inst_DP_g39765__1705/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  6.2    97    54     368    (-,-) 
  inst_DP_g41318/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    29     397    (-,-) 
  inst_DP_g39505__5107/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    32     429    (-,-) 
  g46235/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    70    71     500    (-,-) 
  inst_DP_g39390__6417/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    27     528    (-,-) 
  inst_DP_g39340__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    37     565    (-,-) 
  inst_DP_g45679/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.1    82    31     596    (-,-) 
  inst_DP_g45572/Y                                         -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.0    24    36     632    (-,-) 
  inst_DP_g45431/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    17     649    (-,-) 
  inst_DP_g45395/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.5    22    26     675    (-,-) 
  inst_DP_g45148/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    24     699    (-,-) 
  inst_DP_g44795/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    47    26     725    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       16 22.0    83    53     778    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  4.6    44    25     803    (-,-) 
  inst_DP_g44094/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         5  7.7    26    32     834    (-,-) 
  inst_DP_g43979/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    29    18     852    (-,-) 
  inst_DP_g43710/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    31    18     870    (-,-) 
  inst_DP_g43455/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    32    26     896    (-,-) 
  inst_DP_g43242/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    36    21     917    (-,-) 
  inst_DP_g43126/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.1    66    43     960    (-,-) 
  inst_DP_g43012/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    44    24     983    (-,-) 
  inst_DP_g42912/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    28    1011    (-,-) 
  inst_DP_g42845/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    43    24    1035    (-,-) 
  inst_DP_inst_S3_inst_correction1_reg_out_reg[3]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin inst_DP_inst_S1_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     918                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45566/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    68    37     643    (-,-) 
  inst_DP_g45430/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     666    (-,-) 
  inst_DP_g45359/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.3    21    25     691    (-,-) 
  inst_DP_g45286/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    50    24     715    (-,-) 
  inst_DP_g45020/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    40    28     743    (-,-) 
  inst_DP_g44639/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.8    91    59     803    (-,-) 
  inst_DP_g44396/Y                                         -       B->Y    F     AND2x2_ASAP7_75t_SL        3  5.1    21    33     836    (-,-) 
  inst_DP_g43938/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    31    19     855    (-,-) 
  inst_DP_g43652/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    41    27     882    (-,-) 
  inst_DP_g43339/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    45    20     903    (-,-) 
  inst_DP_g43197/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       3  6.0    83    47     950    (-,-) 
  inst_DP_g46023/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    62    35     984    (-,-) 
  g46416/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    49    53    1038    (-,-) 
  inst_DP_inst_S1_inst_balancer_reg_out_reg[1]/D           -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1038    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin inst_DP_inst_S14_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45366/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.1    57    32     725    (-,-) 
  inst_DP_g44637/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        3  4.6    98    33     757    (-,-) 
  inst_DP_g44536/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           9 13.1   105    64     821    (-,-) 
  inst_DP_g44391/Y                                         -       B->Y    R     AND2x2_ASAP7_75t_SL          3  5.2    24    27     849    (-,-) 
  inst_DP_g43934/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.6    30    18     866    (-,-) 
  inst_DP_g43655/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    33    20     887    (-,-) 
  inst_DP_g43334/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    45    26     913    (-,-) 
  inst_DP_g43196/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         3  6.9    94    52     965    (-,-) 
  inst_DP_g43055/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    57    22     987    (-,-) 
  inst_DP_g42971/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    44    29    1016    (-,-) 
  inst_DP_g42904/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    40    19    1035    (-,-) 
  inst_DP_inst_S14_inst_balancer_reg_out_reg[1]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1035    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin inst_DP_inst_S9_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39387__2346/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    25     507    (-,-) 
  inst_DP_g39334__2398/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    36     543    (-,-) 
  inst_DP_g39294__9315/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        4  6.8    29    31     573    (-,-) 
  inst_DP_g39280__6783/Y                                    -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.2    25    29     603    (-,-) 
  inst_DP_g45765/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    25     628    (-,-) 
  inst_DP_g45543/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    35     663    (-,-) 
  inst_DP_g45376/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    25     688    (-,-) 
  inst_DP_g45257/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    46    26     714    (-,-) 
  inst_DP_g45068/Y                                          -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 14.1   102    61     775    (-,-) 
  inst_DP_g44614/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.2    72    39     814    (-,-) 
  inst_DP_g44516/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    40    26     840    (-,-) 
  inst_DP_g44185/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    35    20     860    (-,-) 
  inst_DP_g43763/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    34    28     888    (-,-) 
  inst_DP_g43399/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    38    21     909    (-,-) 
  inst_DP_g43235/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.2    67    41     950    (-,-) 
  inst_DP_g46027/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    45    33     983    (-,-) 
  inst_DP_g42992/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    28    1011    (-,-) 
  inst_DP_g42928/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    43    24    1035    (-,-) 
  inst_DP_inst_S9_inst_balancer_reg_out_reg[3]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_correction0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41039/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.6    56    37     246    (-,-) 
  inst_DP_g40608/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     285    (-,-) 
  inst_DP_g40293/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    63    37     322    (-,-) 
  g46288/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.4    77    81     403    (-,-) 
  inst_DP_g39628__8428/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    50    25     428    (-,-) 
  inst_DP_g39545__7098/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    31     459    (-,-) 
  inst_DP_g39455__3680/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.6    71    29     488    (-,-) 
  inst_DP_g39411__6161/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    32     520    (-,-) 
  inst_DP_g39369__3680/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    35     554    (-,-) 
  inst_DP_g39297__2346/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        3  6.1    28    30     584    (-,-) 
  inst_DP_g39279__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    53    29     614    (-,-) 
  inst_DP_g39038__6131/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    21     635    (-,-) 
  inst_DP_g39027__1617/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    20    25     660    (-,-) 
  inst_DP_g39017__2398/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    32    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    26     710    (-,-) 
  inst_DP_g38992__8428/Y                                    -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  2.1    76    15     725    (-,-) 
  inst_DP_g38986__6417/Y                                    -       B->Y    F     OR2x4_ASAP7_75t_SL        17 23.4    42    51     776    (-,-) 
  inst_DP_inst_S7_g4144/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  7.7   108    47     823    (-,-) 
  inst_DP_inst_S7_g4112/Y                                   -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    43    21     844    (-,-) 
  inst_DP_inst_S7_g4056/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    36    24     868    (-,-) 
  inst_DP_inst_S7_g3996/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    44    29     896    (-,-) 
  inst_DP_inst_S7_g3962/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    45    18     914    (-,-) 
  inst_DP_inst_S7_g3933/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.2    90    48     962    (-,-) 
  inst_DP_inst_S7_g3912/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     993    (-,-) 
  inst_DP_inst_S7_g3903/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    37    17    1010    (-,-) 
  inst_DP_inst_S7_g3894/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    44    24    1035    (-,-) 
  inst_DP_inst_S7_inst_correction0_reg_out_reg[1]/D         -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin inst_DP_inst_S0_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     918                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                     -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                               -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                     -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                     -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    54    21     659    (-,-) 
  inst_DP_g45309/Y                                     -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  3.9    69    29     688    (-,-) 
  inst_DP_g45165/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    31     719    (-,-) 
  inst_DP_g44796/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    45    24     743    (-,-) 
  inst_DP_g44412/Y                                     -       A2->Y   R     AO22x1_ASAP7_75t_SL       11 15.9   114    66     809    (-,-) 
  inst_DP_g43927/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    51    24     833    (-,-) 
  inst_DP_g43549/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     863    (-,-) 
  inst_DP_g43315/Y                                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  7.1    97    51     914    (-,-) 
  inst_DP_g43141/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    60    35     949    (-,-) 
  g46432/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    60    58    1007    (-,-) 
  inst_DP_g42869/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    39    30    1038    (-,-) 
  inst_DP_inst_S0_inst_balancer_reg_out_reg[1]/D       -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1038    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_correction0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     914                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41039/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.6    56    37     246    (-,-) 
  inst_DP_g40608/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     285    (-,-) 
  inst_DP_g40293/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    63    37     322    (-,-) 
  g46288/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.4    77    81     403    (-,-) 
  inst_DP_g39628__8428/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    50    25     428    (-,-) 
  inst_DP_g39545__7098/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    31     459    (-,-) 
  inst_DP_g39455__3680/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.6    71    29     488    (-,-) 
  inst_DP_g39411__6161/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    32     520    (-,-) 
  inst_DP_g39369__3680/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    35     554    (-,-) 
  inst_DP_g39297__2346/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        3  6.1    28    30     584    (-,-) 
  inst_DP_g39279__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    53    29     614    (-,-) 
  inst_DP_g39038__6131/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    21     635    (-,-) 
  inst_DP_g39027__1617/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    20    25     660    (-,-) 
  inst_DP_g39017__2398/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    32    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    26     710    (-,-) 
  inst_DP_g38992__8428/Y                                    -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  2.1    76    15     725    (-,-) 
  inst_DP_g38986__6417/Y                                    -       B->Y    F     OR2x4_ASAP7_75t_SL        17 23.4    42    51     776    (-,-) 
  inst_DP_inst_S7_g4144/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  7.7   108    47     823    (-,-) 
  inst_DP_inst_S7_g4112/Y                                   -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    43    21     844    (-,-) 
  inst_DP_inst_S7_g4056/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    36    24     868    (-,-) 
  inst_DP_inst_S7_g3996/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    44    29     896    (-,-) 
  inst_DP_inst_S7_g3962/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    45    18     914    (-,-) 
  inst_DP_inst_S7_g3933/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.2    90    48     962    (-,-) 
  inst_DP_inst_S7_g3916/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     993    (-,-) 
  inst_DP_inst_S7_g3905/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    17    1010    (-,-) 
  inst_DP_inst_S7_g3895/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    45    24    1034    (-,-) 
  inst_DP_inst_S7_inst_correction0_reg_out_reg[3]/D         -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1034    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_correction0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     914                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL        3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL       16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4164/Y                                 -       A->Y    R     INVx1_ASAP7_75t_SL         3  4.6    46    29     804    (-,-) 
  inst_DP_inst_S11_g4146/Y                                 -       B->Y    R     OR2x2_ASAP7_75t_SL         5  7.7    30    28     832    (-,-) 
  inst_DP_inst_S11_g4114/Y                                 -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    25    16     848    (-,-) 
  inst_DP_inst_S11_g4058/Y                                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    32    20     868    (-,-) 
  inst_DP_inst_S11_g3998/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    43    28     896    (-,-) 
  inst_DP_inst_S11_g3963/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    45    18     914    (-,-) 
  inst_DP_inst_S11_g3934/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.2    90    48     962    (-,-) 
  inst_DP_inst_S11_g3913/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     993    (-,-) 
  inst_DP_inst_S11_g3904/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    37    17    1010    (-,-) 
  inst_DP_inst_S11_g3895/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    44    24    1034    (-,-) 
  inst_DP_inst_S11_inst_correction0_reg_out_reg[1]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1034    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_correction0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     914                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL        3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL       16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4164/Y                                 -       A->Y    R     INVx1_ASAP7_75t_SL         3  4.6    46    29     804    (-,-) 
  inst_DP_inst_S11_g4146/Y                                 -       B->Y    R     OR2x2_ASAP7_75t_SL         5  7.7    30    28     832    (-,-) 
  inst_DP_inst_S11_g4114/Y                                 -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    25    16     848    (-,-) 
  inst_DP_inst_S11_g4058/Y                                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    32    20     868    (-,-) 
  inst_DP_inst_S11_g3998/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    43    28     896    (-,-) 
  inst_DP_inst_S11_g3963/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    45    18     914    (-,-) 
  inst_DP_inst_S11_g3934/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.2    90    48     962    (-,-) 
  inst_DP_inst_S11_g3917/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     993    (-,-) 
  inst_DP_inst_S11_g3906/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    17    1010    (-,-) 
  inst_DP_inst_S11_g3896/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    43    24    1034    (-,-) 
  inst_DP_inst_S11_inst_correction0_reg_out_reg[3]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1034    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin inst_DP_inst_S1_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     914                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                     -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                               -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                     -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.1    69    43     643    (-,-) 
  inst_DP_g45444/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    54    31     674    (-,-) 
  inst_DP_g45326/Y                                     -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      3  5.4    82    36     710    (-,-) 
  inst_DP_g45020/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    50    32     742    (-,-) 
  inst_DP_g44639/Y                                     -       A2->Y   R     AO22x1_ASAP7_75t_SL       11 15.9   114    66     808    (-,-) 
  inst_DP_g44398/Y                                     -       B->Y    R     AND2x2_ASAP7_75t_SL        3  5.2    24    28     836    (-,-) 
  inst_DP_g43942/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    31    18     853    (-,-) 
  inst_DP_g43642/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    34    28     881    (-,-) 
  inst_DP_g43348/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    37    21     902    (-,-) 
  inst_DP_g43193/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    79    42     944    (-,-) 
  g46428/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    58    62    1006    (-,-) 
  inst_DP_g42905/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    29    1034    (-,-) 
  inst_DP_inst_S1_inst_balancer_reg_out_reg[2]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1034    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin inst_DP_inst_S6_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     914                  
             Slack:=       1                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    53    20     522    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.9    49    36     559    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        2  4.2    98    38     597    (-,-) 
  inst_DP_g45528/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    60    32     629    (-,-) 
  inst_DP_g45501/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     648    (-,-) 
  inst_DP_g45363/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.2   114    47     695    (-,-) 
  inst_DP_g45282/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     730    (-,-) 
  inst_DP_g45025/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    50    27     757    (-,-) 
  inst_DP_g44634/Y                                          -       A2->Y   R     AO22x2_ASAP7_75t_SL         11 15.4    62    44     801    (-,-) 
  inst_DP_g44245/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.1    76    34     835    (-,-) 
  inst_DP_g43919/Y                                          -       B->Y    F     OR2x2_ASAP7_75t_SL           1  2.6    15    29     864    (-,-) 
  inst_DP_g43635/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    30    19     883    (-,-) 
  inst_DP_g43283/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    45    26     909    (-,-) 
  inst_DP_g43159/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         3  6.2    88    48     957    (-,-) 
  inst_DP_g46014/Y                                          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    51    29     986    (-,-) 
  inst_DP_g42962/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    45    29    1015    (-,-) 
  inst_DP_g42895/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    46    19    1034    (-,-) 
  inst_DP_inst_S6_inst_balancer_reg_out_reg[1]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1034    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (2 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_correction1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     916                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41039/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.6    56    37     246    (-,-) 
  inst_DP_g40608/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     285    (-,-) 
  inst_DP_g40293/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    63    37     322    (-,-) 
  g46288/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.4    77    81     403    (-,-) 
  inst_DP_g39628__8428/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    50    25     428    (-,-) 
  inst_DP_g39545__7098/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    31     459    (-,-) 
  inst_DP_g39455__3680/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.6    71    29     488    (-,-) 
  inst_DP_g39411__6161/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    32     520    (-,-) 
  inst_DP_g39369__3680/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    35     554    (-,-) 
  inst_DP_g39297__2346/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        3  6.1    28    30     584    (-,-) 
  inst_DP_g39279__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    53    29     614    (-,-) 
  inst_DP_g39038__6131/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    21     635    (-,-) 
  inst_DP_g39027__1617/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    20    25     660    (-,-) 
  inst_DP_g39017__2398/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    32    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    26     710    (-,-) 
  inst_DP_g38992__8428/Y                                    -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  2.1    76    15     725    (-,-) 
  inst_DP_g38986__6417/Y                                    -       B->Y    F     OR2x4_ASAP7_75t_SL        17 23.4    42    51     776    (-,-) 
  inst_DP_inst_S7_g4132/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  3.7    46    29     805    (-,-) 
  g46570/SN                                                 -       B->SN   R     FAx1_ASAP7_75t_SL          1  3.1    81    59     864    (-,-) 
  g46566/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  4.4    83    84     948    (-,-) 
  inst_DP_inst_S7_g3926/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.5    56    40     988    (-,-) 
  g46562/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.1    54    48    1036    (-,-) 
  inst_DP_inst_S7_inst_correction1_reg_out_reg[0]/D         -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1036    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 18: MET (2 ps) Setup Check with Pin inst_DP_inst_S2_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     916                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45551/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     650    (-,-) 
  inst_DP_g45403/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     673    (-,-) 
  inst_DP_g45358/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    26     698    (-,-) 
  inst_DP_g45290/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     723    (-,-) 
  inst_DP_g45022/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    45    22     744    (-,-) 
  inst_DP_g44635/Y                                         -       A2->Y   R     AO22x1_ASAP7_75t_SL       11 15.4   111    64     809    (-,-) 
  inst_DP_g44400/Y                                         -       B->Y    R     AND2x2_ASAP7_75t_SL        3  5.2    24    27     836    (-,-) 
  inst_DP_g46041/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    47    27     863    (-,-) 
  inst_DP_g43423/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       2  3.9    50    28     892    (-,-) 
  inst_DP_g43364/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  4.4    41    26     918    (-,-) 
  inst_DP_g43215/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    30     948    (-,-) 
  g46442/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    70    57    1004    (-,-) 
  inst_DP_g42953/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    39    32    1036    (-,-) 
  inst_DP_inst_S2_inst_balancer_reg_out_reg[0]/D           -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1036    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (2 ps) Setup Check with Pin inst_DP_inst_S0_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     913                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                     -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                               -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                     -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                     -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    54    21     659    (-,-) 
  inst_DP_g45309/Y                                     -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  3.9    69    29     688    (-,-) 
  inst_DP_g45165/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    31     719    (-,-) 
  inst_DP_g44796/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    25     744    (-,-) 
  inst_DP_g44412/Y                                     -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.9    91    60     803    (-,-) 
  inst_DP_g44088/Y                                     -       B->Y    F     AND2x2_ASAP7_75t_SL        3  5.1    21    33     837    (-,-) 
  g46086/Y                                             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  3.5    53    23     860    (-,-) 
  g46462/SN                                            -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.5    53    52     912    (-,-) 
  inst_DP_g43123/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.0    88    49     961    (-,-) 
  inst_DP_g43000/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     992    (-,-) 
  inst_DP_g42943/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    17    1009    (-,-) 
  inst_DP_g42868/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    44    24    1033    (-,-) 
  inst_DP_inst_S0_inst_balancer_reg_out_reg[3]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1033    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (2 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction1_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_correction1_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     916                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L            7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL           3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L            1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL             3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL             3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL               2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL             5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL            2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL           1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL             3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL           1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL            16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4164/Y                                 -       A->Y    R     INVx1_ASAP7_75t_SL              3  4.6    46    29     804    (-,-) 
  inst_DP_inst_S11_g4146/Y                                 -       B->Y    R     OR2x2_ASAP7_75t_SL              5  7.7    30    28     832    (-,-) 
  inst_DP_inst_S11_g4006/Y                                 -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    37    18     850    (-,-) 
  inst_DP_inst_S11_g3973/Y                                 -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.4    83    36     886    (-,-) 
  inst_DP_inst_S11_g3946/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    56    22     908    (-,-) 
  inst_DP_inst_S11_g3923/Y                                 -       B->Y    R     XOR2xp5_ASAP7_75t_SL            2  4.7    68    39     947    (-,-) 
  g46585/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL               1  2.6    58    60    1006    (-,-) 
  inst_DP_inst_S11_g3899/Y                                 -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.1    38    30    1036    (-,-) 
  inst_DP_inst_S11_inst_correction1_reg_out_reg[2]/D       -       -       F     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1036    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (2 ps) Setup Check with Pin inst_DP_inst_S8_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     916                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39405__7098/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.7    60    29     512    (-,-) 
  inst_DP_g39342__1617/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    32     544    (-,-) 
  inst_DP_g39300__6417/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  5.2    94    62     606    (-,-) 
  inst_DP_g39276__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    30     636    (-,-) 
  inst_DP_g39261__1881/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    72    30     666    (-,-) 
  inst_DP_g38988__2398/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    34     700    (-,-) 
  inst_DP_g38974__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    47    26     725    (-,-) 
  inst_DP_g38967__1617/Y                                    -       B2->Y   R     AO22x2_ASAP7_75t_SL       11 15.8    64    43     768    (-,-) 
  inst_DP_g45852/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    55    29     797    (-,-) 
  inst_DP_g45622/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    56    34     831    (-,-) 
  g46602/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  4.3    76    78     908    (-,-) 
  inst_DP_g46049/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    62    38     947    (-,-) 
  g46541/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    64    58    1005    (-,-) 
  inst_DP_g44272/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    39    31    1036    (-,-) 
  inst_DP_inst_S8_inst_balancer_reg_out_reg[1]/D            -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1036    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 22: MET (2 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_correction1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL        3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL       16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4164/Y                                 -       A->Y    R     INVx1_ASAP7_75t_SL         3  4.6    46    29     804    (-,-) 
  inst_DP_inst_S11_g4146/Y                                 -       B->Y    R     OR2x2_ASAP7_75t_SL         5  7.7    30    28     832    (-,-) 
  inst_DP_inst_S11_g4057/Y                                 -       B->Y    R     OR2x2_ASAP7_75t_SL         1  3.7    17    20     852    (-,-) 
  g46591/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    53    48     900    (-,-) 
  inst_DP_inst_S11_g3935/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.0    88    49     950    (-,-) 
  inst_DP_inst_S11_g3916/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     984    (-,-) 
  g46584/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.1    60    51    1035    (-,-) 
  inst_DP_inst_S11_inst_correction1_reg_out_reg[0]/D       -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (2 ps) Setup Check with Pin inst_DP_inst_S13_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.4    85    86     206    (-,-) 
  inst_DP_inst_S7_g2798/Y                              -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.6    45    23     230    (-,-) 
  inst_DP_inst_S7_g2769/Y                              -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  3.5    44    34     263    (-,-) 
  g46558/SN                                            -       A->SN   R     FAx1_ASAP7_75t_SL            1  2.6    69    49     312    (-,-) 
  inst_DP_inst_S7_g2728/Y                              -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  4.2    58    33     345    (-,-) 
  inst_DP_inst_S7_g2725/Y                              -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  4.9    77    44     390    (-,-) 
  inst_DP_inst_S7_g2716/Y                              -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    61    37     427    (-,-) 
  g46548/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.7    75    72     499    (-,-) 
  inst_DP_g39515__5122/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.7    68    42     540    (-,-) 
  inst_DP_g45686/Y                                     -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.3    83    33     573    (-,-) 
  inst_DP_g45580/Y                                     -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.3    22    40     613    (-,-) 
  inst_DP_g45545/Y                                     -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     626    (-,-) 
  inst_DP_g45355/Y                                     -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.6   107    42     668    (-,-) 
  inst_DP_g45270/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.8    66    42     710    (-,-) 
  inst_DP_g45065/Y                                     -       A2->Y   F     OAI22x1_ASAP7_75t_SL        10 13.9   121    45     755    (-,-) 
  inst_DP_g44248/Y                                     -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  5.1    82    53     808    (-,-) 
  inst_DP_g44097/Y                                     -       A->Y    F     INVx1_ASAP7_75t_SL           2  3.4    38    20     828    (-,-) 
  inst_DP_g43930/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  2.6    35    23     851    (-,-) 
  inst_DP_g43666/Y                                     -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    42    20     872    (-,-) 
  inst_DP_g43326/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    47    28     900    (-,-) 
  inst_DP_g43160/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL         3  6.0    84    47     947    (-,-) 
  inst_DP_g46022/Y                                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    62    35     982    (-,-) 
  g46411/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    57    53    1035    (-,-) 
  inst_DP_inst_S13_inst_balancer_reg_out_reg[1]/D      -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1035    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 24: MET (2 ps) Setup Check with Pin inst_DP_inst_S0_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     913                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                     -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                               -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                     -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                     -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    54    21     659    (-,-) 
  inst_DP_g45309/Y                                     -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  3.9    69    29     688    (-,-) 
  inst_DP_g45165/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    31     719    (-,-) 
  inst_DP_g44796/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    25     744    (-,-) 
  inst_DP_g44412/Y                                     -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.9    91    60     803    (-,-) 
  inst_DP_g44088/Y                                     -       B->Y    F     AND2x2_ASAP7_75t_SL        3  5.1    21    33     837    (-,-) 
  inst_DP_g43721/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  3.7    41    24     860    (-,-) 
  g46466/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    50    54     914    (-,-) 
  inst_DP_g43099/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    56    36     950    (-,-) 
  inst_DP_g46010/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    31     981    (-,-) 
  inst_DP_g42931/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    28    1009    (-,-) 
  inst_DP_g42867/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    24    1033    (-,-) 
  inst_DP_inst_S0_inst_balancer_reg_out_reg[2]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1033    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (2 ps) Setup Check with Pin inst_DP_inst_S8_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    33     570    (-,-) 
  inst_DP_g39282__1617/Y                                   -       B->Y    R     XOR2x2_ASAP7_75t_SL        3  5.2    25    43     614    (-,-) 
  inst_DP_g39140__2883/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      1  2.1    52    17     631    (-,-) 
  inst_DP_g39137__6161/Y                                   -       B->Y    F     AO21x1_ASAP7_75t_SL        3  5.5    33    33     664    (-,-) 
  inst_DP_g39125__1617/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    36    24     688    (-,-) 
  inst_DP_g38999__5122/Y                                   -       B1->Y   F     AO32x1_ASAP7_75t_SL       10 13.9    81    60     748    (-,-) 
  inst_DP_g38991__4319/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    47    31     779    (-,-) 
  inst_DP_g38980__9315/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    52    32     811    (-,-) 
  g46207/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          2  6.2   133    97     908    (-,-) 
  g46204/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  3.5    84    76     983    (-,-) 
  g46203/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.1    58    52    1035    (-,-) 
  inst_DP_inst_S8_inst_balancer_reg_out_reg[0]/D           -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (2 ps) Setup Check with Pin inst_DP_inst_S12_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                     -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                               -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                     -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.1    69    43     643    (-,-) 
  inst_DP_g45402/Y                                     -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    25     668    (-,-) 
  inst_DP_g45397/Y                                     -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.5    71    32     700    (-,-) 
  inst_DP_g45263/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.8    44    32     732    (-,-) 
  inst_DP_g45067/Y                                     -       A2->Y   R     OAI22x1_ASAP7_75t_SL      10 13.9   142    52     784    (-,-) 
  inst_DP_g44779/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  4.9    78    41     824    (-,-) 
  inst_DP_g44475/Y                                     -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    15    29     854    (-,-) 
  inst_DP_g43778/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    24     878    (-,-) 
  inst_DP_g43404/Y                                     -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    37    22     900    (-,-) 
  inst_DP_g43236/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.0    70    40     940    (-,-) 
  inst_DP_g43106/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    67    41     981    (-,-) 
  g46420/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    56    54    1035    (-,-) 
  inst_DP_inst_S12_inst_balancer_reg_out_reg[3]/D      -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (2 ps) Setup Check with Pin inst_DP_inst_S12_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                     -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                               -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                     -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.1    69    43     643    (-,-) 
  inst_DP_g45402/Y                                     -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    25     668    (-,-) 
  inst_DP_g45397/Y                                     -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.5    71    32     700    (-,-) 
  inst_DP_g45263/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.8    44    32     732    (-,-) 
  inst_DP_g45067/Y                                     -       A2->Y   R     OAI22x1_ASAP7_75t_SL      10 13.9   142    52     784    (-,-) 
  inst_DP_g44779/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  4.9    78    41     824    (-,-) 
  inst_DP_g44475/Y                                     -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    15    29     854    (-,-) 
  inst_DP_g43778/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    24     878    (-,-) 
  inst_DP_g43404/Y                                     -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    37    22     900    (-,-) 
  inst_DP_g43236/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.0    70    40     940    (-,-) 
  inst_DP_g46025/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    67    41     981    (-,-) 
  g46419/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    57    54    1035    (-,-) 
  inst_DP_inst_S12_inst_balancer_reg_out_reg[1]/D      -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (2 ps) Setup Check with Pin inst_DP_inst_S1_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45566/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    68    37     643    (-,-) 
  inst_DP_g45430/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     666    (-,-) 
  inst_DP_g45359/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.3    21    25     691    (-,-) 
  inst_DP_g45286/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    50    24     715    (-,-) 
  inst_DP_g45020/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    40    28     743    (-,-) 
  inst_DP_g44639/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.8    91    59     803    (-,-) 
  inst_DP_g44396/Y                                         -       B->Y    F     AND2x2_ASAP7_75t_SL        3  5.1    21    33     836    (-,-) 
  inst_DP_g43938/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    31    19     855    (-,-) 
  inst_DP_g43652/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    41    27     882    (-,-) 
  inst_DP_g43339/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    45    20     903    (-,-) 
  inst_DP_g43197/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       3  6.0    83    47     950    (-,-) 
  inst_DP_g43042/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     984    (-,-) 
  g46422/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.1    50    51    1035    (-,-) 
  inst_DP_inst_S1_inst_balancer_reg_out_reg[0]/D           -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 29: MET (3 ps) Setup Check with Pin inst_DP_inst_S10_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       3                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45373/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    58    19     711    (-,-) 
  inst_DP_g45260/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    41    30     741    (-,-) 
  inst_DP_g45069/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL         10 14.1    48    39     781    (-,-) 
  inst_DP_g44914/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL        2  3.8    60    31     812    (-,-) 
  inst_DP_g44780/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           2  3.4    32    18     830    (-,-) 
  inst_DP_g44550/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  2.6    34    22     852    (-,-) 
  inst_DP_g43838/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    43    27     879    (-,-) 
  inst_DP_g43412/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    44    18     897    (-,-) 
  inst_DP_g43233/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  5.5    81    44     941    (-,-) 
  g46430/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    61    62    1003    (-,-) 
  inst_DP_g42929/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    47    29    1032    (-,-) 
  inst_DP_inst_S10_inst_balancer_reg_out_reg[2]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1032    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (3 ps) Setup Check with Pin inst_DP_inst_S13_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    33     570    (-,-) 
  inst_DP_g39282__1617/Y                                   -       B->Y    R     XOR2x2_ASAP7_75t_SL        3  5.2    25    43     614    (-,-) 
  inst_DP_g45547/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    51    25     639    (-,-) 
  inst_DP_g45454/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      3  5.7    84    37     676    (-,-) 
  inst_DP_g45187/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  4.6   113    48     724    (-,-) 
  inst_DP_g45138/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         8 11.1    83    49     773    (-,-) 
  inst_DP_g44958/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    47    31     804    (-,-) 
  inst_DP_g44277/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    55    30     834    (-,-) 
  g46501/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    55    57     891    (-,-) 
  inst_DP_g43192/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.4    56    39     930    (-,-) 
  inst_DP_g43047/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    43    23     953    (-,-) 
  inst_DP_g42965/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    53    32     984    (-,-) 
  g46412/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.1    51    51    1035    (-,-) 
  inst_DP_inst_S13_inst_balancer_reg_out_reg[2]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (3 ps) Setup Check with Pin inst_DP_inst_S8_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    33     570    (-,-) 
  inst_DP_g39282__1617/Y                                   -       B->Y    R     XOR2x2_ASAP7_75t_SL        3  5.2    25    43     614    (-,-) 
  inst_DP_g39140__2883/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      1  2.1    52    17     631    (-,-) 
  inst_DP_g39137__6161/Y                                   -       B->Y    F     AO21x1_ASAP7_75t_SL        3  5.5    33    33     664    (-,-) 
  inst_DP_g39125__1617/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    36    24     688    (-,-) 
  inst_DP_g38999__5122/Y                                   -       B1->Y   F     AO32x1_ASAP7_75t_SL       10 13.9    81    60     748    (-,-) 
  inst_DP_g38991__4319/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    47    31     779    (-,-) 
  inst_DP_g38980__9315/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    52    32     811    (-,-) 
  g46207/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          2  6.2   133    97     908    (-,-) 
  g46546/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.6    73    64     972    (-,-) 
  inst_DP_g44891/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    34    1006    (-,-) 
  inst_DP_g44270/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    45    26    1032    (-,-) 
  inst_DP_inst_S8_inst_balancer_reg_out_reg[3]/D           -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1032    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (3 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_correction0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL        3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL       3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL       17 23.4    71    52     769    (-,-) 
  inst_DP_g44095/Y                                         -       B->Y    F     AND2x2_ASAP7_75t_SL        4  6.2    25    32     801    (-,-) 
  inst_DP_g43725/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    32    20     821    (-,-) 
  inst_DP_g43472/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    56    34     855    (-,-) 
  g46451/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  4.9   106    82     937    (-,-) 
  g46431/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    68    67    1003    (-,-) 
  inst_DP_g42874/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    39    32    1035    (-,-) 
  inst_DP_inst_S15_inst_correction0_reg_out_reg[2]/D       -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (3 ps) Setup Check with Pin inst_DP_inst_S2_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     915                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45551/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     650    (-,-) 
  inst_DP_g45403/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     673    (-,-) 
  inst_DP_g45358/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    26     698    (-,-) 
  inst_DP_g45290/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     723    (-,-) 
  inst_DP_g45022/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    45    22     744    (-,-) 
  inst_DP_g44635/Y                                         -       A2->Y   R     AO22x1_ASAP7_75t_SL       11 15.4   111    64     809    (-,-) 
  inst_DP_g44400/Y                                         -       B->Y    R     AND2x2_ASAP7_75t_SL        3  5.2    24    27     836    (-,-) 
  inst_DP_g46041/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    47    27     863    (-,-) 
  inst_DP_g43423/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       2  3.9    50    28     892    (-,-) 
  inst_DP_g43364/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  4.4    41    26     918    (-,-) 
  inst_DP_g43216/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    30     948    (-,-) 
  g46444/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    61    57    1004    (-,-) 
  inst_DP_g42897/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    39    30    1035    (-,-) 
  inst_DP_inst_S2_inst_balancer_reg_out_reg[1]/D           -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1035    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (3 ps) Setup Check with Pin inst_DP_inst_S13_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     914                  
             Slack:=       3                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        3  5.6    67    43     495    (-,-) 
  inst_DP_g39418__6417/Y                                    -       A->Y    R     XOR2x2_ASAP7_75t_SL          2  3.7    19    35     531    (-,-) 
  inst_DP_g39336__6260/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        2  4.3    87    25     556    (-,-) 
  inst_DP_g45533/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.5    57    40     596    (-,-) 
  inst_DP_g45504/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    18     614    (-,-) 
  inst_DP_g45345/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      2  4.3    91    36     650    (-,-) 
  inst_DP_g45275/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.1    52    28     679    (-,-) 
  inst_DP_g45074/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL        5  7.5   126    45     724    (-,-) 
  inst_DP_g45005/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           9 13.0   112    69     793    (-,-) 
  inst_DP_g44750/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    50    24     817    (-,-) 
  inst_DP_g44365/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    55    33     850    (-,-) 
  g46522/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL            1  3.5    86    65     915    (-,-) 
  g46489/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL            1  3.5    72    69     984    (-,-) 
  g46413/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL            1  2.1    56    50    1034    (-,-) 
  inst_DP_inst_S13_inst_balancer_reg_out_reg[3]/D           -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1034    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (3 ps) Setup Check with Pin inst_DP_inst_S9_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       3                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39387__2346/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    25     507    (-,-) 
  inst_DP_g39334__2398/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    36     543    (-,-) 
  inst_DP_g39294__9315/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        4  6.8    29    31     573    (-,-) 
  inst_DP_g39280__6783/Y                                    -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.2    25    29     603    (-,-) 
  inst_DP_g45765/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    25     628    (-,-) 
  inst_DP_g45543/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    35     663    (-,-) 
  inst_DP_g45376/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    25     688    (-,-) 
  inst_DP_g45257/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    46    26     714    (-,-) 
  inst_DP_g45068/Y                                          -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 14.1   102    61     775    (-,-) 
  inst_DP_g44614/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.2    72    39     814    (-,-) 
  inst_DP_g44516/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    40    26     840    (-,-) 
  inst_DP_g44220/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  3.5    42    24     864    (-,-) 
  g46497/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.5    56    51     914    (-,-) 
  inst_DP_g43230/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.4    71    41     956    (-,-) 
  inst_DP_g43086/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    45    25     980    (-,-) 
  inst_DP_g43002/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    28    1008    (-,-) 
  inst_DP_g42927/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    24    1032    (-,-) 
  inst_DP_inst_S9_inst_balancer_reg_out_reg[1]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1032    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (4 ps) Setup Check with Pin inst_DP_inst_S2_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45551/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     650    (-,-) 
  inst_DP_g45403/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     673    (-,-) 
  inst_DP_g45358/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    26     698    (-,-) 
  inst_DP_g45290/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     723    (-,-) 
  inst_DP_g45022/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    23     746    (-,-) 
  inst_DP_g44635/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.4    89    58     804    (-,-) 
  inst_DP_g44390/Y                                         -       B->Y    F     AND2x2_ASAP7_75t_SL        3  5.1    21    33     837    (-,-) 
  inst_DP_g43923/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  3.1    36    21     858    (-,-) 
  g46478/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    48    52     910    (-,-) 
  inst_DP_g43161/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.2    90    49     959    (-,-) 
  inst_DP_g43036/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     990    (-,-) 
  inst_DP_g42961/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    17    1007    (-,-) 
  inst_DP_g42899/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    44    24    1032    (-,-) 
  inst_DP_inst_S2_inst_balancer_reg_out_reg[3]/D           -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1032    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (4 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_correction0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 11.1    74    85     205    (-,-) 
  inst_DP_g41226/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.0    68    43     248    (-,-) 
  inst_DP_g40581/Y                                         -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     270    (-,-) 
  inst_DP_g40298/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    42    26     297    (-,-) 
  inst_DP_g39907__9315/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    35    18     314    (-,-) 
  inst_DP_g39765__1705/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  6.2    97    54     368    (-,-) 
  inst_DP_g41318/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    29     397    (-,-) 
  inst_DP_g39505__5107/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    32     429    (-,-) 
  g46235/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    70    71     500    (-,-) 
  inst_DP_g39390__6417/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    27     528    (-,-) 
  inst_DP_g39340__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    37     565    (-,-) 
  inst_DP_g45679/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.1    82    31     596    (-,-) 
  inst_DP_g45572/Y                                         -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.0    24    36     632    (-,-) 
  inst_DP_g45431/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    17     649    (-,-) 
  inst_DP_g45395/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.5    22    26     675    (-,-) 
  inst_DP_g45148/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    24     699    (-,-) 
  inst_DP_g44795/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    47    26     725    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       16 22.0    83    53     778    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  4.6    44    25     803    (-,-) 
  inst_DP_g44094/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         5  7.7    26    32     834    (-,-) 
  inst_DP_g43979/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    29    18     852    (-,-) 
  inst_DP_g43723/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    31    18     870    (-,-) 
  inst_DP_g43470/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    34    26     896    (-,-) 
  inst_DP_g43222/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    44    21     917    (-,-) 
  inst_DP_g43097/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.4    69    38     955    (-,-) 
  inst_DP_g43005/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    45    24     980    (-,-) 
  inst_DP_g42942/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    28    1007    (-,-) 
  inst_DP_g42870/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    43    24    1032    (-,-) 
  inst_DP_inst_S3_inst_correction0_reg_out_reg[1]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1032    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (4 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_correction0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       4                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL        3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL       3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    56    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       17 23.4    88    56     773    (-,-) 
  inst_DP_g44096/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      5  7.7    98    50     823    (-,-) 
  inst_DP_g43981/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    46    29     852    (-,-) 
  inst_DP_g43726/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    35    20     872    (-,-) 
  inst_DP_g43466/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    37    23     895    (-,-) 
  inst_DP_g43257/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    46    21     916    (-,-) 
  inst_DP_g43117/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    35     951    (-,-) 
  inst_DP_g46012/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    45    28     980    (-,-) 
  inst_DP_g42944/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    37    28    1007    (-,-) 
  inst_DP_g42873/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    24    1032    (-,-) 
  inst_DP_inst_S15_inst_correction0_reg_out_reg[1]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1032    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (4 ps) Setup Check with Pin inst_DP_inst_S5_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       4                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.2    22    39     627    (-,-) 
  inst_DP_g45433/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    29    23     650    (-,-) 
  inst_DP_g45325/Y                                          -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  5.5    95    38     688    (-,-) 
  inst_DP_g45155/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    53    31     719    (-,-) 
  inst_DP_g44789/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    44    14     734    (-,-) 
  inst_DP_g44413/Y                                          -       A2->Y   F     AO22x1_ASAP7_75t_SL       10 14.6    85    57     791    (-,-) 
  inst_DP_g44262/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.9    46    30     821    (-,-) 
  inst_DP_g44090/Y                                          -       B->Y    F     NOR2x1_ASAP7_75t_SL        3  5.1    64    25     845    (-,-) 
  inst_DP_g43760/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    42    28     873    (-,-) 
  inst_DP_g43473/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    45    29     902    (-,-) 
  inst_DP_g43270/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    42    28     930    (-,-) 
  inst_DP_g43120/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.4    56    25     956    (-,-) 
  inst_DP_g43024/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    51    23     979    (-,-) 
  inst_DP_g42950/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    37    28    1007    (-,-) 
  inst_DP_g42876/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    24    1032    (-,-) 
  inst_DP_inst_S5_inst_balancer_reg_out_reg[2]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1032    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (4 ps) Setup Check with Pin inst_DP_inst_S4_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     913                  
             Slack:=       4                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.2    22    39     627    (-,-) 
  inst_DP_g45508/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     640    (-,-) 
  inst_DP_g45362/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.3   115    46     686    (-,-) 
  inst_DP_g45278/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     722    (-,-) 
  inst_DP_g45014/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    56    27     749    (-,-) 
  inst_DP_g44638/Y                                          -       A2->Y   R     AO22x2_ASAP7_75t_SL         10 14.6    59    44     792    (-,-) 
  inst_DP_g44395/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.1    74    34     826    (-,-) 
  inst_DP_g43915/Y                                          -       B->Y    F     OR2x2_ASAP7_75t_SL           1  2.6    15    29     855    (-,-) 
  inst_DP_g43636/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    31    19     874    (-,-) 
  inst_DP_g43338/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    44    26     899    (-,-) 
  inst_DP_g43198/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         3  7.2    78    37     936    (-,-) 
  inst_DP_g43061/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.7    69    42     979    (-,-) 
  g46415/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    49    55    1033    (-,-) 
  inst_DP_inst_S4_inst_balancer_reg_out_reg[1]/D            -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1033    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (5 ps) Setup Check with Pin inst_DP_inst_S5_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     910                  
             Slack:=       5                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.2    22    39     627    (-,-) 
  inst_DP_g45433/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    21     648    (-,-) 
  inst_DP_g45325/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    34     683    (-,-) 
  inst_DP_g45076/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.9   127    55     738    (-,-) 
  inst_DP_g45007/Y                                          -       A->Y    F     INVx1_ASAP7_75t_SL         9 13.0    96    56     794    (-,-) 
  inst_DP_g44902/Y                                          -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.2    76    49     843    (-,-) 
  inst_DP_g44553/Y                                          -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     866    (-,-) 
  inst_DP_g43445/Y                                          -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    43    26     891    (-,-) 
  inst_DP_g43268/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    38    22     913    (-,-) 
  inst_DP_g43124/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.0    84    45     958    (-,-) 
  inst_DP_g42997/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    49    31     989    (-,-) 
  inst_DP_g42933/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    17    1006    (-,-) 
  inst_DP_g42878/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    43    24    1030    (-,-) 
  inst_DP_inst_S5_inst_balancer_reg_out_reg[3]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1030    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 42: MET (5 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_correction0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     910                  
             Slack:=       5                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L          6 10.0    69    83     203    (-,-) 
  inst_DP_g41055/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.8    63    40     243    (-,-) 
  inst_DP_g40614/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L        1  2.5    56    40     284    (-,-) 
  inst_DP_g40346/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    39    30     313    (-,-) 
  inst_DP_g39208__1666/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.5    39    21     334    (-,-) 
  inst_DP_g39200__7482/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  4.2    64    36     371    (-,-) 
  inst_DP_g39187__5526/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.7    67    34     405    (-,-) 
  g46216/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL           2  3.8    75    75     479    (-,-) 
  inst_DP_g39145__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.9    70    43     522    (-,-) 
  inst_DP_g39063__6783/Y                                   -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       2  3.5    76    29     551    (-,-) 
  inst_DP_g39060/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.1    33    21     572    (-,-) 
  inst_DP_g39054__2398/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.8    69    28     600    (-,-) 
  inst_DP_g39052/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.0    31    19     620    (-,-) 
  inst_DP_g39043__6161/Y                                   -       A->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.0    35    13     633    (-,-) 
  inst_DP_g39033__5122/Y                                   -       C->Y    R     OAI221xp5_ASAP7_75t_SL      2  3.3    90    28     661    (-,-) 
  inst_DP_g39029/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          2  4.3    44    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    37    30     714    (-,-) 
  inst_DP_g38992__8428/Y                                   -       B->Y    R     NOR2x1_ASAP7_75t_SL         1  2.1    64    15     729    (-,-) 
  inst_DP_g38986__6417/Y                                   -       B->Y    R     OR2x4_ASAP7_75t_SL         17 23.4    46    43     772    (-,-) 
  inst_DP_inst_S7_g4144/Y                                  -       B->Y    F     NAND2xp5_ASAP7_75t_SL       5  7.8   101    43     815    (-,-) 
  inst_DP_inst_S7_g4025/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  3.5    73    45     861    (-,-) 
  g46572/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           1  2.5    57    55     916    (-,-) 
  inst_DP_inst_S7_g3949/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  4.4    71    42     957    (-,-) 
  inst_DP_inst_S7_g3925/Y                                  -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.4    46    30     987    (-,-) 
  inst_DP_inst_S7_g3910/Y                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    41    17    1005    (-,-) 
  inst_DP_inst_S7_g3899/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    41    25    1030    (-,-) 
  inst_DP_inst_S7_inst_correction0_reg_out_reg[2]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0    1030    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (6 ps) Setup Check with Pin inst_DP_inst_S6_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     909                  
             Slack:=       6                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    53    20     522    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.9    49    36     559    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        2  4.2    98    38     597    (-,-) 
  inst_DP_g45528/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    60    32     629    (-,-) 
  inst_DP_g45501/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     648    (-,-) 
  inst_DP_g45363/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.2   114    47     695    (-,-) 
  inst_DP_g45282/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     730    (-,-) 
  inst_DP_g45025/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    50    27     757    (-,-) 
  inst_DP_g44634/Y                                          -       A2->Y   R     AO22x2_ASAP7_75t_SL         11 15.4    62    44     801    (-,-) 
  inst_DP_g44245/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.1    76    34     835    (-,-) 
  inst_DP_g43919/Y                                          -       B->Y    F     OR2x2_ASAP7_75t_SL           1  2.6    15    29     864    (-,-) 
  inst_DP_g43635/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    30    19     883    (-,-) 
  inst_DP_g43283/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    45    26     909    (-,-) 
  inst_DP_g43159/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         3  6.2    88    48     957    (-,-) 
  inst_DP_g43032/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    51    31     988    (-,-) 
  inst_DP_g42968/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    17    1005    (-,-) 
  inst_DP_g42896/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    43    24    1029    (-,-) 
  inst_DP_inst_S6_inst_balancer_reg_out_reg[3]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1029    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (6 ps) Setup Check with Pin inst_DP_inst_S10_inst_balancer_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_balancer_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     912                  
             Slack:=       6                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45373/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    58    19     711    (-,-) 
  inst_DP_g45260/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    41    30     741    (-,-) 
  inst_DP_g45069/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL         10 14.1    48    39     781    (-,-) 
  inst_DP_g44615/Y                                         -       B->Y    F     AND2x2_ASAP7_75t_SL          3  5.2    21    27     808    (-,-) 
  inst_DP_g46047/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    35    26     834    (-,-) 
  inst_DP_g43584/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        3  6.7    72    45     878    (-,-) 
  inst_DP_g46038/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  3.1    51    36     915    (-,-) 
  g46455/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL            1  3.5    89    64     979    (-,-) 
  g46418/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            1  2.1    57    53    1032    (-,-) 
  inst_DP_inst_S10_inst_balancer_reg_out_reg[1]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1032    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (6 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction1_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_correction1_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     909                  
             Slack:=       6                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L            7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL           3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L            1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL             3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL             3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL               2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL             5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL            2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL           1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL             3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL           1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL            16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4110/Y                                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL           6  8.8   101    58     832    (-,-) 
  inst_DP_inst_S11_g4004/Y                                 -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    48    25     857    (-,-) 
  inst_DP_inst_S11_g3975/Y                                 -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.6    86    40     897    (-,-) 
  inst_DP_inst_S11_g3941/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  2.6    54    32     929    (-,-) 
  inst_DP_inst_S11_g3928/Y                                 -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  4.4    53    26     955    (-,-) 
  inst_DP_inst_S11_g3912/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    40    23     978    (-,-) 
  inst_DP_inst_S11_g3902/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    37    27    1005    (-,-) 
  inst_DP_inst_S11_g3892/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.1    40    24    1029    (-,-) 
  inst_DP_inst_S11_inst_correction1_reg_out_reg[1]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1029    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (6 ps) Setup Check with Pin inst_DP_inst_S10_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     911                  
             Slack:=       6                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45373/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    58    19     711    (-,-) 
  inst_DP_g45260/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    52    24     736    (-,-) 
  inst_DP_g45069/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL         10 14.1    58    42     778    (-,-) 
  inst_DP_g44912/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.1    76    34     812    (-,-) 
  inst_DP_g44570/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    15    29     840    (-,-) 
  inst_DP_g44064/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.5    52    26     867    (-,-) 
  g46484/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  4.3    74    73     940    (-,-) 
  inst_DP_g43094/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  3.7    56    39     979    (-,-) 
  g46417/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    55    52    1031    (-,-) 
  inst_DP_inst_S10_inst_balancer_reg_out_reg[3]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1031    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (7 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_correction0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     908                  
             Slack:=       7                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.3    84    86     206    (-,-) 
  inst_DP_g41238/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        2  3.6    54    29     235    (-,-) 
  inst_DP_g46178/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  6.7    96    53     288    (-,-) 
  g46072/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL           1  2.4    16    26     314    (-,-) 
  inst_DP_g39992/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    44    19     332    (-,-) 
  inst_DP_g39818__7410/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL         3  7.7    83    39     371    (-,-) 
  inst_DP_g39572__5122/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.7    70    43     415    (-,-) 
  g46236/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.6    74    73     488    (-,-) 
  inst_DP_g39397__5526/Y                                   -       B->Y    F     XNOR2x2_ASAP7_75t_SL         2  3.9    18    29     517    (-,-) 
  inst_DP_g45715/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        3  6.2   121    41     558    (-,-) 
  inst_DP_g45523/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    66    34     592    (-,-) 
  inst_DP_g45500/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    30    19     612    (-,-) 
  inst_DP_g45357/Y                                         -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.7   108    44     656    (-,-) 
  inst_DP_g45269/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.1    56    30     686    (-,-) 
  inst_DP_g45077/Y                                         -       A2->Y   R     AO21x1_ASAP7_75t_SL         16 21.8   152    78     764    (-,-) 
  inst_DP_g44633/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        6  9.2   118    65     829    (-,-) 
  inst_DP_g44213/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    17    34     863    (-,-) 
  inst_DP_g43467/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    34    20     882    (-,-) 
  inst_DP_g43256/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    45    21     903    (-,-) 
  inst_DP_g43125/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        3  6.1    71    42     945    (-,-) 
  inst_DP_g43018/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    55    34     980    (-,-) 
  inst_DP_g42946/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    46    29    1009    (-,-) 
  inst_DP_g42875/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    43    19    1028    (-,-) 
  inst_DP_inst_S15_inst_correction0_reg_out_reg[3]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1028    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (8 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_correction0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     908                  
             Slack:=       8                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39406__6131/Y                                   -       B2->Y   F     AO22x1_ASAP7_75t_SL        5  8.7    54    50     581    (-,-) 
  inst_DP_g39270__1666/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    40    24     605    (-,-) 
  inst_DP_g39260__6131/Y                                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    78    32     636    (-,-) 
  inst_DP_g39248__8428/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.0    45    28     665    (-,-) 
  inst_DP_g39001__7098/Y                                   -       B2->Y   R     AO22x1_ASAP7_75t_SL       17 23.0   160    85     749    (-,-) 
  inst_DP_inst_S11_g4142/Y                                 -       B->Y    F     NAND2xp5_ASAP7_75t_SL      4  6.6    98    52     802    (-,-) 
  inst_DP_inst_S11_g4031/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    62    39     841    (-,-) 
  inst_DP_inst_S11_g3983/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.5    56    35     876    (-,-) 
  g46590/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  4.3    76    74     950    (-,-) 
  inst_DP_inst_S11_g3926/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    48    24     974    (-,-) 
  inst_DP_inst_S11_g3911/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    28    1002    (-,-) 
  inst_DP_inst_S11_g3900/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    41    25    1028    (-,-) 
  inst_DP_inst_S11_inst_correction0_reg_out_reg[2]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1028    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (8 ps) Setup Check with Pin inst_DP_inst_S9_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     908                  
             Slack:=       8                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39387__2346/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    25     507    (-,-) 
  inst_DP_g39334__2398/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    36     543    (-,-) 
  inst_DP_g39294__9315/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        4  6.8    29    31     573    (-,-) 
  inst_DP_g39280__6783/Y                                    -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.2    25    29     603    (-,-) 
  inst_DP_g45765/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    25     628    (-,-) 
  inst_DP_g45543/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    35     663    (-,-) 
  inst_DP_g45376/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    25     688    (-,-) 
  inst_DP_g45257/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    46    26     714    (-,-) 
  inst_DP_g45068/Y                                          -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 14.1   102    61     775    (-,-) 
  inst_DP_g44614/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.2    72    39     814    (-,-) 
  inst_DP_g44516/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    40    26     840    (-,-) 
  inst_DP_g44220/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  3.5    42    24     864    (-,-) 
  g46497/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.5    56    51     914    (-,-) 
  inst_DP_g43230/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.4    71    41     956    (-,-) 
  inst_DP_g43088/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    46    30     986    (-,-) 
  inst_DP_g42991/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    38    17    1003    (-,-) 
  inst_DP_g42926/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    25    1028    (-,-) 
  inst_DP_inst_S9_inst_balancer_reg_out_reg[2]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1028    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (8 ps) Setup Check with Pin inst_DP_inst_S1_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       3                  
       Uncertainty:-      80                  
     Required Time:=    1037                  
      Launch Clock:-     120                  
         Data Path:-     909                  
             Slack:=       8                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45566/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    68    37     643    (-,-) 
  inst_DP_g45430/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     666    (-,-) 
  inst_DP_g45359/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.3    21    25     691    (-,-) 
  inst_DP_g45286/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    50    24     715    (-,-) 
  inst_DP_g45020/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    40    28     743    (-,-) 
  inst_DP_g44639/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.8    91    59     803    (-,-) 
  inst_DP_g44396/Y                                         -       B->Y    F     AND2x2_ASAP7_75t_SL        3  5.1    21    33     836    (-,-) 
  inst_DP_g43938/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    31    19     855    (-,-) 
  inst_DP_g43652/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    41    27     882    (-,-) 
  inst_DP_g43339/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    45    20     903    (-,-) 
  inst_DP_g43197/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       3  6.0    83    47     950    (-,-) 
  inst_DP_g43070/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    66    25     975    (-,-) 
  g46414/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    56    54    1029    (-,-) 
  inst_DP_inst_S1_inst_balancer_reg_out_reg[3]/D           -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1029    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 51: MET (8 ps) Setup Check with Pin inst_DP_inst_S12_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     909                  
             Slack:=       8                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                     -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                               -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                     -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.1    69    43     643    (-,-) 
  inst_DP_g45402/Y                                     -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    25     668    (-,-) 
  inst_DP_g45397/Y                                     -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.5    71    32     700    (-,-) 
  inst_DP_g45263/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.8    44    32     732    (-,-) 
  inst_DP_g45067/Y                                     -       A2->Y   R     OAI22x1_ASAP7_75t_SL      10 13.9   142    52     784    (-,-) 
  inst_DP_g44779/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  4.9    78    41     824    (-,-) 
  inst_DP_g44475/Y                                     -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    15    29     854    (-,-) 
  inst_DP_g43778/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    24     878    (-,-) 
  inst_DP_g43404/Y                                     -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    37    22     900    (-,-) 
  inst_DP_g43236/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.8    85    44     944    (-,-) 
  inst_DP_g43096/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    58    34     978    (-,-) 
  g46429/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.1    51    52    1029    (-,-) 
  inst_DP_inst_S12_inst_balancer_reg_out_reg[0]/D      -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1029    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 52: MET (8 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction1_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_correction1_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     907                  
             Slack:=       8                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41039/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.6    56    37     246    (-,-) 
  inst_DP_g40608/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     285    (-,-) 
  inst_DP_g40293/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    63    37     322    (-,-) 
  g46288/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.4    77    81     403    (-,-) 
  inst_DP_g39628__8428/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    50    25     428    (-,-) 
  inst_DP_g39545__7098/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    31     459    (-,-) 
  inst_DP_g39455__3680/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.6    71    29     488    (-,-) 
  inst_DP_g39411__6161/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    32     520    (-,-) 
  inst_DP_g39369__3680/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    35     554    (-,-) 
  inst_DP_g39297__2346/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        3  6.1    28    30     584    (-,-) 
  inst_DP_g39279__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    53    29     614    (-,-) 
  inst_DP_g39038__6131/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    21     635    (-,-) 
  inst_DP_g39027__1617/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    20    25     660    (-,-) 
  inst_DP_g39017__2398/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    32    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    26     710    (-,-) 
  inst_DP_g38992__8428/Y                                    -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  2.1    76    15     725    (-,-) 
  inst_DP_g38986__6417/Y                                    -       B->Y    F     OR2x4_ASAP7_75t_SL        17 23.4    42    51     776    (-,-) 
  inst_DP_inst_S7_g4132/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  3.7    46    29     805    (-,-) 
  g46570/SN                                                 -       B->SN   R     FAx1_ASAP7_75t_SL          1  3.1    81    59     864    (-,-) 
  g46566/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  4.4    83    84     948    (-,-) 
  inst_DP_inst_S7_g3919/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    48    25     974    (-,-) 
  inst_DP_inst_S7_g3907/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    28    1002    (-,-) 
  inst_DP_inst_S7_g3898/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    41    25    1027    (-,-) 
  inst_DP_inst_S7_inst_correction1_reg_out_reg[2]/D         -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1027    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 53: MET (9 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_correction0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     907                  
             Slack:=       9                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 11.1    74    85     205    (-,-) 
  inst_DP_g41226/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.0    68    43     248    (-,-) 
  inst_DP_g40581/Y                                         -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     270    (-,-) 
  inst_DP_g40298/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    42    26     297    (-,-) 
  inst_DP_g39907__9315/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    35    18     314    (-,-) 
  inst_DP_g39765__1705/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  6.2    97    54     368    (-,-) 
  inst_DP_g41318/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    29     397    (-,-) 
  inst_DP_g39505__5107/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    32     429    (-,-) 
  g46235/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    70    71     500    (-,-) 
  inst_DP_g39390__6417/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    27     528    (-,-) 
  inst_DP_g39340__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    37     565    (-,-) 
  inst_DP_g45679/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.1    82    31     596    (-,-) 
  inst_DP_g45572/Y                                         -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.0    24    36     632    (-,-) 
  inst_DP_g45431/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    17     649    (-,-) 
  inst_DP_g45395/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.5    22    26     675    (-,-) 
  inst_DP_g45148/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    24     699    (-,-) 
  inst_DP_g44795/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    47    26     725    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       16 22.0    83    53     778    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  4.6    44    25     803    (-,-) 
  inst_DP_g44094/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         5  7.7    26    32     834    (-,-) 
  inst_DP_g43979/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    29    18     852    (-,-) 
  inst_DP_g43723/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    31    18     870    (-,-) 
  inst_DP_g43470/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    34    26     896    (-,-) 
  inst_DP_g43222/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    44    21     917    (-,-) 
  inst_DP_g43097/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.4    69    38     955    (-,-) 
  inst_DP_g43016/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    46    30     985    (-,-) 
  inst_DP_g42947/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    17    1002    (-,-) 
  inst_DP_g42872/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    24    1027    (-,-) 
  inst_DP_inst_S3_inst_correction0_reg_out_reg[2]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1027    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 54: MET (9 ps) Setup Check with Pin inst_DP_inst_S4_inst_balancer_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_balancer_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     906                  
             Slack:=       9                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.2    22    39     627    (-,-) 
  inst_DP_g45508/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     640    (-,-) 
  inst_DP_g45362/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.3   115    46     686    (-,-) 
  inst_DP_g45278/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     722    (-,-) 
  inst_DP_g45014/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    56    27     749    (-,-) 
  inst_DP_g44638/Y                                          -       A2->Y   R     AO22x2_ASAP7_75t_SL         10 14.6    59    44     792    (-,-) 
  inst_DP_g44395/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.1    74    34     826    (-,-) 
  inst_DP_g43915/Y                                          -       B->Y    F     OR2x2_ASAP7_75t_SL           1  2.6    15    29     855    (-,-) 
  inst_DP_g43636/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    31    19     874    (-,-) 
  inst_DP_g43338/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    44    26     899    (-,-) 
  inst_DP_g43198/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         3  7.1    96    53     952    (-,-) 
  inst_DP_g43067/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    52    31     983    (-,-) 
  inst_DP_g42980/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    42    17    1001    (-,-) 
  inst_DP_g42906/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    43    26    1026    (-,-) 
  inst_DP_inst_S4_inst_balancer_reg_out_reg[3]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1026    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 55: MET (9 ps) Setup Check with Pin inst_DP_inst_S10_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) Dec_EncBar
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     759                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_2_1 

#---------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------
  Dec_EncBar                                      -       -      R     (arrival)                    5  9.5     0     0     270    (-,-) 
  inst_DP_g41283/Y                                -       A->Y   F     INVx2_ASAP7_75t_SL           2  3.8    10     6     276    (-,-) 
  inst_DP_g40906/Y                                -       B->Y   R     XOR2x2_ASAP7_75t_SL          5  7.6    31    34     310    (-,-) 
  inst_DP_g40453/Y                                -       A->Y   R     AND2x2_ASAP7_75t_SL          3  4.7    20    20     330    (-,-) 
  inst_DP_g40115/Y                                -       B->Y   F     NAND2xp5_ASAP7_75t_SL        2  3.4    37    20     350    (-,-) 
  inst_DP_g40062/Y                                -       A->Y   F     AND2x2_ASAP7_75t_SL          3  4.8    18    26     376    (-,-) 
  inst_DP_g39955__8246/Y                          -       B->Y   F     AND2x2_ASAP7_75t_SL          4  5.8    21    22     399    (-,-) 
  inst_DP_g39855__5526/Y                          -       B->Y   F     AND2x2_ASAP7_75t_SL          4  6.1    21    24     422    (-,-) 
  inst_DP_g39759__8428/Y                          -       B->Y   F     AND2x2_ASAP7_75t_SL          2  4.2    16    21     443    (-,-) 
  inst_DP_g39650__6161/Y                          -       B->Y   R     XNOR2xp5_ASAP7_75t_SL        2  4.4    62    31     475    (-,-) 
  inst_DP_g39157__1617/Y                          -       A->Y   R     XOR2xp5_ASAP7_75t_SL         2  3.9    63    37     512    (-,-) 
  inst_DP_g45647/Y                                -       B2->Y  F     AOI22xp5_ASAP7_75t_SL        2  3.2    74    27     539    (-,-) 
  inst_DP_g45603/Y                                -       B->Y   R     NOR2xp33_ASAP7_75t_L         3  4.6   111    67     606    (-,-) 
  inst_DP_g45414/Y                                -       A1->Y  F     AOI222xp33_ASAP7_75t_SL      2  3.7    84    48     653    (-,-) 
  inst_DP_g45317/Y                                -       B->Y   R     XNOR2xp5_ASAP7_75t_SL        1  1.9    50    32     685    (-,-) 
  inst_DP_g45188/Y                                -       A2->Y  R     AO22x1_ASAP7_75t_SL         10 13.8   101    60     746    (-,-) 
  inst_DP_g44911/Y                                -       B->Y   F     NAND2xp5_ASAP7_75t_SL        3  5.1    76    38     784    (-,-) 
  inst_DP_g44351/Y                                -       B->Y   R     XNOR2xp5_ASAP7_75t_SL        1  3.1    62    38     823    (-,-) 
  g46528/SN                                       -       CI->SN F     FAx1_ASAP7_75t_SL            2  4.3    78    79     902    (-,-) 
  inst_DP_g46036/Y                                -       B->Y   R     XNOR2xp5_ASAP7_75t_SL        1  3.5    67    41     943    (-,-) 
  g46454/SN                                       -       A->SN  F     FAx1_ASAP7_75t_SL            1  2.6    64    56     998    (-,-) 
  inst_DP_g42989/Y                                -       A->Y   F     XNOR2xp5_ASAP7_75t_SL        1  2.1    38    31    1029    (-,-) 
  inst_DP_inst_S10_inst_balancer_reg_out_reg[0]/D -       -      F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1029    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 56: MET (10 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_correction0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     908                  
             Slack:=      10                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 11.1    74    85     205    (-,-) 
  inst_DP_g41226/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.0    68    43     248    (-,-) 
  inst_DP_g40581/Y                                         -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     270    (-,-) 
  inst_DP_g40298/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    42    26     297    (-,-) 
  inst_DP_g39907__9315/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    35    18     314    (-,-) 
  inst_DP_g39765__1705/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  6.2    97    54     368    (-,-) 
  inst_DP_g41318/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    29     397    (-,-) 
  inst_DP_g39505__5107/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    32     429    (-,-) 
  g46235/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    70    71     500    (-,-) 
  inst_DP_g39390__6417/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    27     528    (-,-) 
  inst_DP_g39340__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    37     565    (-,-) 
  inst_DP_g45679/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.1    82    31     596    (-,-) 
  inst_DP_g45572/Y                                         -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.0    24    36     632    (-,-) 
  inst_DP_g45431/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    17     649    (-,-) 
  inst_DP_g45395/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.5    22    26     675    (-,-) 
  inst_DP_g45148/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    24     699    (-,-) 
  inst_DP_g44795/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    47    26     725    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       16 22.0    83    53     778    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  4.6    44    25     803    (-,-) 
  inst_DP_g44094/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         5  7.7    26    32     834    (-,-) 
  inst_DP_g43541/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    37    20     855    (-,-) 
  inst_DP_g43316/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  7.1    75    47     901    (-,-) 
  inst_DP_g46028/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    62    38     940    (-,-) 
  g46434/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    61    58     998    (-,-) 
  inst_DP_g42938/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    30    1028    (-,-) 
  inst_DP_inst_S3_inst_correction0_reg_out_reg[0]/D        -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1028    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 57: MET (10 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction1_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_correction1_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     905                  
             Slack:=      10                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L            7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL           3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L            1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL             3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL             3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL               2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL             5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL            2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL           1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL             3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL           1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL            16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4164/Y                                 -       A->Y    R     INVx1_ASAP7_75t_SL              3  4.6    46    29     804    (-,-) 
  inst_DP_inst_S11_g4146/Y                                 -       B->Y    R     OR2x2_ASAP7_75t_SL              5  7.7    30    28     832    (-,-) 
  inst_DP_inst_S11_g4006/Y                                 -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    37    18     850    (-,-) 
  inst_DP_inst_S11_g3973/Y                                 -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.4    83    36     886    (-,-) 
  inst_DP_inst_S11_g3946/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    56    22     908    (-,-) 
  inst_DP_inst_S11_g3923/Y                                 -       B->Y    F     XOR2xp5_ASAP7_75t_SL            2  4.8    60    34     942    (-,-) 
  inst_DP_inst_S11_g3910/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.6    40    30     972    (-,-) 
  inst_DP_inst_S11_g3901/Y                                 -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    37    29    1000    (-,-) 
  inst_DP_inst_S11_g3891/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.1    46    24    1025    (-,-) 
  inst_DP_inst_S11_inst_correction1_reg_out_reg[3]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1025    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 58: MET (10 ps) Setup Check with Pin inst_DP_inst_S12_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     908                  
             Slack:=      10                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                     -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                               -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                     -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                     -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    23     661    (-,-) 
  inst_DP_g45309/Y                                     -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      2  3.8    78    36     696    (-,-) 
  inst_DP_g45294/Y                                     -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.6    38    20     717    (-,-) 
  inst_DP_g45143/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    41    25     742    (-,-) 
  inst_DP_g44925/Y                                     -       A2->Y   R     AO22x2_ASAP7_75t_SL       10 14.1    58    41     783    (-,-) 
  inst_DP_g44609/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.1    76    34     817    (-,-) 
  inst_DP_g44225/Y                                     -       B->Y    F     OR2x2_ASAP7_75t_SL         1  3.5    17    30     847    (-,-) 
  g46500/SN                                            -       A->SN   R     FAx1_ASAP7_75t_SL          1  2.6    67    47     894    (-,-) 
  inst_DP_g43231/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  4.9    74    43     936    (-,-) 
  g46446/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    60    61     998    (-,-) 
  inst_DP_g42936/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    30    1028    (-,-) 
  inst_DP_inst_S12_inst_balancer_reg_out_reg[2]/D      -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1028    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 59: MET (11 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction1_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_correction1_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     904                  
             Slack:=      11                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L            8 12.8    84    90     210    (-,-) 
  inst_DP_g41039/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL           2  3.6    56    37     246    (-,-) 
  inst_DP_g40608/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L            1  2.5    55    39     285    (-,-) 
  inst_DP_g40293/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  3.7    63    37     322    (-,-) 
  g46288/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL               2  4.4    77    81     403    (-,-) 
  inst_DP_g39628__8428/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.6    50    25     428    (-,-) 
  inst_DP_g39545__7098/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.6    38    31     459    (-,-) 
  inst_DP_g39455__3680/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL            3  5.6    71    29     488    (-,-) 
  inst_DP_g39411__6161/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.6    42    32     520    (-,-) 
  inst_DP_g39369__3680/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  3.9    49    35     554    (-,-) 
  inst_DP_g39297__2346/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL             3  6.1    28    30     584    (-,-) 
  inst_DP_g39279__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           2  3.4    53    29     614    (-,-) 
  inst_DP_g39038__6131/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL           1  2.1    47    21     635    (-,-) 
  inst_DP_g39027__1617/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL             3  5.4    20    25     660    (-,-) 
  inst_DP_g39017__2398/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    32    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    46    26     710    (-,-) 
  inst_DP_g38992__8428/Y                                    -       B->Y    F     NOR2x1_ASAP7_75t_SL             1  2.1    76    15     725    (-,-) 
  inst_DP_g38986__6417/Y                                    -       B->Y    F     OR2x4_ASAP7_75t_SL             17 23.4    42    51     776    (-,-) 
  inst_DP_inst_S7_g4108/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL           6  8.8   101    51     827    (-,-) 
  inst_DP_inst_S7_g4002/Y                                   -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    48    25     852    (-,-) 
  inst_DP_inst_S7_g3974/Y                                   -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.6    86    40     892    (-,-) 
  inst_DP_inst_S7_g3940/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  2.6    54    32     924    (-,-) 
  inst_DP_inst_S7_g3927/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  4.4    53    26     950    (-,-) 
  inst_DP_inst_S7_g3911/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    40    23     973    (-,-) 
  inst_DP_inst_S7_g3901/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    36    27    1000    (-,-) 
  inst_DP_inst_S7_g3891/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.1    41    24    1024    (-,-) 
  inst_DP_inst_S7_inst_correction1_reg_out_reg[1]/D         -       -       R     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1024    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------



Path 60: MET (11 ps) Setup Check with Pin inst_DP_inst_S14_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     906                  
             Slack:=      11                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.7    89    92     212    (-,-) 
  inst_DP_g41303/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         4  5.7    59    38     250    (-,-) 
  inst_DP_g40600/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    41     291    (-,-) 
  inst_DP_g40385/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     323    (-,-) 
  inst_DP_g39993/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     351    (-,-) 
  inst_DP_g39802__2802/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  6.2    86    48     399    (-,-) 
  g46253/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.5    61    57     456    (-,-) 
  inst_DP_g39459__5122/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    84    48     505    (-,-) 
  inst_DP_g39386__2883/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     535    (-,-) 
  inst_DP_g39370__1617/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.7    46    23     558    (-,-) 
  inst_DP_g39293__6161/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  5.9    40    36     594    (-,-) 
  inst_DP_g45802/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    66    32     626    (-,-) 
  inst_DP_g45481/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     649    (-,-) 
  inst_DP_g45424/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.5    22    25     674    (-,-) 
  inst_DP_g45288/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    20     694    (-,-) 
  inst_DP_g45016/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    27     720    (-,-) 
  inst_DP_g44637/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  4.6   118    36     757    (-,-) 
  inst_DP_g44536/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         9 13.1    94    55     812    (-,-) 
  inst_DP_g44403/Y                                         -       A->Y    F     AND2x2_ASAP7_75t_SL        3  5.2    21    37     849    (-,-) 
  inst_DP_g46043/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    35    26     874    (-,-) 
  inst_DP_g43488/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.0    66    42     916    (-,-) 
  inst_DP_g43247/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    48    27     943    (-,-) 
  inst_DP_g43108/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.5    58    35     978    (-,-) 
  g46423/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.1    54    48    1026    (-,-) 
  inst_DP_inst_S14_inst_balancer_reg_out_reg[0]/D          -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1026    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 61: MET (11 ps) Setup Check with Pin inst_DP_inst_S8_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     907                  
             Slack:=      11                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39405__7098/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.7    60    29     512    (-,-) 
  inst_DP_g39342__1617/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    32     544    (-,-) 
  inst_DP_g39300__6417/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  5.2    94    62     606    (-,-) 
  inst_DP_g39276__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    30     636    (-,-) 
  inst_DP_g39261__1881/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    72    30     666    (-,-) 
  inst_DP_g38988__2398/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    34     700    (-,-) 
  inst_DP_g38974__1881/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    41    26     725    (-,-) 
  inst_DP_g38967__1617/Y                                    -       B2->Y   F     AO22x2_ASAP7_75t_SL       11 15.8    53    44     770    (-,-) 
  inst_DP_g38965__6783/Y                                    -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.0    87    38     807    (-,-) 
  inst_DP_g45827/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.6    62    39     846    (-,-) 
  inst_DP_g45610/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     874    (-,-) 
  inst_DP_g45451/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     896    (-,-) 
  inst_DP_g45321/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     936    (-,-) 
  g46540/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    59    61     997    (-,-) 
  inst_DP_g44271/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    30    1027    (-,-) 
  inst_DP_inst_S8_inst_balancer_reg_out_reg[2]/D            -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1027    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 62: MET (14 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction1_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_correction1_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     901                  
             Slack:=      14                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L            8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL              5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L            1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL            2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL               1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL               2  3.6    74    73     531    (-,-) 
  inst_DP_g39431__5122/Y                                   -       B->Y    R     XNOR2x2_ASAP7_75t_SL            2  3.9    20    33     564    (-,-) 
  inst_DP_g45714/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL           3  6.1    98    32     596    (-,-) 
  inst_DP_g45560/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  3.4    59    41     638    (-,-) 
  inst_DP_g45429/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL           1  2.1    56    24     662    (-,-) 
  inst_DP_g45396/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL           3  5.6    71    32     694    (-,-) 
  inst_DP_g44795/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.1    40    32     726    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL            16 22.0    68    49     775    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL              3  4.6    46    30     805    (-,-) 
  inst_DP_g44094/Y                                         -       B->Y    R     OR2x2_ASAP7_75t_SL              5  7.7    30    28     833    (-,-) 
  inst_DP_g43695/Y                                         -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    40    18     851    (-,-) 
  inst_DP_g43282/Y                                         -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.6    79    38     889    (-,-) 
  inst_DP_g43173/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  2.6    50    31     920    (-,-) 
  inst_DP_g43050/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  4.4    53    26     946    (-,-) 
  inst_DP_g42970/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    43    22     969    (-,-) 
  inst_DP_g42916/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    38    28     996    (-,-) 
  inst_DP_g42844/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.1    40    25    1021    (-,-) 
  inst_DP_inst_S3_inst_correction1_reg_out_reg[2]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1021    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 63: MET (15 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction1_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_correction1_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     900                  
             Slack:=      15                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L              4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL           2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL              1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L             3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL               2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL           2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL             3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL              1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL            3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.1    46    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL            17 23.4    71    52     769    (-,-) 
  inst_DP_g44096/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL           5  7.7   104    54     823    (-,-) 
  inst_DP_g43693/Y                                         -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    49    25     848    (-,-) 
  inst_DP_g43299/Y                                         -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.6    79    40     888    (-,-) 
  inst_DP_g43181/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  2.6    51    31     920    (-,-) 
  inst_DP_g43076/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  4.4    53    26     946    (-,-) 
  inst_DP_g42983/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    44    23     968    (-,-) 
  inst_DP_g42914/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    38    28     996    (-,-) 
  inst_DP_g42847/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.1    41    25    1020    (-,-) 
  inst_DP_inst_S15_inst_correction1_reg_out_reg[2]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1020    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 64: MET (15 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction1_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_correction1_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     900                  
             Slack:=      15                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L            8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL              5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L            1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL            2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL               1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL               2  3.6    74    73     531    (-,-) 
  inst_DP_g39431__5122/Y                                   -       B->Y    R     XNOR2x2_ASAP7_75t_SL            2  3.9    20    33     564    (-,-) 
  inst_DP_g45714/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL           3  6.1    98    32     596    (-,-) 
  inst_DP_g45560/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  3.4    59    41     638    (-,-) 
  inst_DP_g45429/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL           1  2.1    56    24     662    (-,-) 
  inst_DP_g45396/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL           3  5.6    71    32     694    (-,-) 
  inst_DP_g44795/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.1    40    32     726    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL            16 22.0    68    49     775    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL              3  4.6    46    30     805    (-,-) 
  inst_DP_g44094/Y                                         -       B->Y    R     OR2x2_ASAP7_75t_SL              5  7.7    30    28     833    (-,-) 
  inst_DP_g43695/Y                                         -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    40    18     851    (-,-) 
  inst_DP_g43282/Y                                         -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.6    79    38     889    (-,-) 
  inst_DP_g43173/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  2.6    50    31     920    (-,-) 
  inst_DP_g43050/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  4.4    53    26     946    (-,-) 
  inst_DP_g42967/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    40    22     969    (-,-) 
  inst_DP_g42917/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    36    27     996    (-,-) 
  inst_DP_g42843/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.1    40    24    1020    (-,-) 
  inst_DP_inst_S3_inst_correction1_reg_out_reg[1]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1020    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 65: MET (15 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction1_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_correction1_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     900                  
             Slack:=      15                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                     381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L              4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL           2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL              1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L             3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL               2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL           2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL             3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL              1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL            3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.1    46    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL            17 23.4    71    52     769    (-,-) 
  inst_DP_g44096/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL           5  7.7   104    54     823    (-,-) 
  inst_DP_g43693/Y                                         -       C->Y    F     O2A1O1Ixp33_ASAP7_75t_SL        1  2.2    49    25     848    (-,-) 
  inst_DP_g43299/Y                                         -       D->Y    R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  2.6    79    40     888    (-,-) 
  inst_DP_g43181/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL            1  2.6    51    31     920    (-,-) 
  inst_DP_g43076/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL           2  4.4    53    26     946    (-,-) 
  inst_DP_g42981/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL            1  2.5    40    23     968    (-,-) 
  inst_DP_g42913/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL           1  2.5    37    27     996    (-,-) 
  inst_DP_g42846/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL           1  2.1    40    24    1020    (-,-) 
  inst_DP_inst_S15_inst_correction1_reg_out_reg[1]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL           1    -     -     0    1020    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 66: MET (15 ps) Setup Check with Pin inst_DP_inst_S4_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     900                  
             Slack:=      15                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.2    22    39     627    (-,-) 
  inst_DP_g45508/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     640    (-,-) 
  inst_DP_g45362/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.3   115    46     686    (-,-) 
  inst_DP_g45278/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     722    (-,-) 
  inst_DP_g45014/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    46    26     748    (-,-) 
  inst_DP_g44638/Y                                          -       A2->Y   F     AO22x2_ASAP7_75t_SL         10 14.6    49    41     789    (-,-) 
  inst_DP_g44537/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           2  3.9    38    24     813    (-,-) 
  inst_DP_g44246/Y                                          -       B->Y    F     NOR2x1_ASAP7_75t_SL          3  5.1    65    23     836    (-,-) 
  inst_DP_g43901/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  2.6    43    28     864    (-,-) 
  inst_DP_g43646/Y                                          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    43    28     892    (-,-) 
  inst_DP_g43342/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    42    28     920    (-,-) 
  inst_DP_g43190/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        2  4.4    51    25     946    (-,-) 
  inst_DP_g43064/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    44    22     968    (-,-) 
  inst_DP_g42979/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    28     996    (-,-) 
  inst_DP_g42911/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    41    24    1020    (-,-) 
  inst_DP_inst_S4_inst_balancer_reg_out_reg[2]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1020    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 67: MET (16 ps) Setup Check with Pin inst_DP_inst_S14_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     900                  
             Slack:=      16                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45366/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.1    57    32     725    (-,-) 
  inst_DP_g44637/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        3  4.6    98    33     757    (-,-) 
  inst_DP_g44247/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_L         3  5.0   123    77     834    (-,-) 
  inst_DP_g43911/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    53    24     858    (-,-) 
  inst_DP_g43644/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    50    31     889    (-,-) 
  inst_DP_g43335/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    39    22     911    (-,-) 
  inst_DP_g43194/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        2  4.4    52    34     946    (-,-) 
  inst_DP_g43056/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    22     968    (-,-) 
  inst_DP_g42974/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    28     996    (-,-) 
  inst_DP_g42907/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    40    24    1020    (-,-) 
  inst_DP_inst_S14_inst_balancer_reg_out_reg[2]/D          -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 68: MET (16 ps) Setup Check with Pin inst_DP_inst_S2_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     900                  
             Slack:=      16                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45551/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     650    (-,-) 
  inst_DP_g45403/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     673    (-,-) 
  inst_DP_g45358/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    26     698    (-,-) 
  inst_DP_g45290/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     723    (-,-) 
  inst_DP_g45022/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    23     746    (-,-) 
  inst_DP_g44635/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.4    89    58     804    (-,-) 
  inst_DP_g44404/Y                                         -       B->Y    F     AND2x2_ASAP7_75t_SL        3  5.2    21    33     837    (-,-) 
  inst_DP_g43925/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    31    19     856    (-,-) 
  inst_DP_g43640/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    43    28     885    (-,-) 
  inst_DP_g43289/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    42    28     913    (-,-) 
  inst_DP_g43158/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    25     938    (-,-) 
  inst_DP_g46016/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    30     968    (-,-) 
  inst_DP_g42960/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    38    27     995    (-,-) 
  inst_DP_g42898/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    41    25    1020    (-,-) 
  inst_DP_inst_S2_inst_balancer_reg_out_reg[2]/D           -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1020    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 69: MET (16 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_correction1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     899                  
             Slack:=      16                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL        3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL       3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    56    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       17 23.4    88    56     773    (-,-) 
  inst_DP_g44096/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      5  7.7    98    50     823    (-,-) 
  inst_DP_g43981/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    46    29     852    (-,-) 
  inst_DP_g43715/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    36    20     873    (-,-) 
  inst_DP_g43475/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    44    24     897    (-,-) 
  inst_DP_g43263/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    44    29     926    (-,-) 
  inst_DP_g43122/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.1    70    33     959    (-,-) 
  inst_DP_g46011/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    45    34     992    (-,-) 
  inst_DP_g42940/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26    1019    (-,-) 
  inst_DP_inst_S15_inst_correction1_reg_out_reg[0]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1019    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 70: MET (16 ps) Setup Check with Pin inst_DP_inst_S6_inst_balancer_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_balancer_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     899                  
             Slack:=      16                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    53    20     522    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.9    49    36     559    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        2  4.2    98    38     597    (-,-) 
  inst_DP_g45528/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    60    32     629    (-,-) 
  inst_DP_g45501/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     648    (-,-) 
  inst_DP_g45363/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.2   114    47     695    (-,-) 
  inst_DP_g45282/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     730    (-,-) 
  inst_DP_g45025/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    44    26     757    (-,-) 
  inst_DP_g44634/Y                                          -       A2->Y   F     AO22x2_ASAP7_75t_SL         11 15.4    51    41     798    (-,-) 
  inst_DP_g44226/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL        1  2.6    39    26     824    (-,-) 
  inst_DP_g43750/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.1    50    32     855    (-,-) 
  g46499/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL            2  4.9    82    83     939    (-,-) 
  inst_DP_g43228/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    51    25     964    (-,-) 
  inst_DP_g42963/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    38    30     994    (-,-) 
  inst_DP_g42894/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    40    25    1019    (-,-) 
  inst_DP_inst_S6_inst_balancer_reg_out_reg[2]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1019    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 71: MET (17 ps) Setup Check with Pin inst_DP_inst_S3_inst_correction1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_correction1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     898                  
             Slack:=      17                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 11.1    74    85     205    (-,-) 
  inst_DP_g41226/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.0    68    43     248    (-,-) 
  inst_DP_g40581/Y                                         -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     270    (-,-) 
  inst_DP_g40298/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    42    26     297    (-,-) 
  inst_DP_g39907__9315/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    35    18     314    (-,-) 
  inst_DP_g39765__1705/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  6.2    97    54     368    (-,-) 
  inst_DP_g41318/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    29     397    (-,-) 
  inst_DP_g39505__5107/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    32     429    (-,-) 
  g46235/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    70    71     500    (-,-) 
  inst_DP_g39390__6417/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    27     528    (-,-) 
  inst_DP_g39340__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    37     565    (-,-) 
  inst_DP_g45679/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.1    82    31     596    (-,-) 
  inst_DP_g45572/Y                                         -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.0    24    36     632    (-,-) 
  inst_DP_g45431/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    17     649    (-,-) 
  inst_DP_g45395/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.5    22    26     675    (-,-) 
  inst_DP_g45148/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    24     699    (-,-) 
  inst_DP_g44795/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    47    26     725    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       16 22.0    83    53     778    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  4.6    44    25     803    (-,-) 
  inst_DP_g44094/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         5  7.7    26    32     834    (-,-) 
  inst_DP_g43979/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.4    29    18     852    (-,-) 
  inst_DP_g43710/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    31    18     870    (-,-) 
  inst_DP_g43455/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    32    26     896    (-,-) 
  inst_DP_g43242/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    36    21     917    (-,-) 
  inst_DP_g43126/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.1    66    43     960    (-,-) 
  inst_DP_g46013/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    33     992    (-,-) 
  inst_DP_g42934/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26    1018    (-,-) 
  inst_DP_inst_S3_inst_correction1_reg_out_reg[0]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1018    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 72: MET (18 ps) Setup Check with Pin inst_DP_inst_S7_inst_correction0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_correction0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     898                  
             Slack:=      18                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41039/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.6    56    37     246    (-,-) 
  inst_DP_g40608/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     285    (-,-) 
  inst_DP_g40293/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    63    37     322    (-,-) 
  g46288/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.4    77    81     403    (-,-) 
  inst_DP_g39628__8428/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    50    25     428    (-,-) 
  inst_DP_g39545__7098/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    31     459    (-,-) 
  inst_DP_g39455__3680/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.6    71    29     488    (-,-) 
  inst_DP_g39411__6161/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    32     520    (-,-) 
  inst_DP_g39369__3680/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    35     554    (-,-) 
  inst_DP_g39297__2346/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        3  6.1    28    30     584    (-,-) 
  inst_DP_g39279__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    53    29     614    (-,-) 
  inst_DP_g39038__6131/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    21     635    (-,-) 
  inst_DP_g39027__1617/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    20    25     660    (-,-) 
  inst_DP_g39017__2398/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    32    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    26     710    (-,-) 
  inst_DP_g38992__8428/Y                                    -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  2.1    76    15     725    (-,-) 
  inst_DP_g38986__6417/Y                                    -       B->Y    F     OR2x4_ASAP7_75t_SL        17 23.4    42    51     776    (-,-) 
  inst_DP_inst_S7_g4144/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      5  7.7   108    47     823    (-,-) 
  inst_DP_inst_S7_g4112/Y                                   -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    43    21     844    (-,-) 
  inst_DP_inst_S7_g4056/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    36    24     868    (-,-) 
  inst_DP_inst_S7_g3996/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    44    29     896    (-,-) 
  inst_DP_inst_S7_g3962/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    46    28     925    (-,-) 
  inst_DP_inst_S7_g3933/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.2    72    33     958    (-,-) 
  inst_DP_inst_S7_g4163/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    45    34     992    (-,-) 
  inst_DP_inst_S7_g3902/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    42    26    1018    (-,-) 
  inst_DP_inst_S7_inst_correction0_reg_out_reg[0]/D         -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1018    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 73: MET (18 ps) Setup Check with Pin inst_DP_inst_S5_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       1                  
       Uncertainty:-      80                  
     Required Time:=    1039                  
      Launch Clock:-     120                  
         Data Path:-     902                  
             Slack:=      18                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.2    22    39     627    (-,-) 
  inst_DP_g45433/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    21     648    (-,-) 
  inst_DP_g45325/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    34     683    (-,-) 
  inst_DP_g45076/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.9   127    55     738    (-,-) 
  inst_DP_g44901/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  5.1   111    66     804    (-,-) 
  inst_DP_g44378/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.5    75    47     852    (-,-) 
  g46525/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL          2  4.3    79    77     929    (-,-) 
  inst_DP_g43464/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    36     964    (-,-) 
  inst_DP_g43072/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    31     995    (-,-) 
  inst_DP_g42941/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    33    27    1022    (-,-) 
  inst_DP_inst_S5_inst_balancer_reg_out_reg[0]/D            -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1022    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 74: MET (18 ps) Setup Check with Pin inst_DP_inst_S0_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     900                  
             Slack:=      18                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                     -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                               -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                               -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                     -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                     -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    54    21     659    (-,-) 
  inst_DP_g45309/Y                                     -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  3.9    69    29     688    (-,-) 
  inst_DP_g45165/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    31     719    (-,-) 
  inst_DP_g44796/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    25     744    (-,-) 
  inst_DP_g44412/Y                                     -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.9    91    60     803    (-,-) 
  inst_DP_g43914/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  3.7    59    38     842    (-,-) 
  g46485/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.8    82    84     926    (-,-) 
  g46433/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    68    63     989    (-,-) 
  inst_DP_g42925/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    39    32    1020    (-,-) 
  inst_DP_inst_S0_inst_balancer_reg_out_reg[0]/D       -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1020    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 75: MET (18 ps) Setup Check with Pin inst_DP_inst_S11_inst_correction0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_correction0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     898                  
             Slack:=      18                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL        3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL       16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4164/Y                                 -       A->Y    R     INVx1_ASAP7_75t_SL         3  4.6    46    29     804    (-,-) 
  inst_DP_inst_S11_g4146/Y                                 -       B->Y    R     OR2x2_ASAP7_75t_SL         5  7.7    30    28     832    (-,-) 
  inst_DP_inst_S11_g4114/Y                                 -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    25    16     848    (-,-) 
  inst_DP_inst_S11_g4058/Y                                 -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    32    20     868    (-,-) 
  inst_DP_inst_S11_g3998/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    43    28     896    (-,-) 
  inst_DP_inst_S11_g3963/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    46    28     924    (-,-) 
  inst_DP_inst_S11_g3934/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  6.2    72    33     958    (-,-) 
  inst_DP_inst_S11_g4165/Y                                 -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    45    34     991    (-,-) 
  inst_DP_inst_S11_g3903/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    43    26    1018    (-,-) 
  inst_DP_inst_S11_inst_correction0_reg_out_reg[0]/D       -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1018    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 76: MET (19 ps) Setup Check with Pin inst_DP_inst_S15_inst_correction0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_correction0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     899                  
             Slack:=      19                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL        3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL       3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    56    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   R     AO22x2_ASAP7_75t_SL       17 23.4    88    56     773    (-,-) 
  inst_DP_g44096/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      5  7.7    98    50     823    (-,-) 
  inst_DP_g43624/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    50    26     849    (-,-) 
  inst_DP_g43360/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      3  7.1    99    50     899    (-,-) 
  inst_DP_g43184/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    32     931    (-,-) 
  g46439/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    66    58     988    (-,-) 
  inst_DP_g42939/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    39    31    1019    (-,-) 
  inst_DP_inst_S15_inst_correction0_reg_out_reg[0]/D       -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1019    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 77: MET (24 ps) Setup Check with Pin inst_DP_inst_S9_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     894                  
             Slack:=      24                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39387__2346/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    25     507    (-,-) 
  inst_DP_g39334__2398/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    36     543    (-,-) 
  inst_DP_g39294__9315/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        4  6.8    29    31     573    (-,-) 
  inst_DP_g39280__6783/Y                                    -       B->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.2    25    29     603    (-,-) 
  inst_DP_g45765/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    25     628    (-,-) 
  inst_DP_g45543/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    35     663    (-,-) 
  inst_DP_g45376/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    25     688    (-,-) 
  inst_DP_g45257/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    46    26     714    (-,-) 
  inst_DP_g45068/Y                                          -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 14.1   102    61     775    (-,-) 
  inst_DP_g44614/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.2    72    39     814    (-,-) 
  inst_DP_g44065/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    35     848    (-,-) 
  inst_DP_g43585/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.8    82    47     895    (-,-) 
  inst_DP_g43292/Y                                          -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    55    32     927    (-,-) 
  g46452/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.6    59    57     984    (-,-) 
  inst_DP_g42988/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    30    1014    (-,-) 
  inst_DP_inst_S9_inst_balancer_reg_out_reg[0]/D            -       -       F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0    1014    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 78: MET (25 ps) Setup Check with Pin inst_DP_inst_S4_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     892                  
             Slack:=      25                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.2    22    39     627    (-,-) 
  inst_DP_g45508/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     640    (-,-) 
  inst_DP_g45362/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.3   115    46     686    (-,-) 
  inst_DP_g45278/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     722    (-,-) 
  inst_DP_g45014/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    56    27     749    (-,-) 
  inst_DP_g44638/Y                                          -       A2->Y   R     AO22x2_ASAP7_75t_SL         10 14.6    59    44     792    (-,-) 
  inst_DP_g44395/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.1    74    34     826    (-,-) 
  inst_DP_g43915/Y                                          -       B->Y    F     OR2x2_ASAP7_75t_SL           1  2.6    15    29     855    (-,-) 
  inst_DP_g43636/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    31    19     874    (-,-) 
  inst_DP_g43338/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    44    26     899    (-,-) 
  inst_DP_g43198/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         3  7.1    96    53     952    (-,-) 
  g46424/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    55    60    1012    (-,-) 
  inst_DP_inst_S4_inst_balancer_reg_out_reg[0]/D            -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1012    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 79: MET (26 ps) Setup Check with Pin inst_DP_inst_S6_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     889                  
             Slack:=      26                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    53    20     522    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.9    49    36     559    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        2  4.2    98    38     597    (-,-) 
  inst_DP_g45528/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    60    32     629    (-,-) 
  inst_DP_g45501/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     648    (-,-) 
  inst_DP_g45363/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.2   114    47     695    (-,-) 
  inst_DP_g45282/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     730    (-,-) 
  inst_DP_g45025/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    50    27     757    (-,-) 
  inst_DP_g44634/Y                                          -       A2->Y   R     AO22x2_ASAP7_75t_SL         11 15.4    62    44     801    (-,-) 
  inst_DP_g44132/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    39    21     822    (-,-) 
  inst_DP_g43847/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    53    30     853    (-,-) 
  g46498/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL            1  2.6    72    54     906    (-,-) 
  inst_DP_g43159/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL         3  6.1    75    43     949    (-,-) 
  inst_DP_g46017/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    45    34     983    (-,-) 
  inst_DP_g42954/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    46    26    1009    (-,-) 
  inst_DP_inst_S6_inst_balancer_reg_out_reg[0]/D            -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1009    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 80: MET (35 ps) Setup Check with Pin inst_DP_inst_S13_inst_balancer_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_balancer_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     884                  
             Slack:=      35                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.4    85    86     206    (-,-) 
  inst_DP_inst_S7_g2798/Y                              -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.6    45    23     230    (-,-) 
  inst_DP_inst_S7_g2769/Y                              -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  3.5    44    34     263    (-,-) 
  g46558/SN                                            -       A->SN   R     FAx1_ASAP7_75t_SL            1  2.6    69    49     312    (-,-) 
  inst_DP_inst_S7_g2728/Y                              -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  4.2    58    33     345    (-,-) 
  inst_DP_inst_S7_g2725/Y                              -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  4.9    77    44     390    (-,-) 
  inst_DP_inst_S7_g2716/Y                              -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    61    37     427    (-,-) 
  g46548/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.7    75    72     499    (-,-) 
  inst_DP_g39515__5122/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.7    68    42     540    (-,-) 
  inst_DP_g45686/Y                                     -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.3    83    33     573    (-,-) 
  inst_DP_g45580/Y                                     -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.3    22    40     613    (-,-) 
  inst_DP_g45545/Y                                     -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     626    (-,-) 
  inst_DP_g45355/Y                                     -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.6   107    42     668    (-,-) 
  inst_DP_g45270/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.8    66    42     710    (-,-) 
  inst_DP_g45065/Y                                     -       A2->Y   F     OAI22x1_ASAP7_75t_SL        10 13.9   121    45     755    (-,-) 
  inst_DP_g44248/Y                                     -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  5.1    82    53     808    (-,-) 
  inst_DP_g43834/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    44    20     828    (-,-) 
  inst_DP_g43487/Y                                     -       A->Y    R     XNOR2xp5_ASAP7_75t_SL        3  8.4   114    55     883    (-,-) 
  inst_DP_g43239/Y                                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.1    59    32     915    (-,-) 
  g46447/SN                                            -       CI->SN  F     FAx1_ASAP7_75t_SL            1  2.6    61    58     973    (-,-) 
  inst_DP_g42957/Y                                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    38    30    1004    (-,-) 
  inst_DP_inst_S13_inst_balancer_reg_out_reg[0]/D      -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0    1004    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 81: MET (137 ps) Setup Check with Pin inst_DP_inst_S3_inst_bcd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_bcd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     781                  
             Slack:=     137                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45918/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.0    28    13     562    (-,-) 
  inst_DP_g45421/Y                                         -       A2->Y   R     AOI222xp33_ASAP7_75t_SL      3  6.3   141    62     624    (-,-) 
  g46535/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    66    68     692    (-,-) 
  inst_DP_g44407/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.9   146    62     754    (-,-) 
  inst_DP_g43974/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  4.7    78    40     793    (-,-) 
  inst_DP_g43743/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL        1  3.7    87    49     842    (-,-) 
  g46459/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    53    58     901    (-,-) 
  inst_DP_inst_S3_inst_bcd1_reg_out_reg[0]/D               -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     901    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 82: MET (137 ps) Setup Check with Pin inst_DP_inst_S3_inst_acd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_acd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     781                  
             Slack:=     137                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45918/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.0    28    13     562    (-,-) 
  inst_DP_g45421/Y                                         -       A2->Y   R     AOI222xp33_ASAP7_75t_SL      3  6.3   141    62     624    (-,-) 
  g46535/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    66    68     692    (-,-) 
  inst_DP_g44407/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.9   146    62     754    (-,-) 
  inst_DP_g43974/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  4.7    78    40     793    (-,-) 
  inst_DP_g43742/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL        1  3.7    87    49     842    (-,-) 
  g46460/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    53    58     901    (-,-) 
  inst_DP_inst_S3_inst_acd1_reg_out_reg[0]/D               -       -       F     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     901    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 83: MET (139 ps) Setup Check with Pin inst_DP_inst_S15_inst_acd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_acd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     778                  
             Slack:=     139                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  g46533/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    65    68     696    (-,-) 
  inst_DP_g44411/Y                            -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    55     752    (-,-) 
  inst_DP_g43975/Y                            -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.7    74    39     790    (-,-) 
  inst_DP_g43719/Y                            -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  3.7    92    49     839    (-,-) 
  g46469/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    54    59     898    (-,-) 
  inst_DP_inst_S15_inst_acd1_reg_out_reg[0]/D -       -       F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     898    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 84: MET (139 ps) Setup Check with Pin inst_DP_inst_S15_inst_bcd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_bcd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       2                  
       Uncertainty:-      80                  
     Required Time:=    1038                  
      Launch Clock:-     120                  
         Data Path:-     778                  
             Slack:=     139                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  g46533/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    65    68     696    (-,-) 
  inst_DP_g44411/Y                            -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    55     752    (-,-) 
  inst_DP_g43975/Y                            -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.7    74    39     790    (-,-) 
  inst_DP_g43720/Y                            -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  3.7    91    49     839    (-,-) 
  g46470/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    54    59     898    (-,-) 
  inst_DP_inst_S15_inst_bcd1_reg_out_reg[0]/D -       -       F     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     898    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 85: MET (178 ps) Setup Check with Pin inst_DP_inst_S10_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     737                  
             Slack:=     178                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45283/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     682    (-,-) 
  inst_DP_g45021/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     708    (-,-) 
  inst_DP_g44624/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.7   128    41     749    (-,-) 
  inst_DP_g44233/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    70    44     793    (-,-) 
  inst_DP_g43889/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    59    35     829    (-,-) 
  inst_DP_g43598/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     857    (-,-) 
  inst_DP_inst_S10_inst_quad2_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     857    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 86: MET (178 ps) Setup Check with Pin inst_DP_inst_S10_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     737                  
             Slack:=     178                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45283/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     682    (-,-) 
  inst_DP_g45021/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     708    (-,-) 
  inst_DP_g44624/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.7   128    41     749    (-,-) 
  inst_DP_g44235/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    69    44     793    (-,-) 
  inst_DP_g43890/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    59    35     828    (-,-) 
  inst_DP_g43599/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     857    (-,-) 
  inst_DP_inst_S10_inst_quad3_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     857    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 87: MET (183 ps) Setup Check with Pin inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     706                  
             Slack:=     183                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45918/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.0    28    13     562    (-,-) 
  inst_DP_g45421/Y                                         -       A2->Y   R     AOI222xp33_ASAP7_75t_SL      3  6.3   141    62     624    (-,-) 
  g46535/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    66    68     692    (-,-) 
  inst_DP_g44407/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.9   146    62     754    (-,-) 
  inst_DP_g43974/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  4.7    78    40     793    (-,-) 
  inst_DP_g43572/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    42    32     826    (-,-) 
  inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/SE               -       -       F     SDFHx1_ASAP7_75t_L           1    -     -     0     826    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 88: MET (184 ps) Setup Check with Pin inst_DP_inst_S8_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     732                  
             Slack:=     184                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45285/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    31     652    (-,-) 
  inst_DP_g45019/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     678    (-,-) 
  inst_DP_g44622/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.7   128    40     718    (-,-) 
  inst_DP_g44522/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.0    50    31     749    (-,-) 
  inst_DP_g44230/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    94    43     792    (-,-) 
  inst_DP_g43996/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    50    32     825    (-,-) 
  inst_DP_g43534/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    27     852    (-,-) 
  inst_DP_inst_S8_inst_quad2_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     852    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 89: MET (184 ps) Setup Check with Pin inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      32                  
       Uncertainty:-      80                  
     Required Time:=    1008                  
      Launch Clock:-     120                  
         Data Path:-     705                  
             Slack:=     184                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  g46533/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    65    68     696    (-,-) 
  inst_DP_g44411/Y                            -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    55     752    (-,-) 
  inst_DP_g44260/Y                            -       A->Y    F     INVx1_ASAP7_75t_SL          2  3.0    46    20     772    (-,-) 
  inst_DP_g44014/Y                            -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.6    73    34     805    (-,-) 
  inst_DP_g43674/Y                            -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.6    43    20     825    (-,-) 
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     825    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 90: MET (184 ps) Setup Check with Pin inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      32                  
       Uncertainty:-      80                  
     Required Time:=    1008                  
      Launch Clock:-     120                  
         Data Path:-     705                  
             Slack:=     184                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  g46533/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    65    68     696    (-,-) 
  inst_DP_g44411/Y                            -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    55     752    (-,-) 
  inst_DP_g44260/Y                            -       A->Y    F     INVx1_ASAP7_75t_SL          2  3.0    46    20     772    (-,-) 
  inst_DP_g44013/Y                            -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.6    74    34     805    (-,-) 
  inst_DP_g43613/Y                            -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.6    43    20     825    (-,-) 
  inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     825    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 91: MET (186 ps) Setup Check with Pin inst_DP_inst_S4_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     729                  
             Slack:=     186                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45291/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.6    60    33     676    (-,-) 
  inst_DP_g45018/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    43    28     704    (-,-) 
  inst_DP_g44629/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       3  4.4    96    30     734    (-,-) 
  inst_DP_g44528/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          3  5.2    57    36     771    (-,-) 
  inst_DP_g44242/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    48    27     798    (-,-) 
  inst_DP_g43892/Y                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.4    57    32     830    (-,-) 
  inst_DP_g43592/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    20     849    (-,-) 
  inst_DP_inst_S4_inst_quad3_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     849    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 92: MET (186 ps) Setup Check with Pin inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     702                  
             Slack:=     186                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  g46533/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    65    68     696    (-,-) 
  inst_DP_g44411/Y                            -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    55     752    (-,-) 
  inst_DP_g43975/Y                            -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.7    74    39     790    (-,-) 
  inst_DP_g43603/Y                            -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    42    32     822    (-,-) 
  inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     822    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 93: MET (192 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     693                  
             Slack:=     192                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45283/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     682    (-,-) 
  inst_DP_g45021/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     708    (-,-) 
  inst_DP_g44624/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.7   128    41     749    (-,-) 
  inst_DP_g44524/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.0    50    31     780    (-,-) 
  inst_DP_g44165/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.6    60    33     813    (-,-) 
  inst_DP_inst_S10_inst_qb5_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     813    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 94: MET (192 ps) Setup Check with Pin inst_DP_inst_S13_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     722                  
             Slack:=     192                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  g46539/SN                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    70    51     680    (-,-) 
  inst_DP_g44621/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.9   138    50     730    (-,-) 
  inst_DP_g44231/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    71    46     775    (-,-) 
  inst_DP_g43884/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.5    74    36     811    (-,-) 
  inst_DP_g43601/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     842    (-,-) 
  inst_DP_inst_S13_inst_quad3_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     842    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 95: MET (192 ps) Setup Check with Pin inst_DP_inst_S13_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     722                  
             Slack:=     192                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  g46539/SN                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    70    51     680    (-,-) 
  inst_DP_g44621/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.9   138    50     730    (-,-) 
  inst_DP_g44240/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    71    46     775    (-,-) 
  inst_DP_g43882/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.5    74    36     811    (-,-) 
  inst_DP_g43600/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     842    (-,-) 
  inst_DP_inst_S13_inst_quad2_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     842    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 96: MET (194 ps) Setup Check with Pin inst_DP_inst_S10_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     721                  
             Slack:=     194                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45283/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     682    (-,-) 
  inst_DP_g45021/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     708    (-,-) 
  inst_DP_g44624/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.7   128    41     749    (-,-) 
  inst_DP_g44524/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.0    50    31     780    (-,-) 
  inst_DP_g44146/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    60    32     812    (-,-) 
  inst_DP_g43773/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     841    (-,-) 
  inst_DP_inst_S10_inst_quad0_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     841    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 97: MET (195 ps) Setup Check with Pin inst_DP_inst_S4_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     721                  
             Slack:=     195                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45291/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.6    60    33     676    (-,-) 
  inst_DP_g45018/Y                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.1    36    16     692    (-,-) 
  inst_DP_g44629/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       3  4.4   116    34     726    (-,-) 
  inst_DP_g44238/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  3.9    95    54     780    (-,-) 
  inst_DP_g43905/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    63    33     813    (-,-) 
  inst_DP_g43535/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    42    28     841    (-,-) 
  inst_DP_inst_S4_inst_quad2_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     841    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 98: MET (195 ps) Setup Check with Pin inst_DP_inst_S14_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     720                  
             Slack:=     195                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45293/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     656    (-,-) 
  inst_DP_g45015/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    55    27     683    (-,-) 
  inst_DP_g44617/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    47     730    (-,-) 
  inst_DP_g44244/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    72    46     776    (-,-) 
  inst_DP_g43881/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    58    36     812    (-,-) 
  inst_DP_g43602/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     840    (-,-) 
  inst_DP_inst_S14_inst_quad3_out_reg[0]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     840    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 99: MET (195 ps) Setup Check with Pin inst_DP_inst_S14_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     720                  
             Slack:=     195                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45293/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     656    (-,-) 
  inst_DP_g45015/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    55    27     683    (-,-) 
  inst_DP_g44617/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    47     730    (-,-) 
  inst_DP_g44388/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    72    46     776    (-,-) 
  inst_DP_g44004/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    58    36     812    (-,-) 
  inst_DP_g43589/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     840    (-,-) 
  inst_DP_inst_S14_inst_quad2_out_reg[0]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     840    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 100: MET (196 ps) Setup Check with Pin inst_DP_inst_S12_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     720                  
             Slack:=     196                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  g46532/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    57    61     668    (-,-) 
  inst_DP_g44408/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.4   149    52     720    (-,-) 
  inst_DP_g43973/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    96    59     779    (-,-) 
  inst_DP_g43759/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    60    33     812    (-,-) 
  inst_DP_g43430/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    43    28     840    (-,-) 
  inst_DP_inst_S12_inst_quad3_out_reg[0]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     840    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 101: MET (196 ps) Setup Check with Pin inst_DP_inst_S12_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     720                  
             Slack:=     196                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  g46532/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    57    61     668    (-,-) 
  inst_DP_g44408/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.4   149    52     720    (-,-) 
  inst_DP_g43972/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    96    59     779    (-,-) 
  inst_DP_g43745/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    60    33     812    (-,-) 
  inst_DP_g43429/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    43    28     840    (-,-) 
  inst_DP_inst_S12_inst_quad2_out_reg[0]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     840    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 102: MET (196 ps) Setup Check with Pin inst_DP_inst_S0_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     719                  
             Slack:=     196                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  g46538/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    76    47     660    (-,-) 
  inst_DP_g44625/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    51     712    (-,-) 
  inst_DP_g44525/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  1.9    45    26     738    (-,-) 
  inst_DP_g44234/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    95    42     779    (-,-) 
  inst_DP_g43895/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    50    33     812    (-,-) 
  inst_DP_g43587/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    27     839    (-,-) 
  inst_DP_inst_S0_inst_quad2_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     839    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 103: MET (200 ps) Setup Check with Pin inst_DP_inst_S6_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     715                  
             Slack:=     200                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45281/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     652    (-,-) 
  inst_DP_g45024/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     679    (-,-) 
  inst_DP_g44619/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     725    (-,-) 
  inst_DP_g44386/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    72    46     771    (-,-) 
  inst_DP_g43999/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    57    36     806    (-,-) 
  inst_DP_g43533/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    45    28     835    (-,-) 
  inst_DP_inst_S6_inst_quad3_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     835    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 104: MET (200 ps) Setup Check with Pin inst_DP_inst_S6_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     715                  
             Slack:=     200                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45281/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     652    (-,-) 
  inst_DP_g45024/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     679    (-,-) 
  inst_DP_g44619/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     725    (-,-) 
  inst_DP_g44239/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    72    46     771    (-,-) 
  inst_DP_g43880/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    57    36     806    (-,-) 
  inst_DP_g43596/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    45    28     835    (-,-) 
  inst_DP_inst_S6_inst_quad2_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     835    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 105: MET (201 ps) Setup Check with Pin inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     688                  
             Slack:=     201                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45918/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.0    28    13     562    (-,-) 
  inst_DP_g45421/Y                                         -       A2->Y   R     AOI222xp33_ASAP7_75t_SL      3  6.3   141    62     624    (-,-) 
  g46535/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    66    68     692    (-,-) 
  inst_DP_g44407/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.9   146    62     754    (-,-) 
  inst_DP_g43955/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    58    25     779    (-,-) 
  inst_DP_g43570/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    38    30     808    (-,-) 
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/SE               -       -       F     SDFHx1_ASAP7_75t_L           1    -     -     0     808    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 106: MET (201 ps) Setup Check with Pin inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     688                  
             Slack:=     201                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45918/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.0    28    13     562    (-,-) 
  inst_DP_g45421/Y                                         -       A2->Y   R     AOI222xp33_ASAP7_75t_SL      3  6.3   141    62     624    (-,-) 
  g46535/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    66    68     692    (-,-) 
  inst_DP_g44407/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.9   146    62     754    (-,-) 
  inst_DP_g43954/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    58    25     779    (-,-) 
  inst_DP_g43566/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    38    30     808    (-,-) 
  inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/SE               -       -       F     SDFHx1_ASAP7_75t_L           1    -     -     0     808    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 107: MET (201 ps) Setup Check with Pin inst_DP_inst_S11_inst_bcd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_bcd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     714                  
             Slack:=     201                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39050__7410/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    55    28     644    (-,-) 
  inst_DP_g39031__2802/Y                      -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    35    16     661    (-,-) 
  inst_DP_g39009__9315/Y                      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   151    55     716    (-,-) 
  inst_DP_inst_S11_g4140/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.1    82    43     758    (-,-) 
  inst_DP_inst_S11_g4062/Y                    -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    15    30     788    (-,-) 
  inst_DP_inst_S11_g3991/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    23     811    (-,-) 
  inst_DP_inst_S11_g3956/Y                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     834    (-,-) 
  inst_DP_inst_S11_inst_bcd1_reg_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     834    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 108: MET (201 ps) Setup Check with Pin inst_DP_inst_S11_inst_acd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_acd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     714                  
             Slack:=     201                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39050__7410/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    55    28     644    (-,-) 
  inst_DP_g39031__2802/Y                      -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    35    16     661    (-,-) 
  inst_DP_g39009__9315/Y                      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   151    55     716    (-,-) 
  inst_DP_inst_S11_g4140/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.1    82    43     758    (-,-) 
  inst_DP_inst_S11_g4050/Y                    -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    15    30     788    (-,-) 
  inst_DP_inst_S11_g3994/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    23     811    (-,-) 
  inst_DP_inst_S11_g3962/Y                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     834    (-,-) 
  inst_DP_inst_S11_inst_acd1_reg_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     834    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 109: MET (201 ps) Setup Check with Pin inst_DP_inst_S5_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     714                  
             Slack:=     201                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  g46534/SN                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    61     690    (-,-) 
  inst_DP_g44410/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     753    (-,-) 
  inst_DP_g44078/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    71    35     787    (-,-) 
  inst_DP_g43730/Y                         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    15    28     816    (-,-) 
  inst_DP_g43397/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    34    18     834    (-,-) 
  inst_DP_inst_S5_inst_quad3_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     834    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 110: MET (201 ps) Setup Check with Pin inst_DP_inst_S5_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     714                  
             Slack:=     201                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  g46534/SN                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    61     690    (-,-) 
  inst_DP_g44410/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     753    (-,-) 
  inst_DP_g44080/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    71    35     787    (-,-) 
  inst_DP_g43729/Y                         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    15    28     816    (-,-) 
  inst_DP_g43365/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    34    18     834    (-,-) 
  inst_DP_inst_S5_inst_quad2_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     834    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 111: MET (203 ps) Setup Check with Pin inst_DP_inst_S3_inst_abc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_abc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     712                  
             Slack:=     203                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45918/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.0    28    13     562    (-,-) 
  inst_DP_g45421/Y                                         -       A2->Y   R     AOI222xp33_ASAP7_75t_SL      3  6.3   141    62     624    (-,-) 
  g46535/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    66    68     692    (-,-) 
  inst_DP_g44407/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.9   146    62     754    (-,-) 
  inst_DP_g43953/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    58    25     779    (-,-) 
  inst_DP_g43564/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    37    29     808    (-,-) 
  inst_DP_g43281/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    40    24     832    (-,-) 
  inst_DP_inst_S3_inst_abc1_reg_out_reg[0]/D               -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     832    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 112: MET (205 ps) Setup Check with Pin inst_DP_inst_S8_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     710                  
             Slack:=     205                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45285/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    31     652    (-,-) 
  inst_DP_g45019/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     678    (-,-) 
  inst_DP_g44622/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.7   128    40     718    (-,-) 
  inst_DP_g44243/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    69    44     762    (-,-) 
  inst_DP_g43883/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.5    76    35     797    (-,-) 
  inst_DP_g43597/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     830    (-,-) 
  inst_DP_inst_S8_inst_quad3_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     830    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 113: MET (206 ps) Setup Check with Pin inst_DP_inst_S15_inst_abc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_abc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     710                  
             Slack:=     206                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  g46533/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    65    68     696    (-,-) 
  inst_DP_g44411/Y                            -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    55     752    (-,-) 
  inst_DP_g44012/Y                            -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.5    55    25     776    (-,-) 
  inst_DP_g43671/Y                            -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    36    29     805    (-,-) 
  inst_DP_g43320/Y                            -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    40    24     830    (-,-) 
  inst_DP_inst_S15_inst_abc1_reg_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     830    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 114: MET (207 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      40                  
       Uncertainty:-      80                  
     Required Time:=    1000                  
      Launch Clock:-     120                  
         Data Path:-     672                  
             Slack:=     207                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45285/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    31     652    (-,-) 
  inst_DP_g45019/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     678    (-,-) 
  inst_DP_g44622/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.7   128    40     718    (-,-) 
  inst_DP_g44522/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.0    50    31     749    (-,-) 
  inst_DP_g44230/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    94    43     792    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     792    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 115: MET (208 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     706                  
             Slack:=     208                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45551/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     650    (-,-) 
  inst_DP_g45403/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     673    (-,-) 
  inst_DP_g45358/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    26     698    (-,-) 
  inst_DP_g45290/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     723    (-,-) 
  inst_DP_g45022/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    23     746    (-,-) 
  inst_DP_g44635/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.4    89    58     804    (-,-) 
  inst_DP_g44534/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    36    22     826    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[1]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     826    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 116: MET (210 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     706                  
             Slack:=     210                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN    -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                       -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                                 -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                       -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    54    21     659    (-,-) 
  inst_DP_g45309/Y                                       -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  3.9    69    29     688    (-,-) 
  inst_DP_g45165/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    31     719    (-,-) 
  inst_DP_g44796/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    25     744    (-,-) 
  inst_DP_g44412/Y                                       -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.9    91    60     803    (-,-) 
  inst_DP_g44261/Y                                       -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    36    22     826    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share0_out_reg[1]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     826    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 117: MET (210 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     705                  
             Slack:=     210                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45566/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    68    37     643    (-,-) 
  inst_DP_g45430/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     666    (-,-) 
  inst_DP_g45359/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.3    21    25     691    (-,-) 
  inst_DP_g45286/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    50    24     715    (-,-) 
  inst_DP_g45020/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    40    28     743    (-,-) 
  inst_DP_g44639/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.8    91    59     803    (-,-) 
  inst_DP_g44538/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    36    22     825    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     825    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 118: MET (210 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      33                  
       Uncertainty:-      80                  
     Required Time:=    1007                  
      Launch Clock:-     120                  
         Data Path:-     678                  
             Slack:=     210                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45291/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.6    60    33     676    (-,-) 
  inst_DP_g45018/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    43    28     704    (-,-) 
  inst_DP_g44629/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       3  4.4    96    30     734    (-,-) 
  inst_DP_g44528/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          3  5.2    57    36     771    (-,-) 
  inst_DP_g44242/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    48    27     798    (-,-) 
  inst_DP_inst_S4_inst_qb3_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     798    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 119: MET (210 ps) Setup Check with Pin inst_DP_inst_S1_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     705                  
             Slack:=     210                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45279/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     639    (-,-) 
  inst_DP_g45011/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     666    (-,-) 
  inst_DP_g44620/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.9   138    46     711    (-,-) 
  inst_DP_g44232/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    71    46     757    (-,-) 
  inst_DP_g43992/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    76    36     792    (-,-) 
  inst_DP_g43590/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    50    32     825    (-,-) 
  inst_DP_inst_S1_inst_quad3_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     825    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 120: MET (210 ps) Setup Check with Pin inst_DP_inst_S1_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     705                  
             Slack:=     210                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45279/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     639    (-,-) 
  inst_DP_g45011/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     666    (-,-) 
  inst_DP_g44620/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.9   138    46     711    (-,-) 
  inst_DP_g44241/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    71    46     757    (-,-) 
  inst_DP_g43916/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    76    36     792    (-,-) 
  inst_DP_g43595/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    50    32     825    (-,-) 
  inst_DP_inst_S1_inst_quad2_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     825    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 121: MET (214 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      36                  
       Uncertainty:-      80                  
     Required Time:=    1004                  
      Launch Clock:-     120                  
         Data Path:-     670                  
             Slack:=     214                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45283/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     682    (-,-) 
  inst_DP_g45021/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     708    (-,-) 
  inst_DP_g44624/Y                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    50     758    (-,-) 
  inst_DP_g44235/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    66    33     790    (-,-) 
  inst_DP_inst_S10_inst_qb3_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     790    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 122: MET (214 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      36                  
       Uncertainty:-      80                  
     Required Time:=    1004                  
      Launch Clock:-     120                  
         Data Path:-     670                  
             Slack:=     214                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45283/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     682    (-,-) 
  inst_DP_g45021/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     708    (-,-) 
  inst_DP_g44624/Y                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    50     758    (-,-) 
  inst_DP_g44233/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    66    33     790    (-,-) 
  inst_DP_inst_S10_inst_qb1_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     790    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 123: MET (214 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     701                  
             Slack:=     214                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.2    22    39     627    (-,-) 
  inst_DP_g45433/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    29    23     650    (-,-) 
  inst_DP_g45325/Y                                          -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  5.5    95    38     688    (-,-) 
  inst_DP_g45155/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    53    31     719    (-,-) 
  inst_DP_g44789/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    44    14     734    (-,-) 
  inst_DP_g44413/Y                                          -       A2->Y   F     AO22x1_ASAP7_75t_SL       10 14.6    85    57     791    (-,-) 
  inst_DP_g44262/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.9    46    30     821    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[1]/D    -       -       R     DFFHQNx1_ASAP7_75t_L       2    -     -     0     821    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 124: MET (214 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     672                  
             Slack:=     214                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45291/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.6    60    33     676    (-,-) 
  inst_DP_g45018/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    43    28     704    (-,-) 
  inst_DP_g44629/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       3  4.4    96    30     734    (-,-) 
  inst_DP_g44528/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          3  5.2    57    36     771    (-,-) 
  inst_DP_g44206/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    53    21     792    (-,-) 
  inst_DP_inst_S4_inst_qb5_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     792    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 125: MET (216 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     667                  
             Slack:=     216                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  g46534/SN                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    61     690    (-,-) 
  inst_DP_g44410/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     753    (-,-) 
  inst_DP_g44078/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    71    35     787    (-,-) 
  inst_DP_inst_S5_inst_qb3_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     787    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 126: MET (216 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     667                  
             Slack:=     216                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  g46534/SN                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    61     690    (-,-) 
  inst_DP_g44410/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     753    (-,-) 
  inst_DP_g44080/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    71    35     787    (-,-) 
  inst_DP_inst_S5_inst_qb1_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     787    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 127: MET (216 ps) Setup Check with Pin inst_DP_inst_S5_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     699                  
             Slack:=     216                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  g46534/SN                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    76    53     682    (-,-) 
  inst_DP_g44410/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    51     733    (-,-) 
  inst_DP_g44259/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  1.9    45    26     759    (-,-) 
  inst_DP_g43986/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.5    60    31     790    (-,-) 
  inst_DP_g43591/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    29     819    (-,-) 
  inst_DP_inst_S5_inst_quad0_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     819    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 128: MET (217 ps) Setup Check with Pin inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      32                  
       Uncertainty:-      80                  
     Required Time:=    1008                  
      Launch Clock:-     120                  
         Data Path:-     671                  
             Slack:=     217                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39050__7410/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    55    28     644    (-,-) 
  inst_DP_g39031__2802/Y                      -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    35    16     661    (-,-) 
  inst_DP_g39009__9315/Y                      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   151    55     716    (-,-) 
  inst_DP_inst_S11_g4140/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.1    82    43     758    (-,-) 
  inst_DP_inst_S11_g4015/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    43    33     791    (-,-) 
  inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     791    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 129: MET (218 ps) Setup Check with Pin inst_DP_inst_S14_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     697                  
             Slack:=     218                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45293/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     656    (-,-) 
  inst_DP_g45015/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    55    27     683    (-,-) 
  inst_DP_g44617/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    47     730    (-,-) 
  inst_DP_g44519/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    45    26     756    (-,-) 
  inst_DP_g44145/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    61    31     787    (-,-) 
  inst_DP_g43772/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     817    (-,-) 
  inst_DP_inst_S14_inst_quad0_out_reg[0]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     817    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 130: MET (219 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     696                  
             Slack:=     219                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    53    20     522    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.9    49    36     559    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        2  4.2    98    38     597    (-,-) 
  inst_DP_g45528/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    60    32     629    (-,-) 
  inst_DP_g45501/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     648    (-,-) 
  inst_DP_g45363/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.2   114    47     695    (-,-) 
  inst_DP_g45282/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     730    (-,-) 
  inst_DP_g45025/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    44    26     757    (-,-) 
  inst_DP_g44634/Y                                          -       A2->Y   F     AO22x2_ASAP7_75t_SL         11 15.4    51    41     798    (-,-) 
  inst_DP_g44533/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    27    18     816    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[1]/D    -       -       R     DFFHQNx1_ASAP7_75t_L         1    -     -     0     816    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 131: MET (219 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      41                  
       Uncertainty:-      80                  
     Required Time:=     999                  
      Launch Clock:-     120                  
         Data Path:-     660                  
             Slack:=     219                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45291/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.6    60    33     676    (-,-) 
  inst_DP_g45018/Y                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.1    36    16     692    (-,-) 
  inst_DP_g44629/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       3  4.4   116    34     726    (-,-) 
  inst_DP_g44238/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  3.9    95    54     780    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     780    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 132: MET (220 ps) Setup Check with Pin inst_DP_inst_S10_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     695                  
             Slack:=     220                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45245/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       3  4.8   111    40     704    (-,-) 
  inst_DP_g45207/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          5  7.1    73    46     750    (-,-) 
  inst_DP_g44732/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    59    37     786    (-,-) 
  inst_DP_g44266/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     815    (-,-) 
  inst_DP_inst_S10_inst_quad1_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     815    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 133: MET (220 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      41                  
       Uncertainty:-      80                  
     Required Time:=     999                  
      Launch Clock:-     120                  
         Data Path:-     659                  
             Slack:=     220                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  g46532/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    57    61     668    (-,-) 
  inst_DP_g44408/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.4   149    52     720    (-,-) 
  inst_DP_g43973/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    96    59     779    (-,-) 
  inst_DP_inst_S12_inst_qb3_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     779    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 134: MET (220 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      41                  
       Uncertainty:-      80                  
     Required Time:=     999                  
      Launch Clock:-     120                  
         Data Path:-     659                  
             Slack:=     220                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  g46532/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    57    61     668    (-,-) 
  inst_DP_g44408/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.4   149    52     720    (-,-) 
  inst_DP_g43972/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    96    59     779    (-,-) 
  inst_DP_inst_S12_inst_qb1_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     779    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 135: MET (220 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      40                  
       Uncertainty:-      80                  
     Required Time:=    1000                  
      Launch Clock:-     120                  
         Data Path:-     659                  
             Slack:=     220                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  g46538/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    76    47     660    (-,-) 
  inst_DP_g44625/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    51     712    (-,-) 
  inst_DP_g44525/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  1.9    45    26     738    (-,-) 
  inst_DP_g44234/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    95    42     779    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     779    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 136: MET (222 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     693                  
             Slack:=     222                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.2    22    39     627    (-,-) 
  inst_DP_g45508/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     640    (-,-) 
  inst_DP_g45362/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.3   115    46     686    (-,-) 
  inst_DP_g45278/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    48    36     722    (-,-) 
  inst_DP_g45014/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    46    26     748    (-,-) 
  inst_DP_g44638/Y                                          -       A2->Y   F     AO22x2_ASAP7_75t_SL         10 14.6    49    41     789    (-,-) 
  inst_DP_g44537/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           2  3.9    38    24     813    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share0_out_reg[1]/D    -       -       R     DFFHQNx1_ASAP7_75t_L         2    -     -     0     813    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 137: MET (222 ps) Setup Check with Pin inst_DP_inst_S9_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     693                  
             Slack:=     222                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45154/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    32     612    (-,-) 
  inst_DP_g44792/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    51    26     638    (-,-) 
  inst_DP_g44409/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    46     685    (-,-) 
  inst_DP_g44258/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  1.9    45    26     711    (-,-) 
  inst_DP_g44079/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    93    42     752    (-,-) 
  inst_DP_g43741/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    62    32     785    (-,-) 
  inst_DP_g43398/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    43    28     813    (-,-) 
  inst_DP_inst_S9_inst_quad2_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     813    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 138: MET (224 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     660                  
             Slack:=     224                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                               -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  g46539/SN                               -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    62    56     686    (-,-) 
  inst_DP_g44621/Y                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.9   146    60     746    (-,-) 
  inst_DP_g44231/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.7    69    33     780    (-,-) 
  inst_DP_inst_S13_inst_qb3_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     780    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 139: MET (224 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     660                  
             Slack:=     224                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                               -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  g46539/SN                               -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    62    56     686    (-,-) 
  inst_DP_g44621/Y                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.9   146    60     746    (-,-) 
  inst_DP_g44240/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.7    69    33     780    (-,-) 
  inst_DP_inst_S13_inst_qb1_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     780    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 140: MET (224 ps) Setup Check with Pin inst_DP_inst_S6_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     691                  
             Slack:=     224                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45281/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     652    (-,-) 
  inst_DP_g45024/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     679    (-,-) 
  inst_DP_g44619/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     725    (-,-) 
  inst_DP_g44521/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    45    26     751    (-,-) 
  inst_DP_g44139/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    60    31     782    (-,-) 
  inst_DP_g43776/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     811    (-,-) 
  inst_DP_inst_S6_inst_quad0_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     811    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 141: MET (226 ps) Setup Check with Pin inst_DP_inst_S8_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     690                  
             Slack:=     226                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45285/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    31     652    (-,-) 
  inst_DP_g45019/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     678    (-,-) 
  inst_DP_g44622/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.7   128    40     718    (-,-) 
  inst_DP_g44522/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.0    50    31     749    (-,-) 
  inst_DP_g44143/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.5    55    32     781    (-,-) 
  inst_DP_g43777/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    45    28     810    (-,-) 
  inst_DP_inst_S8_inst_quad0_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     810    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 142: MET (226 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      38                  
       Uncertainty:-      80                  
     Required Time:=    1002                  
      Launch Clock:-     120                  
         Data Path:-     655                  
             Slack:=     226                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45242/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.3   133    54     696    (-,-) 
  inst_DP_g45204/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    68    43     739    (-,-) 
  inst_DP_g45127/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.6    77    36     775    (-,-) 
  inst_DP_inst_S4_inst_qb2_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     775    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 143: MET (227 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     659                  
             Slack:=     227                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  g46534/SN                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    61     690    (-,-) 
  inst_DP_g44410/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     753    (-,-) 
  inst_DP_g43952/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    59    26     779    (-,-) 
  inst_DP_inst_S5_inst_qb5_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     779    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 144: MET (228 ps) Setup Check with Pin inst_DP_inst_S0_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     688                  
             Slack:=     228                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  g46538/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    50     664    (-,-) 
  inst_DP_g44625/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     726    (-,-) 
  inst_DP_g44387/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    71    35     761    (-,-) 
  inst_DP_g43896/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    15    28     789    (-,-) 
  inst_DP_g43588/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    34    18     808    (-,-) 
  inst_DP_inst_S0_inst_quad3_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     808    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 145: MET (229 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     654                  
             Slack:=     229                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45293/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     656    (-,-) 
  inst_DP_g45015/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     683    (-,-) 
  inst_DP_g44617/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    58     741    (-,-) 
  inst_DP_g44244/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    34     774    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     774    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 146: MET (229 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     654                  
             Slack:=     229                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45293/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     656    (-,-) 
  inst_DP_g45015/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     683    (-,-) 
  inst_DP_g44617/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    58     741    (-,-) 
  inst_DP_g44388/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    34     774    (-,-) 
  inst_DP_inst_S14_inst_qb1_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     774    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 147: MET (229 ps) Setup Check with Pin inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     685                  
             Slack:=     229                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39431__5122/Y                                   -       B->Y    R     XNOR2x2_ASAP7_75t_SL       2  3.9    20    33     564    (-,-) 
  inst_DP_g45714/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    32     596    (-,-) 
  inst_DP_g45560/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    59    41     638    (-,-) 
  inst_DP_g45429/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    24     662    (-,-) 
  inst_DP_g45396/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.6    71    32     694    (-,-) 
  inst_DP_g44795/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    32     726    (-,-) 
  inst_DP_g44414/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL       16 22.0    68    49     775    (-,-) 
  inst_DP_g44263/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         3  4.6    46    30     805    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/D       -       -       R     DFFHQNx1_ASAP7_75t_L       3    -     -     0     805    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 148: MET (230 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     685                  
             Slack:=     230                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK    -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN     -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                        -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                                  -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                                  -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                        -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    23     661    (-,-) 
  inst_DP_g45309/Y                                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      2  3.8    78    36     696    (-,-) 
  inst_DP_g45294/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.6    38    20     717    (-,-) 
  inst_DP_g45143/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    36    25     742    (-,-) 
  inst_DP_g44925/Y                                        -       A2->Y   F     AO22x2_ASAP7_75t_SL       10 14.1    49    39     781    (-,-) 
  inst_DP_g44785/Y                                        -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.9    38    24     805    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share0_out_reg[1]/D -       -       R     DFFHQNx1_ASAP7_75t_L       2    -     -     0     805    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 149: MET (230 ps) Setup Check with Pin inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     684                  
             Slack:=     230                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL        3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          2  3.7    84    66     543    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        5  8.6    66    48     591    (-,-) 
  inst_DP_g39278__8428/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  3.4    65    33     624    (-,-) 
  inst_DP_g39006__4733/Y                                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     646    (-,-) 
  inst_DP_g38998__1705/Y                                   -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    25     672    (-,-) 
  inst_DP_g38987__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    42    20     691    (-,-) 
  inst_DP_g38975__5115/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.1    86    27     718    (-,-) 
  g46201/Y                                                 -       B->Y    F     AO21x2_ASAP7_75t_SL       16 22.0    65    56     775    (-,-) 
  inst_DP_inst_S11_g4164/Y                                 -       A->Y    R     INVx1_ASAP7_75t_SL         3  4.6    46    29     804    (-,-) 
  inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[1]/D      -       -       R     DFFHQNx1_ASAP7_75t_L       3    -     -     0     804    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 150: MET (231 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     685                  
             Slack:=     231                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45373/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    58    19     711    (-,-) 
  inst_DP_g45260/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.1    41    30     741    (-,-) 
  inst_DP_g45069/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL         10 14.1    48    39     781    (-,-) 
  inst_DP_g45000/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           2  3.9    37    24     805    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[1]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL        2    -     -     0     805    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 151: MET (231 ps) Setup Check with Pin inst_DP_inst_S3_inst_c1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_c1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     654                  
             Slack:=     231                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45918/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.0    28    13     562    (-,-) 
  inst_DP_g45421/Y                                         -       A2->Y   R     AOI222xp33_ASAP7_75t_SL      3  6.3   141    62     624    (-,-) 
  g46535/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.1    66    68     692    (-,-) 
  inst_DP_g44407/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.9   146    62     754    (-,-) 
  inst_DP_g43841/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    60    21     774    (-,-) 
  inst_DP_inst_S3_inst_c1reg_out_reg[0]/SE                 -       -       F     SDFHx1_ASAP7_75t_L           1    -     -     0     774    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 152: MET (231 ps) Late External Delay Assertion at pin out_share0[17]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[17]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     489                  
             Slack:=     231                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_584_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40247/Y             -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2   4.4    98    61     582    (-,-) 
  inst_DP_g2/Y                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1   1.6    46    27     609    (-,-) 
  out_share0[17]               -       -       R     (port)                     -     -     -     0     609    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 153: MET (231 ps) Late External Delay Assertion at pin out_share0[34]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[34]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     489                  
             Slack:=     231                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_567_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40242/Y             -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2   4.4    98    61     582    (-,-) 
  inst_DP_g41309/Y             -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1   1.6    46    27     609    (-,-) 
  out_share0[34]               -       -       R     (port)                     -     -     -     0     609    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 154: MET (232 ps) Setup Check with Pin inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) Dec_EncBar
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     531                  
             Slack:=     232                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_2_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  Dec_EncBar                                         -       -     R     (arrival)                   5  9.5     0     0     270    (-,-) 
  inst_DP_g41283/Y                                   -       A->Y  F     INVx2_ASAP7_75t_SL          2  3.8    10     6     276    (-,-) 
  inst_DP_g40906/Y                                   -       B->Y  R     XOR2x2_ASAP7_75t_SL         5  7.6    31    34     310    (-,-) 
  inst_DP_g40454/Y                                   -       A->Y  R     AND2x2_ASAP7_75t_SL         3  4.8    21    20     330    (-,-) 
  inst_DP_g40408/Y                                   -       A->Y  F     INVx1_ASAP7_75t_SL          1  2.6    19    12     342    (-,-) 
  inst_DP_g40196/Y                                   -       B->Y  R     NOR2x1_ASAP7_75t_SL         2  3.4    28    16     358    (-,-) 
  inst_DP_g40112/Y                                   -       A->Y  F     INVx1_ASAP7_75t_SL          2  3.2    24    15     373    (-,-) 
  inst_DP_g40066/Y                                   -       A->Y  F     AND2x2_ASAP7_75t_SL         4  6.0    20    25     398    (-,-) 
  inst_DP_g39945__6260/Y                             -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  3.5    42    23     421    (-,-) 
  inst_DP_g39893/Y                                   -       A->Y  F     INVx1_ASAP7_75t_SL          3  4.7    34    21     442    (-,-) 
  inst_DP_g39833__5122/Y                             -       B->Y  R     NAND2xp5_ASAP7_75t_SL       1  2.6    34    22     464    (-,-) 
  inst_DP_g39696__5526/Y                             -       A->Y  R     XOR2xp5_ASAP7_75t_SL        2  4.4    65    38     502    (-,-) 
  inst_DP_g39428__1617/Y                             -       A->Y  F     XNOR2xp5_ASAP7_75t_SL       2  3.9    55    25     527    (-,-) 
  inst_DP_g45651/Y                                   -       B2->Y R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    34     561    (-,-) 
  inst_DP_g45630/Y                                   -       B->Y  F     NOR2xp33_ASAP7_75t_SL       3  4.4    97    54     615    (-,-) 
  inst_DP_g45467/Y                                   -       A->Y  R     NAND2xp5_ASAP7_75t_SL       1  2.0    48    31     646    (-,-) 
  inst_DP_g45383/Y                                   -       C->Y  F     OAI221xp5_ASAP7_75t_SL      2  3.9    89    33     679    (-,-) 
  inst_DP_g45261/Y                                   -       A->Y  R     XOR2xp5_ASAP7_75t_SL        1  2.1    51    28     708    (-,-) 
  inst_DP_g45080/Y                                   -       A2->Y F     AOI22xp5_ASAP7_75t_SL       3  5.2   108    35     743    (-,-) 
  inst_DP_g45010/Y                                   -       A->Y  R     INVx2_ASAP7_75t_SL         16 21.3    93    58     801    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[3]/D -       -     R     DFFHQx4_ASAP7_75t_SL       16    -     -     0     801    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 155: MET (233 ps) Setup Check with Pin inst_DP_inst_S4_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     682                  
             Slack:=     233                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45242/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.3   133    54     696    (-,-) 
  inst_DP_g45204/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    68    43     739    (-,-) 
  inst_DP_g44951/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    55    35     774    (-,-) 
  inst_DP_g44541/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    45    28     802    (-,-) 
  inst_DP_inst_S4_inst_quad1_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     802    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 156: MET (233 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     652                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                               -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  g46539/SN                               -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    62    56     686    (-,-) 
  inst_DP_g44621/Y                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.9   146    60     746    (-,-) 
  inst_DP_g44222/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    59    26     772    (-,-) 
  inst_DP_inst_S13_inst_qb5_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     772    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 157: MET (234 ps) Setup Check with Pin inst_DP_inst_S15_inst_c1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_c1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     652                  
             Slack:=     234                  

#---------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK   -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                 -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                          -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  g46533/SN                                 -       B->SN   F     FAx1_ASAP7_75t_SL           1  2.1    65    68     696    (-,-) 
  inst_DP_g44411/Y                          -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.7   133    55     752    (-,-) 
  inst_DP_g43783/Y                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.6    56    21     772    (-,-) 
  inst_DP_inst_S15_inst_c1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     772    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 158: MET (234 ps) Late External Delay Assertion at pin out_share0[19]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[19]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     486                  
             Slack:=     234                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_582_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40252/Y             -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2   4.4    98    61     582    (-,-) 
  inst_DP_g39049__1666/Y       -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1   1.6    44    24     606    (-,-) 
  out_share0[19]               -       -       R     (port)                     -     -     -     0     606    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 159: MET (234 ps) Setup Check with Pin inst_DP_inst_S11_inst_abc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_abc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     681                  
             Slack:=     234                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39050__7410/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    55    28     644    (-,-) 
  inst_DP_g39031__2802/Y                      -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    35    16     661    (-,-) 
  inst_DP_g39009__9315/Y                      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   151    55     716    (-,-) 
  inst_DP_inst_S11_g4150/Y                    -       A->Y    F     INVx1_ASAP7_75t_SL         1  2.1    44    15     731    (-,-) 
  inst_DP_inst_S11_g4048/Y                    -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    15    24     755    (-,-) 
  inst_DP_inst_S11_g3992/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    23     778    (-,-) 
  inst_DP_inst_S11_g3960/Y                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     801    (-,-) 
  inst_DP_inst_S11_inst_abc1_reg_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     801    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 160: MET (235 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     648                  
             Slack:=     235                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45281/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     652    (-,-) 
  inst_DP_g45024/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     679    (-,-) 
  inst_DP_g44619/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    56     735    (-,-) 
  inst_DP_g44386/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    34     768    (-,-) 
  inst_DP_inst_S6_inst_qb3_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     768    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 161: MET (235 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     648                  
             Slack:=     235                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45281/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     652    (-,-) 
  inst_DP_g45024/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     679    (-,-) 
  inst_DP_g44619/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    56     735    (-,-) 
  inst_DP_g44239/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    34     768    (-,-) 
  inst_DP_inst_S6_inst_qb1_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     768    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 162: MET (235 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     679                  
             Slack:=     235                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45566/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    68    37     643    (-,-) 
  inst_DP_g45430/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     666    (-,-) 
  inst_DP_g45359/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.3    21    25     691    (-,-) 
  inst_DP_g45256/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    37    22     713    (-,-) 
  inst_DP_g45068/Y                                         -       B2->Y   F     AO22x1_ASAP7_75t_SL       10 14.1    82    57     770    (-,-) 
  inst_DP_g44999/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.9    46    29     799    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[1]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       2    -     -     0     799    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 163: MET (236 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      38                  
       Uncertainty:-      80                  
     Required Time:=    1002                  
      Launch Clock:-     120                  
         Data Path:-     646                  
             Slack:=     236                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  g46532/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    57    61     668    (-,-) 
  inst_DP_g44408/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.4   149    52     720    (-,-) 
  inst_DP_g43950/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.6    77    46     766    (-,-) 
  inst_DP_inst_S12_inst_qb5_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     766    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 164: MET (236 ps) Late External Delay Assertion at pin out_share0[18]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[18]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     484                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_583_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40246/Y             -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2   4.2    96    60     580    (-,-) 
  inst_DP_g39047__2883/Y       -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1   1.6    43    24     604    (-,-) 
  out_share0[18]               -       -       R     (port)                     -     -     -     0     604    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 165: MET (236 ps) Late External Delay Assertion at pin out_share0[32]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[32]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     484                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_569_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40240/Y             -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2   4.2    96    60     580    (-,-) 
  inst_DP_g39168__7482/Y       -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1   1.6    43    24     604    (-,-) 
  out_share0[32]               -       -       R     (port)                     -     -     -     0     604    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 166: MET (236 ps) Late External Delay Assertion at pin out_share0[35]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[35]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     484                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_566_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40245/Y             -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2   4.2    96    60     580    (-,-) 
  inst_DP_g39167__5115/Y       -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1   1.6    43    24     604    (-,-) 
  out_share0[35]               -       -       R     (port)                     -     -     -     0     604    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 167: MET (236 ps) Setup Check with Pin inst_DP_inst_S14_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     679                  
             Slack:=     236                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45243/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.4   134    54     692    (-,-) 
  inst_DP_g45205/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    68    43     735    (-,-) 
  inst_DP_g44759/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    61    35     770    (-,-) 
  inst_DP_g44267/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     799    (-,-) 
  inst_DP_inst_S14_inst_quad1_out_reg[0]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     799    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 168: MET (237 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     678                  
             Slack:=     237                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN    -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                       -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                                 -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39410__4733/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    31    24     531    (-,-) 
  inst_DP_g39367__5526/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    50    31     562    (-,-) 
  inst_DP_g45687/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    40     602    (-,-) 
  inst_DP_g45572/Y                                       -       A->Y    F     XNOR2x2_ASAP7_75t_SL       3  5.1    22    36     638    (-,-) 
  inst_DP_g45442/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    23     661    (-,-) 
  inst_DP_g45309/Y                                       -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      2  3.8    78    36     696    (-,-) 
  inst_DP_g45294/Y                                       -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.6    38    20     717    (-,-) 
  inst_DP_g45193/Y                                       -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.8    91    59     776    (-,-) 
  inst_DP_g45139/Y                                       -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    36    22     798    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share0_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     798    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 169: MET (238 ps) Setup Check with Pin inst_DP_inst_S4_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     677                  
             Slack:=     238                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45291/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.6    60    33     676    (-,-) 
  inst_DP_g45018/Y                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.1    36    16     692    (-,-) 
  inst_DP_g44629/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       3  4.4   116    34     726    (-,-) 
  inst_DP_g44162/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    67    41     767    (-,-) 
  inst_DP_g43774/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    48    30     797    (-,-) 
  inst_DP_inst_S4_inst_quad0_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     797    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 170: MET (238 ps) Setup Check with Pin inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     651                  
             Slack:=     238                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39050__7410/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    55    28     644    (-,-) 
  inst_DP_g39031__2802/Y                      -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    35    16     661    (-,-) 
  inst_DP_g39009__9315/Y                      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   151    55     716    (-,-) 
  inst_DP_inst_S11_g4095/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    59    25     741    (-,-) 
  inst_DP_inst_S11_g4021/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    30     771    (-,-) 
  inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     771    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 171: MET (238 ps) Setup Check with Pin inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     651                  
             Slack:=     238                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39050__7410/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    55    28     644    (-,-) 
  inst_DP_g39031__2802/Y                      -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    35    16     661    (-,-) 
  inst_DP_g39009__9315/Y                      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   151    55     716    (-,-) 
  inst_DP_inst_S11_g4125/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    59    25     741    (-,-) 
  inst_DP_inst_S11_g4020/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    30     771    (-,-) 
  inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     771    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 172: MET (238 ps) Setup Check with Pin inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     677                  
             Slack:=     238                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41039/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.6    56    37     246    (-,-) 
  inst_DP_g40608/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     285    (-,-) 
  inst_DP_g40293/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.7    63    37     322    (-,-) 
  g46288/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.4    77    81     403    (-,-) 
  inst_DP_g39628__8428/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    50    25     428    (-,-) 
  inst_DP_g39545__7098/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    31     459    (-,-) 
  inst_DP_g39455__3680/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.6    71    29     488    (-,-) 
  inst_DP_g39411__6161/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    32     520    (-,-) 
  inst_DP_g39369__3680/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.9    49    35     554    (-,-) 
  inst_DP_g39297__2346/Y                                    -       A2->Y   F     AO22x2_ASAP7_75t_SL        3  6.1    28    30     584    (-,-) 
  inst_DP_g39279__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    53    29     614    (-,-) 
  inst_DP_g39038__6131/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    21     635    (-,-) 
  inst_DP_g39027__1617/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    20    25     660    (-,-) 
  inst_DP_g39017__2398/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    32    24     684    (-,-) 
  inst_DP_g39003__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    26     710    (-,-) 
  inst_DP_g38992__8428/Y                                    -       B->Y    F     NOR2x1_ASAP7_75t_SL        1  2.1    76    15     725    (-,-) 
  inst_DP_g38986__6417/Y                                    -       B->Y    F     OR2x4_ASAP7_75t_SL        17 23.4    42    51     776    (-,-) 
  inst_DP_inst_S7_g4162/Y                                   -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.3    32    21     797    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[1]/D        -       -       R     DFFHQNx1_ASAP7_75t_SL      2    -     -     0     797    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 173: MET (238 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     647                  
             Slack:=     238                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45293/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     656    (-,-) 
  inst_DP_g45015/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     683    (-,-) 
  inst_DP_g44617/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    58     741    (-,-) 
  inst_DP_g44284/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    59    26     767    (-,-) 
  inst_DP_inst_S14_inst_qb5_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     767    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 174: MET (239 ps) Setup Check with Pin inst_DP_inst_S13_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     677                  
             Slack:=     239                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  g46539/SN                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    62    56     686    (-,-) 
  inst_DP_g44621/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.9   146    60     746    (-,-) 
  inst_DP_g44221/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    59    26     772    (-,-) 
  inst_DP_g43770/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    44    24     797    (-,-) 
  inst_DP_inst_S13_inst_quad0_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     797    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 175: MET (241 ps) Setup Check with Pin inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     674                  
             Slack:=     241                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.4    64    77     197    (-,-) 
  inst_DP_g41239/Y                                         -       A->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.6    45    22     219    (-,-) 
  inst_DP_g46177/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    82    45     264    (-,-) 
  g46084/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    25     289    (-,-) 
  inst_DP_g39250__6783/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    18     307    (-,-) 
  inst_DP_g39234__6161/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  5.6    88    54     361    (-,-) 
  inst_DP_g39217__8428/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    44    19     380    (-,-) 
  inst_DP_g39207__2346/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     402    (-,-) 
  inst_DP_g39196__7098/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.6    85    43     446    (-,-) 
  inst_DP_g38936__3680/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    57    34     480    (-,-) 
  g46202/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    78    72     552    (-,-) 
  inst_DP_g45642/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    95    43     594    (-,-) 
  inst_DP_g45600/Y                                         -       B->Y    F     NOR2x1_ASAP7_75t_SL        3  4.8    58    29     623    (-,-) 
  inst_DP_g45583/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    29    18     642    (-,-) 
  inst_DP_g45426/Y                                         -       B2->Y   R     OA222x2_ASAP7_75t_SL       3  5.2    29    33     675    (-,-) 
  inst_DP_g45153/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    16     691    (-,-) 
  inst_DP_g44790/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     717    (-,-) 
  inst_DP_g44415/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL       17 23.4    71    52     769    (-,-) 
  inst_DP_g44264/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.3    40    25     794    (-,-) 
  inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[1]/D      -       -       R     DFFHQNx1_ASAP7_75t_SL      2    -     -     0     794    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 176: MET (242 ps) Setup Check with Pin inst_DP_inst_S2_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     674                  
             Slack:=     242                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g44630/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     684    (-,-) 
  inst_DP_g44236/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    72    46     730    (-,-) 
  inst_DP_g43948/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    57    36     765    (-,-) 
  inst_DP_g43594/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    45    28     794    (-,-) 
  inst_DP_inst_S2_inst_quad3_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     794    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 177: MET (242 ps) Setup Check with Pin inst_DP_inst_S2_inst_quad2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_quad2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     674                  
             Slack:=     242                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g44630/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     684    (-,-) 
  inst_DP_g44237/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    72    46     730    (-,-) 
  inst_DP_g43947/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    57    36     765    (-,-) 
  inst_DP_g43593/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    45    28     794    (-,-) 
  inst_DP_inst_S2_inst_quad2_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     794    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 178: MET (242 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     641                  
             Slack:=     242                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  g46538/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    50     664    (-,-) 
  inst_DP_g44625/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     726    (-,-) 
  inst_DP_g44387/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    71    35     761    (-,-) 
  inst_DP_inst_S0_inst_qb3_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     761    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 179: MET (242 ps) Late External Delay Assertion at pin out_share0[16]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[16]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     478                  
             Slack:=     242                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_585_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40244/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.4    90    43     565    (-,-) 
  inst_DP_g39048__2346/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     598    (-,-) 
  out_share0[16]               -       -       F     (port)                     -     -     -     0     598    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 180: MET (242 ps) Late External Delay Assertion at pin out_share0[28]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[28]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     478                  
             Slack:=     242                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_573_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40253/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.4    90    43     565    (-,-) 
  inst_DP_g39500__1666/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     598    (-,-) 
  out_share0[28]               -       -       F     (port)                     -     -     -     0     598    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 181: MET (242 ps) Late External Delay Assertion at pin out_share0[30]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[30]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     478                  
             Slack:=     242                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_571_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40255/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.4    90    43     565    (-,-) 
  inst_DP_g39437__7482/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     598    (-,-) 
  out_share0[30]               -       -       F     (port)                     -     -     -     0     598    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 182: MET (242 ps) Late External Delay Assertion at pin out_share0[46]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[46]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     478                  
             Slack:=     242                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_555_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40250/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.4    90    43     565    (-,-) 
  inst_DP_g39498__2883/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     598    (-,-) 
  out_share0[46]               -       -       F     (port)                     -     -     -     0     598    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 183: MET (243 ps) Late External Delay Assertion at pin out_share0[29]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[29]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     477                  
             Slack:=     243                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_572_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40254/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.3    89    43     564    (-,-) 
  inst_DP_g39440__9315/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     597    (-,-) 
  out_share0[29]               -       -       F     (port)                     -     -     -     0     597    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 184: MET (243 ps) Late External Delay Assertion at pin out_share0[31]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[31]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     477                  
             Slack:=     243                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_570_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40256/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.3    89    43     564    (-,-) 
  inst_DP_g39462__6131/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     597    (-,-) 
  out_share0[31]               -       -       F     (port)                     -     -     -     0     597    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 185: MET (243 ps) Late External Delay Assertion at pin out_share0[33]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[33]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     477                  
             Slack:=     243                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_568_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40241/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.3    89    43     564    (-,-) 
  inst_DP_g38929__5107/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     597    (-,-) 
  out_share0[33]               -       -       F     (port)                     -     -     -     0     597    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 186: MET (243 ps) Late External Delay Assertion at pin out_share0[44]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[44]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     477                  
             Slack:=     243                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_557_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40248/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.3    89    43     564    (-,-) 
  inst_DP_g39496__9315/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     597    (-,-) 
  out_share0[44]               -       -       F     (port)                     -     -     -     0     597    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 187: MET (243 ps) Late External Delay Assertion at pin out_share0[45]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[45]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     477                  
             Slack:=     243                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_556_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40249/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.3    89    43     564    (-,-) 
  inst_DP_g39493__7482/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     597    (-,-) 
  out_share0[45]               -       -       F     (port)                     -     -     -     0     597    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 188: MET (243 ps) Late External Delay Assertion at pin out_share0[47]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[47]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     477                  
             Slack:=     243                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_554_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         2   5.4    44    69     189    (-,-) 
  inst_DP_g16961/Y             -       A->Y    F     BUFx12f_ASAP7_75t_SL     130 172.2    97    57     246    (-,-) 
  inst_DP_g45904/Y             -       A->Y    R     INVx8_ASAP7_75t_SL        97 124.0   129    72     318    (-,-) 
  inst_DP_g41083/Y             -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1   2.6    55    25     344    (-,-) 
  inst_DP_g40908/Y             -       B->Y    F     AND2x4_ASAP7_75t_SL       65  78.5   110    70     414    (-,-) 
  inst_DP_g40735/Y             -       A->Y    R     INVx3_ASAP7_75t_SL        64  80.6   195   108     522    (-,-) 
  inst_DP_g40251/Y             -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2   4.3    89    43     564    (-,-) 
  inst_DP_g39499__2346/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    40    33     597    (-,-) 
  out_share0[47]               -       -       F     (port)                     -     -     -     0     597    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 189: MET (244 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     670                  
             Slack:=     244                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45285/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    31     652    (-,-) 
  inst_DP_g45019/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     678    (-,-) 
  inst_DP_g44622/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.7   128    40     718    (-,-) 
  inst_DP_g44243/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    69    44     762    (-,-) 
  inst_DP_g43698/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    28     790    (-,-) 
  inst_DP_inst_S8_inst_qb3_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     790    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 190: MET (244 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     641                  
             Slack:=     244                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45281/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     652    (-,-) 
  inst_DP_g45024/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     679    (-,-) 
  inst_DP_g44619/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    56     735    (-,-) 
  inst_DP_g44278/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    59    26     761    (-,-) 
  inst_DP_inst_S6_inst_qb5_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     761    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 191: MET (244 ps) Late External Delay Assertion at pin out_share0[9]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     476                  
             Slack:=     244                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_592_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40223/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.4    33    51     572    (-,-) 
  inst_DP_g39313__2802/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    30    24     596    (-,-) 
  out_share0[9]                -       -       F     (port)                     -     -     -     0     596    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 192: MET (244 ps) Late External Delay Assertion at pin out_share0[43]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[43]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     476                  
             Slack:=     244                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_558_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40202/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.4    33    51     572    (-,-) 
  inst_DP_g39319__1881/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    30    24     596    (-,-) 
  out_share0[43]               -       -       F     (port)                     -     -     -     0     596    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 193: MET (245 ps) Late External Delay Assertion at pin out_share0[1]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_600_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40186/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39118__5107/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    38    24     595    (-,-) 
  out_share0[1]                -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 194: MET (245 ps) Late External Delay Assertion at pin out_share0[8]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_593_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40226/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39360__6417/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    26    24     595    (-,-) 
  out_share0[8]                -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 195: MET (245 ps) Late External Delay Assertion at pin out_share0[10]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_591_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40221/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39357__2346/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    32    24     595    (-,-) 
  out_share0[10]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 196: MET (245 ps) Late External Delay Assertion at pin out_share0[40]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[40]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_561_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40211/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39353__6161/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    26    24     595    (-,-) 
  out_share0[40]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 197: MET (245 ps) Late External Delay Assertion at pin out_share0[42]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[42]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_559_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40206/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39356__2883/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    32    24     595    (-,-) 
  out_share0[42]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 198: MET (245 ps) Late External Delay Assertion at pin out_share0[56]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[56]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_545_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40195/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39323__7482/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    30    24     595    (-,-) 
  out_share0[56]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 199: MET (245 ps) Late External Delay Assertion at pin out_share0[58]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[58]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_543_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40231/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39355__9945/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    32    24     595    (-,-) 
  out_share0[58]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 200: MET (245 ps) Late External Delay Assertion at pin out_share0[61]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[61]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_540_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40189/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39304__2398/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    36    24     595    (-,-) 
  out_share0[61]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 201: MET (245 ps) Late External Delay Assertion at pin out_share0[62]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[62]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_539_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40201/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39310__6783/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    30    24     595    (-,-) 
  out_share0[62]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 202: MET (245 ps) Late External Delay Assertion at pin out_share0[63]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[63]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     475                  
             Slack:=     245                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40215/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39324__4733/Y       -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1   1.6    29    24     595    (-,-) 
  out_share0[63]               -       -       F     (port)                     -     -     -     0     595    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 203: MET (246 ps) Late External Delay Assertion at pin out_share0[14]
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     474                  
             Slack:=     246                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_587_1 

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                     -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                     -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                     -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                               -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g39311__3680/Y                               -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.6    38    26     594    (-,-) 
  out_share0[14]                                       -       -       R     (port)                     -    -     -     0     594    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 204: MET (247 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     629                  
             Slack:=     247                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45283/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     682    (-,-) 
  inst_DP_g45021/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     708    (-,-) 
  inst_DP_g44624/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.7   128    41     749    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     749    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 205: MET (247 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     664                  
             Slack:=     247                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK    -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                        -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                                  -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                               -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                        -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.1    69    43     643    (-,-) 
  inst_DP_g45402/Y                                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    25     668    (-,-) 
  inst_DP_g45397/Y                                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.5    71    32     700    (-,-) 
  inst_DP_g45263/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.8    44    32     732    (-,-) 
  inst_DP_g45067/Y                                        -       A2->Y   R     OAI22x1_ASAP7_75t_SL      10 13.9   142    52     784    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share0_out_reg[2]/D -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     784    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 206: MET (247 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      40                  
       Uncertainty:-      80                  
     Required Time:=    1000                  
      Launch Clock:-     120                  
         Data Path:-     632                  
             Slack:=     247                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45154/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    32     612    (-,-) 
  inst_DP_g44792/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    51    26     638    (-,-) 
  inst_DP_g44409/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    46     685    (-,-) 
  inst_DP_g44258/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  1.9    45    26     711    (-,-) 
  inst_DP_g44079/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.9    93    42     752    (-,-) 
  inst_DP_inst_S9_inst_qb1_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     752    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 207: MET (248 ps) Setup Check with Pin inst_DP_inst_S12_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     667                  
             Slack:=     248                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  g46532/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    57    61     668    (-,-) 
  inst_DP_g44408/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.4   149    52     720    (-,-) 
  inst_DP_g44257/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         1  2.1    44    15     736    (-,-) 
  inst_DP_g43949/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    56    24     760    (-,-) 
  inst_DP_g43586/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    27     787    (-,-) 
  inst_DP_inst_S12_inst_quad0_out_reg[0]/D                 -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     787    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 208: MET (248 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     664                  
             Slack:=     248                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                       -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                       -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                              -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                       -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.1    69    43     643    (-,-) 
  inst_DP_g45444/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    29     672    (-,-) 
  inst_DP_g45326/Y                                       -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      3  5.3    94    44     716    (-,-) 
  inst_DP_g45146/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    50    30     746    (-,-) 
  inst_DP_g44923/Y                                       -       A2->Y   R     AO21x2_ASAP7_75t_SL       10 14.0    57    39     784    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[2]/D -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     784    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 209: MET (249 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     635                  
             Slack:=     249                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45279/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     639    (-,-) 
  inst_DP_g45011/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     666    (-,-) 
  inst_DP_g44620/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.9   146    56     721    (-,-) 
  inst_DP_g44232/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    33     755    (-,-) 
  inst_DP_inst_S1_inst_qb3_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     755    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 210: MET (249 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     635                  
             Slack:=     249                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45279/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     639    (-,-) 
  inst_DP_g45011/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     666    (-,-) 
  inst_DP_g44620/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.9   146    56     721    (-,-) 
  inst_DP_g44241/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    33     755    (-,-) 
  inst_DP_inst_S1_inst_qb1_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     755    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 211: MET (249 ps) Late External Delay Assertion at pin out_share0[3]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_598_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40237/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39142__1666/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[3]                -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 212: MET (249 ps) Late External Delay Assertion at pin out_share0[5]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_596_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40234/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39303__5477/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    37    20     591    (-,-) 
  out_share0[5]                -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 213: MET (249 ps) Late External Delay Assertion at pin out_share0[6]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_595_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40217/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39362__2398/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[6]                -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 214: MET (249 ps) Late External Delay Assertion at pin out_share0[11]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_590_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40218/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39408__5115/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    33    20     591    (-,-) 
  out_share0[11]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 215: MET (249 ps) Late External Delay Assertion at pin out_share0[12]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_589_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40233/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39407__1881/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    35    20     591    (-,-) 
  out_share0[12]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 216: MET (249 ps) Late External Delay Assertion at pin out_share0[13]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_588_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40216/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39312__1617/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[13]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 217: MET (249 ps) Late External Delay Assertion at pin out_share0[21]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[21]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_580_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40203/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39305__5107/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[21]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 218: MET (249 ps) Late External Delay Assertion at pin out_share0[24]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[24]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_577_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40197/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39321__5115/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[24]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 219: MET (249 ps) Late External Delay Assertion at pin out_share0[25]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[25]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_576_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40193/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39286__8246/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[25]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 220: MET (249 ps) Late External Delay Assertion at pin out_share0[26]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[26]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_575_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40185/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39326__9315/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    33    20     591    (-,-) 
  out_share0[26]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 221: MET (249 ps) Late External Delay Assertion at pin out_share0[27]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[27]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_574_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40232/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39327__9945/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[27]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 222: MET (249 ps) Late External Delay Assertion at pin out_share0[36]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[36]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_565_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40230/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39361__5477/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    29    20     591    (-,-) 
  out_share0[36]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 223: MET (249 ps) Late External Delay Assertion at pin out_share0[37]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[37]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_564_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40222/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39308__8428/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    39    20     591    (-,-) 
  out_share0[37]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 224: MET (249 ps) Late External Delay Assertion at pin out_share0[39]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[39]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_562_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40212/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39354__9315/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[39]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 225: MET (249 ps) Late External Delay Assertion at pin out_share0[48]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[48]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_553_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40214/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39325__6161/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    33    20     591    (-,-) 
  out_share0[48]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 226: MET (249 ps) Late External Delay Assertion at pin out_share0[50]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[50]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_551_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40187/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39364__6260/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    33    20     591    (-,-) 
  out_share0[50]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 227: MET (249 ps) Late External Delay Assertion at pin out_share0[51]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[51]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_550_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40229/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39359__7410/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[51]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 228: MET (249 ps) Late External Delay Assertion at pin out_share0[53]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[53]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_548_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40220/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39309__5526/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[53]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 229: MET (249 ps) Late External Delay Assertion at pin out_share0[60]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[60]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_541_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40205/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g39382__4733/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[60]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 230: MET (249 ps) Late External Delay Assertion at pin out_share0[0]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_601_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40228/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39133__5115/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[0]                -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 231: MET (249 ps) Late External Delay Assertion at pin out_share0[2]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_599_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40184/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39132__1881/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[2]                -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 232: MET (249 ps) Late External Delay Assertion at pin out_share0[4]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_597_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40236/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39363__5107/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[4]                -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 233: MET (249 ps) Late External Delay Assertion at pin out_share0[7]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_594_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40227/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39409__7482/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    31    20     591    (-,-) 
  out_share0[7]                -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 234: MET (249 ps) Late External Delay Assertion at pin out_share0[15]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_586_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40210/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39352__4733/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    28    20     591    (-,-) 
  out_share0[15]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 235: MET (249 ps) Late External Delay Assertion at pin out_share0[20]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[20]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_581_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40188/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39348__6131/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    33    20     591    (-,-) 
  out_share0[20]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 236: MET (249 ps) Late External Delay Assertion at pin out_share0[22]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[22]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_579_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40224/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39365__4319/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    28    20     591    (-,-) 
  out_share0[22]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 237: MET (249 ps) Late External Delay Assertion at pin out_share0[38]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[38]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_563_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40219/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39347__7098/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    28    20     591    (-,-) 
  out_share0[38]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 238: MET (249 ps) Late External Delay Assertion at pin out_share0[41]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[41]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_560_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40207/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39307__4319/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[41]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 239: MET (249 ps) Late External Delay Assertion at pin out_share0[49]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[49]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_552_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40238/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39287__7098/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[49]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 240: MET (249 ps) Late External Delay Assertion at pin out_share0[52]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[52]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_549_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40225/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39358__1666/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    28    20     591    (-,-) 
  out_share0[52]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 241: MET (249 ps) Late External Delay Assertion at pin out_share0[54]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[54]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_547_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40204/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39349__1881/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[54]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 242: MET (249 ps) Late External Delay Assertion at pin out_share0[57]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[57]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_544_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40235/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39306__6260/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    32    20     591    (-,-) 
  out_share0[57]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 243: MET (249 ps) Late External Delay Assertion at pin out_share0[59]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[59]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     471                  
             Slack:=     249                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_542_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40191/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.2    32    50     571    (-,-) 
  inst_DP_g39350__5115/Y       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    20     591    (-,-) 
  out_share0[59]               -       -       F     (port)                     -     -     -     0     591    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 244: MET (250 ps) Late External Delay Assertion at pin out_share0[55]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) out_share0[55]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     470                  
             Slack:=     250                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_546_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40200/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.4    33    51     572    (-,-) 
  inst_DP_g41312/Y             -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1   1.6    35    18     590    (-,-) 
  out_share0[55]               -       -       R     (port)                     -     -     -     0     590    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 245: MET (250 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     662                  
             Slack:=     250                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39431__5122/Y                                   -       B->Y    R     XNOR2x2_ASAP7_75t_SL       2  3.9    20    33     564    (-,-) 
  inst_DP_g45714/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    32     596    (-,-) 
  inst_DP_g45553/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     641    (-,-) 
  inst_DP_g45399/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     664    (-,-) 
  inst_DP_g45360/Y                                         -       B->Y    R     OAI21xp5_ASAP7_75t_SL      3  5.6    82    31     695    (-,-) 
  inst_DP_g45217/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    45    28     723    (-,-) 
  inst_DP_g45066/Y                                         -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 13.7   100    60     782    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[2]/D   -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     782    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 246: MET (250 ps) Late External Delay Assertion at pin out_share0[23]
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (F) out_share0[23]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     470                  
             Slack:=     250                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_578_1 

#--------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y             -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y             -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y             -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y             -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y             -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40198/Y             -       B2->Y   F     AO22x1_ASAP7_75t_SL        2   4.3    32    51     571    (-,-) 
  inst_DP_g41313/Y             -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1   1.6    34    18     590    (-,-) 
  out_share0[23]               -       -       F     (port)                     -     -     -     0     590    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 247: MET (250 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     664                  
             Slack:=     250                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.7    89    92     212    (-,-) 
  inst_DP_g41303/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         4  5.7    59    38     250    (-,-) 
  inst_DP_g40600/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    41     291    (-,-) 
  inst_DP_g40385/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     323    (-,-) 
  inst_DP_g39993/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     351    (-,-) 
  inst_DP_g39802__2802/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  6.2    86    48     399    (-,-) 
  g46253/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.5    61    57     456    (-,-) 
  inst_DP_g39459__5122/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    84    48     505    (-,-) 
  inst_DP_g39386__2883/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     535    (-,-) 
  inst_DP_g39370__1617/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.7    46    23     558    (-,-) 
  inst_DP_g39293__6161/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  5.9    40    36     594    (-,-) 
  inst_DP_g45778/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    65    32     626    (-,-) 
  inst_DP_g45479/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     649    (-,-) 
  inst_DP_g45425/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.6    22    26     674    (-,-) 
  inst_DP_g45287/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    20     694    (-,-) 
  inst_DP_g45013/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    44    27     720    (-,-) 
  inst_DP_g44636/Y                                         -       A2->Y   F     AO22x2_ASAP7_75t_SL       10 14.1    48    40     760    (-,-) 
  inst_DP_g44535/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.9    37    24     784    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[1]/D  -       -       R     DFFHQNx1_ASAP7_75t_L       2    -     -     0     784    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 248: MET (251 ps) Setup Check with Pin inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     663                  
             Slack:=     251                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39405__7098/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.7    60    29     512    (-,-) 
  inst_DP_g39342__1617/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    32     544    (-,-) 
  inst_DP_g39300__6417/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  5.2    94    62     606    (-,-) 
  inst_DP_g38930__6260/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    25     631    (-,-) 
  inst_DP_g38928__2398/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        2  4.3    19    24     655    (-,-) 
  inst_DP_g38926__6417/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    35    21     676    (-,-) 
  inst_DP_g38924__1666/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL       16 22.3   125    75     751    (-,-) 
  inst_DP_inst_S11_g4162/Y                                  -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.3    52    32     783    (-,-) 
  inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[0]/D       -       -       R     DFFHQNx1_ASAP7_75t_L       2    -     -     0     783    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 249: MET (251 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     635                  
             Slack:=     251                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK                -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45291/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.6    60    33     676    (-,-) 
  inst_DP_g45018/Y                                        -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.1    36    16     692    (-,-) 
  inst_DP_g44629/Y                                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       3  4.4   116    34     726    (-,-) 
  inst_DP_g44528/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL          3  5.2    54    29     755    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     755    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 250: MET (252 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     663                  
             Slack:=     252                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45285/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    31     652    (-,-) 
  inst_DP_g45019/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     678    (-,-) 
  inst_DP_g44622/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.7   128    40     718    (-,-) 
  inst_DP_g44219/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    58    37     755    (-,-) 
  inst_DP_g43700/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    43    28     783    (-,-) 
  inst_DP_inst_S8_inst_qb5_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     783    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 251: MET (252 ps) Setup Check with Pin inst_DP_inst_S6_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     663                  
             Slack:=     252                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45241/Y                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.4   123    43     677    (-,-) 
  inst_DP_g45203/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    66    42     719    (-,-) 
  inst_DP_g44738/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    58    36     754    (-,-) 
  inst_DP_g44269/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     783    (-,-) 
  inst_DP_inst_S6_inst_quad1_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     783    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 252: MET (253 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     660                  
             Slack:=     253                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                       -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                       -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                              -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                       -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.1    69    43     643    (-,-) 
  inst_DP_g45444/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    29     672    (-,-) 
  inst_DP_g45326/Y                                       -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      3  5.3    94    44     716    (-,-) 
  inst_DP_g45189/Y                                       -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 13.8   100    64     780    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[3]/D -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     780    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 253: MET (253 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     632                  
             Slack:=     253                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  g46538/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.1    68    50     664    (-,-) 
  inst_DP_g44625/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    63     726    (-,-) 
  inst_DP_g44150/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    59    26     752    (-,-) 
  inst_DP_inst_S0_inst_qb5_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     752    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 254: MET (256 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     659                  
             Slack:=     256                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45551/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     650    (-,-) 
  inst_DP_g45403/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     673    (-,-) 
  inst_DP_g45358/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.4    21    26     698    (-,-) 
  inst_DP_g45075/Y                                         -       B2->Y   F     AO22x1_ASAP7_75t_SL       11 15.6    91    58     756    (-,-) 
  inst_DP_g45006/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    36    22     779    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     779    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 255: MET (256 ps) Setup Check with Pin inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     658                  
             Slack:=     256                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.6    67    43     495    (-,-) 
  inst_DP_g39418__6417/Y                                    -       A->Y    R     XOR2x2_ASAP7_75t_SL        2  3.7    19    35     531    (-,-) 
  inst_DP_g39336__6260/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    25     556    (-,-) 
  inst_DP_g39318__6131/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.5    69    43     599    (-,-) 
  inst_DP_g39302/Y                                          -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.9    37    21     620    (-,-) 
  inst_DP_g39026__3680/Y                                    -       B1->Y   F     OA222x2_ASAP7_75t_SL       2  4.3    24    32     652    (-,-) 
  inst_DP_g39016__5477/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  1.9    36    22     674    (-,-) 
  inst_DP_g38996__1617/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL       17 23.6   132    78     752    (-,-) 
  inst_DP_inst_S7_g4160/Y                                   -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    45    26     778    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/D        -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     778    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 256: MET (256 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) Dec_EncBar
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     508                  
             Slack:=     256                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_2_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  Dec_EncBar                                              -       -     F     (arrival)                  5  9.5     0     0     270    (-,-) 
  inst_DP_g40902/Y                                        -       B->Y  R     XOR2x2_ASAP7_75t_SL        3  5.4    24    28     298    (-,-) 
  inst_DP_g40732/Y                                        -       A->Y  F     INVx2_ASAP7_75t_SL         2  3.9    16    10     308    (-,-) 
  inst_DP_g40455/Y                                        -       A->Y  R     NOR2x1_ASAP7_75t_SL        3  4.8    38    19     327    (-,-) 
  inst_DP_g40120/Y                                        -       A->Y  R     AND3x1_ASAP7_75t_SL        2  4.0    31    30     357    (-,-) 
  inst_DP_g40109/Y                                        -       A->Y  F     INVx1_ASAP7_75t_SL         1  2.0    19    11     368    (-,-) 
  inst_DP_g40071/Y                                        -       A->Y  R     NAND2xp5_ASAP7_75t_SL      2  3.4    42    23     391    (-,-) 
  inst_DP_g40041/Y                                        -       A->Y  F     INVx1_ASAP7_75t_SL         4  6.2    42    26     416    (-,-) 
  inst_DP_g39957__6131/Y                                  -       A->Y  F     AND2x2_ASAP7_75t_SL        3  5.1    19    28     444    (-,-) 
  inst_DP_g39746__6161/Y                                  -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      2  4.3    46    31     475    (-,-) 
  inst_DP_g39400__1617/Y                                  -       A->Y  F     XNOR2xp5_ASAP7_75t_L       2  3.9    53    41     516    (-,-) 
  inst_DP_g45648/Y                                        -       B2->Y R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    34     550    (-,-) 
  inst_DP_g45601/Y                                        -       B->Y  F     NOR2xp33_ASAP7_75t_L       3  4.6   104    65     615    (-,-) 
  inst_DP_g45428/Y                                        -       A1->Y R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    31     646    (-,-) 
  inst_DP_g45344/Y                                        -       B->Y  F     OAI21xp5_ASAP7_75t_SL      2  4.3    60    26     672    (-,-) 
  inst_DP_g45259/Y                                        -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  2.8    54    33     705    (-,-) 
  inst_DP_g45071/Y                                        -       A2->Y F     OAI22x1_ASAP7_75t_SL      11 15.7   129    47     752    (-,-) 
  inst_DP_g45002/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL         1  2.1    44    26     778    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share0_out_reg[0]/D -       -     R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     778    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 257: MET (257 ps) Setup Check with Pin inst_DP_inst_S7_inst_bcd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_bcd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     658                  
             Slack:=     257                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     517    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    22     539    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     564    (-,-) 
  inst_DP_g39076__6161/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    41    28     592    (-,-) 
  inst_DP_g39062__5526/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    32    16     607    (-,-) 
  inst_DP_g39041__7482/Y                                    -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    54     661    (-,-) 
  inst_DP_inst_S7_g4138/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.1    81    42     703    (-,-) 
  inst_DP_inst_S7_g4060/Y                                   -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    15    30     733    (-,-) 
  inst_DP_inst_S7_g3989/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    23     756    (-,-) 
  inst_DP_inst_S7_g3955/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     778    (-,-) 
  inst_DP_inst_S7_inst_bcd1_reg_out_reg[0]/D                -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     778    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 258: MET (257 ps) Setup Check with Pin inst_DP_inst_S7_inst_acd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_acd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     658                  
             Slack:=     257                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     517    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    22     539    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     564    (-,-) 
  inst_DP_g39076__6161/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    41    28     592    (-,-) 
  inst_DP_g39062__5526/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    32    16     607    (-,-) 
  inst_DP_g39041__7482/Y                                    -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    54     661    (-,-) 
  inst_DP_inst_S7_g4138/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.1    81    42     703    (-,-) 
  inst_DP_inst_S7_g4048/Y                                   -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    15    30     733    (-,-) 
  inst_DP_inst_S7_g3992/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    23     756    (-,-) 
  inst_DP_inst_S7_g3961/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     778    (-,-) 
  inst_DP_inst_S7_inst_acd1_reg_out_reg[0]/D                -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     778    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 259: MET (257 ps) Setup Check with Pin inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
         Data Path:-     653                  
             Slack:=     257                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         6 10.3    70    84     204    (-,-) 
  inst_DP_g41209/Y                                          -       A->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.5    54    35     239    (-,-) 
  inst_DP_g40669/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    56    39     278    (-,-) 
  inst_DP_g40279/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    49    27     305    (-,-) 
  inst_DP_g39905__4733/Y                                    -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     327    (-,-) 
  inst_DP_g39800__3680/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  5.3    60    38     365    (-,-) 
  inst_DP_g41321/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.5    50    36     401    (-,-) 
  g46252/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.6    57    53     454    (-,-) 
  inst_DP_g39456__1617/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.5    81    42     497    (-,-) 
  inst_DP_g39395__4319/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  3.7    63    37     534    (-,-) 
  inst_DP_g39339__5526/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.4    88    33     567    (-,-) 
  inst_DP_g39299__7410/Y                                    -       B->Y    R     XOR2x2_ASAP7_75t_SL        3  5.2    25    43     611    (-,-) 
  inst_DP_g39277__4319/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    38    25     636    (-,-) 
  inst_DP_g39259__7098/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  3.9    68    28     663    (-,-) 
  inst_DP_g39247__4319/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.0    45    25     688    (-,-) 
  inst_DP_g39015__6417/Y                                    -       B2->Y   R     AO22x1_ASAP7_75t_SL       17 23.0   160    85     773    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[3]/D        -       -       R     DFFHQx4_ASAP7_75t_SL      17    -     -     0     773    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 260: MET (257 ps) Setup Check with Pin inst_DP_inst_S9_inst_quad3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_quad3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     658                  
             Slack:=     257                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45154/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    32     612    (-,-) 
  inst_DP_g44792/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    51    26     638    (-,-) 
  inst_DP_g44409/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    46     685    (-,-) 
  inst_DP_g44077/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.9    74    47     732    (-,-) 
  inst_DP_g43731/Y                         -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.6    15    22     754    (-,-) 
  inst_DP_g43396/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    34    24     778    (-,-) 
  inst_DP_inst_S9_inst_quad3_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     778    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 261: MET (257 ps) Setup Check with Pin inst_DP_inst_S0_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     658                  
             Slack:=     257                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  g46538/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    76    47     660    (-,-) 
  inst_DP_g44625/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    51     712    (-,-) 
  inst_DP_g44211/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    61    38     750    (-,-) 
  inst_DP_g43771/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    44    28     778    (-,-) 
  inst_DP_inst_S0_inst_quad0_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     778    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 262: MET (258 ps) Setup Check with Pin inst_DP_inst_S1_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     658                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45279/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     639    (-,-) 
  inst_DP_g45011/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     666    (-,-) 
  inst_DP_g44620/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.9   138    46     711    (-,-) 
  inst_DP_g44166/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    61    38     750    (-,-) 
  inst_DP_g43697/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    44    28     778    (-,-) 
  inst_DP_inst_S1_inst_quad0_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     778    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 263: MET (258 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     627                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45279/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     639    (-,-) 
  inst_DP_g45011/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    27     666    (-,-) 
  inst_DP_g44620/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.9   146    56     721    (-,-) 
  inst_DP_g44218/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    59    26     747    (-,-) 
  inst_DP_inst_S1_inst_qb5_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     747    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 264: MET (259 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      -3                  
       Uncertainty:-      80                  
     Required Time:=    1043                  
      Launch Clock:-     120                  
         Data Path:-     664                  
             Slack:=     259                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    53    20     522    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.9    49    36     559    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        2  4.2    98    38     597    (-,-) 
  inst_DP_g45528/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    60    32     629    (-,-) 
  inst_DP_g45501/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     648    (-,-) 
  inst_DP_g45363/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  6.2   114    47     695    (-,-) 
  inst_DP_g45072/Y                                          -       B2->Y   R     OAI22x1_ASAP7_75t_SL        11 15.7   151    75     769    (-,-) 
  inst_DP_g45003/Y                                          -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.1    44    15     784    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[0]/D    -       -       F     DFFHQNx1_ASAP7_75t_L         1    -     -     0     784    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 265: MET (259 ps) Setup Check with Pin inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) Dec_EncBar
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     506                  
             Slack:=     259                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_2_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                     Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  Dec_EncBar                                          -       -     F     (arrival)                  5  9.5     0     0     270    (-,-) 
  inst_DP_g40902/Y                                    -       B->Y  R     XOR2x2_ASAP7_75t_SL        3  5.4    24    28     298    (-,-) 
  inst_DP_g40732/Y                                    -       A->Y  F     INVx2_ASAP7_75t_SL         2  3.9    16    10     308    (-,-) 
  inst_DP_g40455/Y                                    -       A->Y  R     NOR2x1_ASAP7_75t_SL        3  4.8    38    19     327    (-,-) 
  inst_DP_g40120/Y                                    -       A->Y  R     AND3x1_ASAP7_75t_SL        2  4.0    31    30     357    (-,-) 
  inst_DP_g40109/Y                                    -       A->Y  F     INVx1_ASAP7_75t_SL         1  2.0    19    11     368    (-,-) 
  inst_DP_g40071/Y                                    -       A->Y  R     NAND2xp5_ASAP7_75t_SL      2  3.4    42    23     391    (-,-) 
  inst_DP_g40041/Y                                    -       A->Y  F     INVx1_ASAP7_75t_SL         4  6.2    42    26     416    (-,-) 
  inst_DP_g39957__6131/Y                              -       A->Y  F     AND2x2_ASAP7_75t_SL        3  5.1    19    28     444    (-,-) 
  inst_DP_g39832__1705/Y                              -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  2.6    34    19     463    (-,-) 
  inst_DP_g39699__1617/Y                              -       A->Y  R     XOR2xp5_ASAP7_75t_SL       2  4.4    64    38     501    (-,-) 
  inst_DP_g39425__5526/Y                              -       B->Y  R     XOR2x2_ASAP7_75t_SL        2  3.7    19    23     524    (-,-) 
  inst_DP_g39331__7410/Y                              -       A2->Y F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    25     549    (-,-) 
  inst_DP_g45541/Y                                    -       A->Y  F     XOR2x2_ASAP7_75t_SL        3  5.2    22    40     589    (-,-) 
  inst_DP_g45441/Y                                    -       B->Y  R     XNOR2xp5_ASAP7_75t_SL      1  2.1    40    21     610    (-,-) 
  inst_DP_g45322/Y                                    -       A2->Y F     AOI22xp5_ASAP7_75t_SL      2  4.4    72    30     640    (-,-) 
  inst_DP_g46048/Y                                    -       A->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.9    39    31     671    (-,-) 
  inst_DP_g44926/Y                                    -       A2->Y F     AO22x1_ASAP7_75t_SL       17 23.6   132    78     750    (-,-) 
  inst_DP_g44786/Y                                    -       A->Y  R     INVx1_ASAP7_75t_SL         1  2.1    45    26     776    (-,-) 
  inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[0]/D -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     776    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 266: MET (261 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     652                  
             Slack:=     261                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41035/Y                                          -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    56    37     244    (-,-) 
  inst_DP_g40470/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.4    65    37     280    (-,-) 
  inst_DP_g40102/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.4    73    43     324    (-,-) 
  inst_DP_g39886__5526/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    34     357    (-,-) 
  g46275/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    76    60     417    (-,-) 
  g46244/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    75    76     494    (-,-) 
  inst_DP_g39429__2802/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        2  3.7    69    43     537    (-,-) 
  inst_DP_g39343__2802/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.4    88    34     570    (-,-) 
  inst_DP_g45809/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.2    69    47     617    (-,-) 
  inst_DP_g45517/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    41    23     640    (-,-) 
  inst_DP_g45453/Y                                          -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      3  5.4    96    42     683    (-,-) 
  inst_DP_g45318/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    48    29     711    (-,-) 
  inst_DP_g45192/Y                                          -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 14.0   102    61     772    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[2]/D   -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     772    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 267: MET (262 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     613                  
             Slack:=     262                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK                -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                                        -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  g46534/SN                                               -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    76    53     682    (-,-) 
  inst_DP_g44410/Y                                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    51     733    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L         5    -     -     0     733    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 268: MET (262 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     652                  
             Slack:=     262                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39405__7098/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.7    60    29     512    (-,-) 
  inst_DP_g39342__1617/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    32     544    (-,-) 
  inst_DP_g39300__6417/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  5.2    94    62     606    (-,-) 
  inst_DP_g39276__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    30     636    (-,-) 
  inst_DP_g39261__1881/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    72    30     666    (-,-) 
  inst_DP_g45750/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.7    56    35     701    (-,-) 
  inst_DP_g45252/Y                                          -       B2->Y   F     OAI22x1_ASAP7_75t_SL      10 14.4   133    39     740    (-,-) 
  inst_DP_g45213/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.2    53    33     772    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share0_out_reg[0]/D    -       -       R     DFFHQNx1_ASAP7_75t_L       2    -     -     0     772    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 269: MET (263 ps) Setup Check with Pin inst_DP_inst_S1_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     653                  
             Slack:=     263                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45398/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    38    15     635    (-,-) 
  inst_DP_g45244/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       5  6.9   137    50     685    (-,-) 
  inst_DP_g45206/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          4  6.0    64    34     718    (-,-) 
  inst_DP_g44865/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    42    28     746    (-,-) 
  inst_DP_g44273/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    40    27     773    (-,-) 
  inst_DP_inst_S1_inst_quad1_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     773    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 270: MET (264 ps) Setup Check with Pin inst_DP_inst_S11_inst_c1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_c1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     621                  
             Slack:=     264                  

#--------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                    -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                    -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39050__7410/Y                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    55    28     644    (-,-) 
  inst_DP_g39031__2802/Y                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    42    27     672    (-,-) 
  inst_DP_g39009__9315/Y                    -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   128    41     712    (-,-) 
  inst_DP_inst_S11_g4076/Y                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    61    28     741    (-,-) 
  inst_DP_inst_S11_inst_c1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     741    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 271: MET (264 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     610                  
             Slack:=     264                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45293/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     656    (-,-) 
  inst_DP_g45015/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    55    27     683    (-,-) 
  inst_DP_g44617/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    47     730    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L          5    -     -     0     730    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 272: MET (264 ps) Setup Check with Pin inst_DP_inst_S5_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     651                  
             Slack:=     264                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    31     587    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.3    88    40     626    (-,-) 
  inst_DP_g45186/Y                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.3   144    65     692    (-,-) 
  inst_DP_g45137/Y                         -       A->Y    F     INVx1_ASAP7_75t_SL         4  5.9    65    34     725    (-,-) 
  inst_DP_g45027/Y                         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    15    27     753    (-,-) 
  inst_DP_g44544/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    34    18     771    (-,-) 
  inst_DP_inst_S5_inst_quad1_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     771    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 273: MET (265 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     648                  
             Slack:=     265                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 12.8    84    90     210    (-,-) 
  inst_DP_g41272/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    70    44     254    (-,-) 
  inst_DP_g40659/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    62    44     298    (-,-) 
  inst_DP_g40399/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    50    28     326    (-,-) 
  inst_DP_g40012/Y                                          -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     348    (-,-) 
  inst_DP_g39805__8246/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    72    40     388    (-,-) 
  g46245/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    58    59     447    (-,-) 
  inst_DP_g39458__1705/Y                                    -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    35     483    (-,-) 
  inst_DP_g39405__7098/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.7    60    29     512    (-,-) 
  inst_DP_g39342__1617/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    32     544    (-,-) 
  inst_DP_g39300__6417/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  5.2    94    62     606    (-,-) 
  inst_DP_g39276__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    30     636    (-,-) 
  inst_DP_g39261__1881/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    72    30     666    (-,-) 
  inst_DP_g38988__2398/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    34     700    (-,-) 
  inst_DP_g38974__1881/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    47    26     725    (-,-) 
  inst_DP_g38967__1617/Y                                    -       B2->Y   R     AO22x2_ASAP7_75t_SL       11 15.8    64    43     768    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share0_out_reg[1]/D    -       -       R     DFFHQx4_ASAP7_75t_SL      11    -     -     0     768    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 274: MET (265 ps) Setup Check with Pin inst_DP_inst_S2_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     650                  
             Slack:=     265                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g44630/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     684    (-,-) 
  inst_DP_g44529/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    45    26     710    (-,-) 
  inst_DP_g44144/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    61    31     741    (-,-) 
  inst_DP_g43775/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     770    (-,-) 
  inst_DP_inst_S2_inst_quad0_out_reg[0]/D                  -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     770    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 275: MET (265 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     610                  
             Slack:=     265                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK                  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  g46539/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    70    51     680    (-,-) 
  inst_DP_g44621/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.9   138    50     730    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L         5    -     -     0     730    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 276: MET (265 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     649                  
             Slack:=     265                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  6.6    95    49     485    (-,-) 
  g46231/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          2  3.9    94    76     561    (-,-) 
  inst_DP_g45710/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    45     606    (-,-) 
  inst_DP_g45566/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    68    37     643    (-,-) 
  inst_DP_g45430/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     666    (-,-) 
  inst_DP_g45359/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.3    21    25     691    (-,-) 
  inst_DP_g45251/Y                                         -       A2->Y   F     AO22x1_ASAP7_75t_SL       11 15.6    90    56     747    (-,-) 
  inst_DP_g45212/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    36    22     769    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     769    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 277: MET (266 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     647                  
             Slack:=     266                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN    -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                       -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     415    (-,-) 
  g46255/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                                 -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.5    22    36     507    (-,-) 
  inst_DP_g39426__6783/Y                                 -       A->Y    R     XOR2x2_ASAP7_75t_SL        2  3.9    18    30     536    (-,-) 
  inst_DP_g45700/Y                                       -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    24     560    (-,-) 
  inst_DP_g45578/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_L       3  4.9    89    59     619    (-,-) 
  inst_DP_g45437/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    51    29     649    (-,-) 
  inst_DP_g45299/Y                                       -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  3.7    66    29     678    (-,-) 
  inst_DP_g45142/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  1.9    46    29     706    (-,-) 
  inst_DP_g44921/Y                                       -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 13.9   101    60     767    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share0_out_reg[3]/D -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     767    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 278: MET (267 ps) Setup Check with Pin inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
         Data Path:-     644                  
             Slack:=     267                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.3    84    86     206    (-,-) 
  inst_DP_g41238/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        2  3.6    54    29     235    (-,-) 
  inst_DP_g46178/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        3  6.7    96    53     288    (-,-) 
  g46072/Y                                                 -       A->Y    R     OR2x2_ASAP7_75t_SL           1  2.4    16    26     314    (-,-) 
  inst_DP_g39992/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    44    19     332    (-,-) 
  inst_DP_g39818__7410/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL         3  7.7    83    39     371    (-,-) 
  inst_DP_g39572__5122/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.7    70    43     415    (-,-) 
  g46236/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.6    74    73     488    (-,-) 
  inst_DP_g39397__5526/Y                                   -       B->Y    F     XNOR2x2_ASAP7_75t_SL         2  3.9    18    29     517    (-,-) 
  inst_DP_g45715/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        3  6.2   121    41     558    (-,-) 
  inst_DP_g45523/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    66    34     592    (-,-) 
  inst_DP_g45500/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    30    19     612    (-,-) 
  inst_DP_g45357/Y                                         -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.7   108    44     656    (-,-) 
  inst_DP_g45269/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.1    56    30     686    (-,-) 
  inst_DP_g45077/Y                                         -       A2->Y   R     AO21x1_ASAP7_75t_SL         16 21.8   152    78     764    (-,-) 
  inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[2]/D      -       -       R     DFFHQx4_ASAP7_75t_SL        16    -     -     0     764    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 279: MET (267 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     646                  
             Slack:=     267                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.5    85    87     207    (-,-) 
  inst_DP_g41236/Y                                       -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.4    70    39     246    (-,-) 
  inst_DP_g40588/Y                                       -       B->Y    R     NOR2xp33_ASAP7_75t_L       1  2.6    70    46     292    (-,-) 
  inst_DP_g40304/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    47    30     322    (-,-) 
  inst_DP_g40004/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    48    21     342    (-,-) 
  inst_DP_g39797__8428/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  5.2    67    29     372    (-,-) 
  inst_DP_g39654__2346/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.3    72    43     415    (-,-) 
  inst_DP_g39541__2802/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     451    (-,-) 
  g46232/SN                                              -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     525    (-,-) 
  inst_DP_g39373__5122/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    71    43     568    (-,-) 
  inst_DP_g45682/Y                                       -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     600    (-,-) 
  inst_DP_g45570/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.0    84    51     651    (-,-) 
  inst_DP_g45402/Y                                       -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    24     675    (-,-) 
  inst_DP_g45397/Y                                       -       B->Y    R     OAI21xp5_ASAP7_75t_SL      3  5.4    82    30     706    (-,-) 
  inst_DP_g45191/Y                                       -       B2->Y   R     AO22x1_ASAP7_75t_SL       10 13.7   100    60     766    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share0_out_reg[3]/D -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     766    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 280: MET (267 ps) Setup Check with Pin inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     622                  
             Slack:=     267                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45421/Y                                         -       C1->Y   F     AOI222xp33_ASAP7_75t_SL      3  6.3   122    63     612    (-,-) 
  inst_DP_g45183/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.8   149    76     687    (-,-) 
  inst_DP_g44974/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    58    25     713    (-,-) 
  inst_DP_g44597/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    37    30     742    (-,-) 
  inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/SE               -       -       F     SDFHx1_ASAP7_75t_L           1    -     -     0     742    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 281: MET (267 ps) Setup Check with Pin inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     622                  
             Slack:=     267                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45421/Y                                         -       C1->Y   F     AOI222xp33_ASAP7_75t_SL      3  6.3   122    63     612    (-,-) 
  inst_DP_g45183/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.8   149    76     687    (-,-) 
  inst_DP_g44975/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    58    25     713    (-,-) 
  inst_DP_g44599/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    37    30     742    (-,-) 
  inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/SE               -       -       F     SDFHx1_ASAP7_75t_L           1    -     -     0     742    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 282: MET (268 ps) Setup Check with Pin inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     622                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  inst_DP_g45182/Y                            -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.8   137    58     687    (-,-) 
  inst_DP_g45041/Y                            -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.4    59    37     724    (-,-) 
  inst_DP_g44596/Y                            -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    38    18     742    (-,-) 
  inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     742    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 283: MET (268 ps) Setup Check with Pin inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     622                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  inst_DP_g45182/Y                            -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.8   137    58     687    (-,-) 
  inst_DP_g45043/Y                            -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.4    59    37     724    (-,-) 
  inst_DP_g44588/Y                            -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    38    18     742    (-,-) 
  inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     742    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 284: MET (268 ps) Setup Check with Pin inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     645                  
             Slack:=     268                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         9 13.7    89    92     212    (-,-) 
  inst_DP_g41303/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           4  5.7    59    38     250    (-,-) 
  inst_DP_g40596/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    57    40     290    (-,-) 
  inst_DP_g40364/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     322    (-,-) 
  inst_DP_g39899__8246/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.4    42    29     350    (-,-) 
  inst_DP_g39811__4733/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        2  4.4    52    25     376    (-,-) 
  inst_DP_g41324/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  3.1    45    33     409    (-,-) 
  g46246/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            1  2.5    61    54     463    (-,-) 
  inst_DP_g39454__6783/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  5.4    24    37     500    (-,-) 
  inst_DP_g39398__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL         2  3.7    57    34     534    (-,-) 
  inst_DP_g39337__4319/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL          3  6.0    49    38     572    (-,-) 
  inst_DP_g45531/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.5    56    22     594    (-,-) 
  inst_DP_g45503/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    28    18     612    (-,-) 
  inst_DP_g45339/Y                                         -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      2  3.7    84    32     644    (-,-) 
  inst_DP_g45273/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  2.1    50    28     672    (-,-) 
  inst_DP_g45079/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL        3  5.2   108    35     707    (-,-) 
  inst_DP_g45009/Y                                         -       A->Y    R     INVx2_ASAP7_75t_SL          16 21.3    93    58     765    (-,-) 
  inst_DP_inst_S15_inst_primary_inp0_reg_out_reg[3]/D      -       -       R     DFFHQx4_ASAP7_75t_SL        16    -     -     0     765    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 285: MET (268 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     645                  
             Slack:=     268                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          5  7.9    69    44     251    (-,-) 
  inst_DP_g40645/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L        1  2.6    61    44     294    (-,-) 
  inst_DP_g40393/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    40    32     326    (-,-) 
  inst_DP_g40007/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.5    39    23     350    (-,-) 
  inst_DP_g39799__6783/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  4.3    51    34     384    (-,-) 
  inst_DP_g39624__5107/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.6    49    30     414    (-,-) 
  inst_DP_g39543__5122/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.5    39    22     437    (-,-) 
  inst_DP_g39480__8428/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       3  6.6    95    49     485    (-,-) 
  inst_DP_g39419__5477/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L         2  3.9    72    48     533    (-,-) 
  inst_DP_g45716/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       3  6.1    98    42     575    (-,-) 
  inst_DP_g45550/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    58    40     615    (-,-) 
  inst_DP_g45468/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     646    (-,-) 
  inst_DP_g45386/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      2  3.7    79    28     673    (-,-) 
  inst_DP_g45264/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  1.9    49    32     705    (-,-) 
  inst_DP_g45062/Y                                         -       A2->Y   R     AO22x1_ASAP7_75t_SL        10 13.7   100    60     765    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share0_out_reg[3]/D  -       -       R     DFFHQx4_ASAP7_75t_SL       10    -     -     0     765    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 286: MET (268 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     645                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    33     570    (-,-) 
  inst_DP_g39282__1617/Y                                   -       B->Y    R     XOR2x2_ASAP7_75t_SL        3  5.2    25    43     614    (-,-) 
  inst_DP_g45547/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    54    14     628    (-,-) 
  inst_DP_g45454/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      3  5.7    99    47     675    (-,-) 
  inst_DP_g45319/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    48    29     704    (-,-) 
  inst_DP_g45190/Y                                         -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 13.9   101    60     765    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[2]/D   -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     765    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 287: MET (268 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     646                  
             Slack:=     268                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45246/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      5  6.9   137    57     679    (-,-) 
  inst_DP_g45208/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL         4  5.9    63    33     712    (-,-) 
  inst_DP_g45098/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    42    28     740    (-,-) 
  inst_DP_g44798/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    40    27     766    (-,-) 
  inst_DP_inst_S8_inst_qb4_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     766    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 288: MET (269 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     646                  
             Slack:=     269                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41054/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL        3  4.8    65    41     243    (-,-) 
  inst_DP_g40670/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    58    41     284    (-,-) 
  inst_DP_g40335/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    51    32     315    (-,-) 
  inst_DP_g40020/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    40    22     338    (-,-) 
  inst_DP_g39824__4319/Y                                   -       A->Y    R     XOR2x2_ASAP7_75t_SL          3  6.0    25    36     374    (-,-) 
  inst_DP_g39642__7098/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    43    19     392    (-,-) 
  inst_DP_g39546__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    27     420    (-,-) 
  inst_DP_g39483__3680/Y                                   -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.5    21    31     451    (-,-) 
  inst_DP_g39417__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  3.1    48    26     477    (-,-) 
  g46230/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  3.7    66    69     545    (-,-) 
  inst_DP_g39298__1666/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          5  8.5    53    44     590    (-,-) 
  inst_DP_g45921/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  1.9    26    17     607    (-,-) 
  inst_DP_g45817/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL        1  2.0    41    24     630    (-,-) 
  inst_DP_g45497/Y                                         -       A2->Y   R     OAI322xp33_ASAP7_75t_SL      3  6.1   152    62     692    (-,-) 
  inst_DP_g45070/Y                                         -       B2->Y   F     OAI22x1_ASAP7_75t_SL        11 15.6   128    47     740    (-,-) 
  inst_DP_g45001/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    44    26     766    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_L         1    -     -     0     766    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 289: MET (269 ps) Setup Check with Pin inst_DP_inst_S3_inst_abd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_abd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     646                  
             Slack:=     269                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45421/Y                                         -       C1->Y   F     AOI222xp33_ASAP7_75t_SL      3  6.3   122    63     612    (-,-) 
  inst_DP_g45183/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.8   149    76     687    (-,-) 
  inst_DP_g44976/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.5    58    25     713    (-,-) 
  inst_DP_g44592/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    36    29     742    (-,-) 
  inst_DP_g43982/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.1    40    24     766    (-,-) 
  inst_DP_inst_S3_inst_abd1_reg_out_reg[0]/D               -       -       R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     766    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 290: MET (269 ps) Setup Check with Pin inst_DP_inst_S15_inst_abd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_abd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     646                  
             Slack:=     269                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                            -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  inst_DP_g45182/Y                            -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.8   137    58     687    (-,-) 
  inst_DP_g45042/Y                            -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.4    59    37     724    (-,-) 
  inst_DP_g44590/Y                            -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    37    18     742    (-,-) 
  inst_DP_g43983/Y                            -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    40    24     766    (-,-) 
  inst_DP_inst_S15_inst_abd1_reg_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     766    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 291: MET (270 ps) Setup Check with Pin inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     644                  
             Slack:=     270                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        7 10.1    69    82     202    (-,-) 
  inst_DP_g41252/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          4  6.8    60    38     240    (-,-) 
  inst_DP_g40592/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L        1  2.6    59    42     281    (-,-) 
  inst_DP_g40372/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.7    62    33     314    (-,-) 
  g46289/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL           2  4.4    77    80     395    (-,-) 
  inst_DP_g41325/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       1  3.7    57    40     434    (-,-) 
  g46243/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL           2  3.8    76    72     507    (-,-) 
  inst_DP_g39430__1705/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.7    54    36     543    (-,-) 
  inst_DP_g39346__8246/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         3  6.0    41    37     580    (-,-) 
  inst_DP_g39288__6131/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.2    53    30     610    (-,-) 
  inst_DP_g39025__6783/Y                                   -       A->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.0    36    24     633    (-,-) 
  inst_DP_g39012__2346/Y                                   -       C->Y    F     OAI221xp5_ASAP7_75t_SL      2  3.3    82    28     662    (-,-) 
  inst_DP_g39008/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          2  4.2    48    30     692    (-,-) 
  inst_DP_g39000__8246/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    42    19     712    (-,-) 
  inst_DP_g38984__1666/Y                                   -       A2->Y   R     AO22x2_ASAP7_75t_SL        16 21.6    82    52     764    (-,-) 
  inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[2]/D      -       -       R     DFFHQx4_ASAP7_75t_SL       16    -     -     0     764    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 292: MET (270 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     605                  
             Slack:=     270                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK                -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45281/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     652    (-,-) 
  inst_DP_g45024/Y                                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     679    (-,-) 
  inst_DP_g44619/Y                                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     725    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L          5    -     -     0     725    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 293: MET (270 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     642                  
             Slack:=     270                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK    -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.4    85    86     206    (-,-) 
  inst_DP_inst_S7_g2798/Y                                 -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    45    23     230    (-,-) 
  inst_DP_inst_S7_g2769/Y                                 -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.5    44    34     263    (-,-) 
  g46558/SN                                               -       A->SN   R     FAx1_ASAP7_75t_SL          1  2.6    69    49     312    (-,-) 
  inst_DP_inst_S7_g2728/Y                                 -       B->Y    F     XOR2xp5_ASAP7_75t_SL       2  4.2    58    33     345    (-,-) 
  inst_DP_inst_S7_g2725/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  4.9    77    44     390    (-,-) 
  inst_DP_inst_S7_g2716/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    61    37     427    (-,-) 
  g46548/SN                                               -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.7    75    72     499    (-,-) 
  inst_DP_g39515__5122/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.7    68    42     540    (-,-) 
  inst_DP_g45686/Y                                        -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.3    83    33     573    (-,-) 
  inst_DP_g45580/Y                                        -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.3    22    40     613    (-,-) 
  inst_DP_g45436/Y                                        -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    36    18     631    (-,-) 
  inst_DP_g45327/Y                                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      3  5.6    98    42     673    (-,-) 
  inst_DP_g45145/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    48    29     702    (-,-) 
  inst_DP_g44922/Y                                        -       A2->Y   R     AO22x1_ASAP7_75t_SL       10 13.9   101    60     762    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[2]/D -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     762    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 294: MET (271 ps) Setup Check with Pin inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     643                  
             Slack:=     271                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L          6 10.0    69    83     203    (-,-) 
  inst_DP_g41055/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.8    63    40     243    (-,-) 
  inst_DP_g40614/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L        1  2.5    56    40     284    (-,-) 
  inst_DP_g40346/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    39    30     313    (-,-) 
  inst_DP_g39208__1666/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.5    39    21     334    (-,-) 
  inst_DP_g39200__7482/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  4.2    64    36     371    (-,-) 
  inst_DP_g39187__5526/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.7    67    34     405    (-,-) 
  g46216/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL           2  3.8    75    75     479    (-,-) 
  inst_DP_g39145__5477/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.9    70    43     522    (-,-) 
  inst_DP_g39063__6783/Y                                   -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       2  3.5    76    29     551    (-,-) 
  inst_DP_g39060/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.1    33    21     572    (-,-) 
  inst_DP_g39054__2398/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.8    69    28     600    (-,-) 
  inst_DP_g39052/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.0    31    19     620    (-,-) 
  inst_DP_g39043__6161/Y                                   -       A->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.0    35    13     633    (-,-) 
  inst_DP_g39033__5122/Y                                   -       C->Y    R     OAI221xp5_ASAP7_75t_SL      2  3.3    90    28     661    (-,-) 
  inst_DP_g39029/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          2  4.3    44    24     684    (-,-) 
  inst_DP_g39014__7410/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    26     710    (-,-) 
  inst_DP_g39002__6131/Y                                   -       A2->Y   R     AO22x2_ASAP7_75t_SL        16 21.6    82    52     763    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[2]/D       -       -       R     DFFHQx4_ASAP7_75t_SL       16    -     -     0     763    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 295: MET (271 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) Dec_EncBar
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      -3                  
       Uncertainty:-      80                  
     Required Time:=    1043                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     502                  
             Slack:=     271                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_2_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  Dec_EncBar                                              -       -     R     (arrival)                    5  9.5     0     0     270    (-,-) 
  inst_DP_g41283/Y                                        -       A->Y  F     INVx2_ASAP7_75t_SL           2  3.8    10     6     276    (-,-) 
  inst_DP_g40906/Y                                        -       B->Y  R     XOR2x2_ASAP7_75t_SL          5  7.6    31    34     310    (-,-) 
  inst_DP_g40454/Y                                        -       A->Y  R     AND2x2_ASAP7_75t_SL          3  4.8    21    20     330    (-,-) 
  inst_DP_g40408/Y                                        -       A->Y  F     INVx1_ASAP7_75t_SL           1  2.6    19    12     342    (-,-) 
  inst_DP_g40196/Y                                        -       B->Y  R     NOR2x1_ASAP7_75t_SL          2  3.4    28    16     358    (-,-) 
  inst_DP_g40112/Y                                        -       A->Y  F     INVx1_ASAP7_75t_SL           2  3.2    24    15     373    (-,-) 
  inst_DP_g40066/Y                                        -       A->Y  F     AND2x2_ASAP7_75t_SL          4  6.0    20    25     398    (-,-) 
  inst_DP_g39945__6260/Y                                  -       B->Y  R     NAND2xp5_ASAP7_75t_SL        2  3.5    42    23     421    (-,-) 
  inst_DP_g39893/Y                                        -       A->Y  F     INVx1_ASAP7_75t_SL           3  4.7    34    21     442    (-,-) 
  inst_DP_g39834__8246/Y                                  -       B->Y  R     NAND2xp5_ASAP7_75t_SL        1  2.6    34    22     464    (-,-) 
  inst_DP_g39703__8246/Y                                  -       A->Y  R     XOR2xp5_ASAP7_75t_SL         2  4.4    65    38     502    (-,-) 
  inst_DP_g39432__8246/Y                                  -       A->Y  F     XNOR2xp5_ASAP7_75t_SL        2  3.7    50    24     526    (-,-) 
  inst_DP_g39330__1666/Y                                  -       A2->Y F     AO22x1_ASAP7_75t_SL          5  8.5    53    42     569    (-,-) 
  inst_DP_g45860/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL           1  1.9    26    17     586    (-,-) 
  inst_DP_g45816/Y                                        -       B->Y  F     NOR2xp33_ASAP7_75t_SL        1  2.0    47    24     609    (-,-) 
  inst_DP_g45493/Y                                        -       A2->Y R     OAI322xp33_ASAP7_75t_SL      2  4.4   125    51     660    (-,-) 
  inst_DP_g45368/Y                                        -       A->Y  R     XOR2xp5_ASAP7_75t_SL         1  1.9    49    30     690    (-,-) 
  inst_DP_g45253/Y                                        -       A2->Y R     AO22x1_ASAP7_75t_SL         10 14.4   104    62     752    (-,-) 
  inst_DP_g45214/Y                                        -       A->Y  F     INVx1_ASAP7_75t_SL           2  3.2    41    20     772    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[0]/D -       -     F     DFFHQNx1_ASAP7_75t_L         2    -     -     0     772    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 296: MET (272 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     611                  
             Slack:=     272                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45154/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    32     612    (-,-) 
  inst_DP_g44792/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    26     638    (-,-) 
  inst_DP_g44409/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    58     696    (-,-) 
  inst_DP_g44077/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.9    71    35     731    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         2    -     -     0     731    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 297: MET (272 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     640                  
             Slack:=     272                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         9 13.2    86    91     211    (-,-) 
  inst_DP_g41273/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           4  8.6    75    47     258    (-,-) 
  inst_DP_g40612/Y                                          -       A->Y    F     NOR2xp33_ASAP7_75t_L         1  2.5    61    44     302    (-,-) 
  inst_DP_g40367/Y                                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.6    42    30     332    (-,-) 
  inst_DP_g40023/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.5    39    22     354    (-,-) 
  inst_DP_g39798__5526/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  4.4    66    37     391    (-,-) 
  inst_DP_g39625__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    63    36     427    (-,-) 
  g46241/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.7    76    72     500    (-,-) 
  inst_DP_g39422__6260/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.7    68    42     542    (-,-) 
  inst_DP_g39328__2883/Y                                    -       A2->Y   R     AO22x1_ASAP7_75t_SL          3  6.0    49    39     581    (-,-) 
  inst_DP_g45529/Y                                          -       B->Y    R     XOR2xp5_ASAP7_75t_SL         2  3.5    65    33     614    (-,-) 
  inst_DP_g45502/Y                                          -       A->Y    F     INVx1_ASAP7_75t_SL           1  2.1    27    14     627    (-,-) 
  inst_DP_g45356/Y                                          -       B1->Y   R     OAI222xp33_ASAP7_75t_SL      3  5.7   107    44     671    (-,-) 
  inst_DP_g45266/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  1.9    54    29     700    (-,-) 
  inst_DP_g45060/Y                                          -       A2->Y   R     AO22x1_ASAP7_75t_SL         10 13.8   101    61     760    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share0_out_reg[2]/D    -       -       R     DFFHQx4_ASAP7_75t_SL        10    -     -     0     760    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 298: MET (272 ps) Setup Check with Pin inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      32                  
       Uncertainty:-      80                  
     Required Time:=    1008                  
      Launch Clock:-     120                  
         Data Path:-     616                  
             Slack:=     272                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     517    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    22     539    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     564    (-,-) 
  inst_DP_g39076__6161/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    41    28     592    (-,-) 
  inst_DP_g39062__5526/Y                                    -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    32    16     607    (-,-) 
  inst_DP_g39041__7482/Y                                    -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    54     661    (-,-) 
  inst_DP_inst_S7_g4138/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.1    81    42     703    (-,-) 
  inst_DP_inst_S7_g4013/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    43    33     736    (-,-) 
  inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/SE                -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     736    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 299: MET (273 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      18                  
       Uncertainty:-      80                  
     Required Time:=    1022                  
      Launch Clock:-     120                  
         Data Path:-     630                  
             Slack:=     273                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45245/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       3  4.8   111    40     704    (-,-) 
  inst_DP_g45207/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          5  7.1    73    46     750    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/SE -       -       R     SDFHx1_ASAP7_75t_L          5    -     -     0     750    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 300: MET (273 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) Dec_EncBar
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     488                  
             Slack:=     273                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_2_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  Dec_EncBar                                             -       -     R     (arrival)                   5  9.5     0     0     270    (-,-) 
  inst_DP_g41283/Y                                       -       A->Y  F     INVx2_ASAP7_75t_SL          2  3.8    10     6     276    (-,-) 
  inst_DP_g40906/Y                                       -       B->Y  R     XOR2x2_ASAP7_75t_SL         5  7.6    31    34     310    (-,-) 
  inst_DP_g40453/Y                                       -       A->Y  R     AND2x2_ASAP7_75t_SL         3  4.7    20    20     330    (-,-) 
  inst_DP_g40115/Y                                       -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  3.4    37    20     350    (-,-) 
  inst_DP_g40062/Y                                       -       A->Y  F     AND2x2_ASAP7_75t_SL         3  4.8    18    26     376    (-,-) 
  inst_DP_g39955__8246/Y                                 -       B->Y  F     AND2x2_ASAP7_75t_SL         4  5.8    21    22     399    (-,-) 
  inst_DP_g39855__5526/Y                                 -       B->Y  F     AND2x2_ASAP7_75t_SL         4  6.1    21    24     422    (-,-) 
  inst_DP_g39764__2802/Y                                 -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  4.6    51    28     450    (-,-) 
  inst_DP_g39717/Y                                       -       A->Y  F     INVx2_ASAP7_75t_SL          2  4.3    24    13     463    (-,-) 
  inst_DP_g39649__4733/Y                                 -       B->Y  F     XNOR2xp5_ASAP7_75t_L        2  4.4    52    38     500    (-,-) 
  inst_DP_g39427__3680/Y                                 -       A->Y  R     XNOR2x2_ASAP7_75t_SL        2  3.9    20    28     528    (-,-) 
  inst_DP_g45711/Y                                       -       B2->Y F     AOI22xp5_ASAP7_75t_SL       3  6.0    97    32     560    (-,-) 
  inst_DP_g45564/Y                                       -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       2  3.1    67    42     602    (-,-) 
  inst_DP_g45471/Y                                       -       B->Y  F     NOR2xp33_ASAP7_75t_L        1  2.0    53    36     639    (-,-) 
  inst_DP_g45387/Y                                       -       C->Y  R     AOI221xp5_ASAP7_75t_SL      2  4.2   105    48     687    (-,-) 
  inst_DP_g45255/Y                                       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       1  2.1    43    16     703    (-,-) 
  inst_DP_g45073/Y                                       -       A2->Y R     AOI22xp5_ASAP7_75t_SL       5  8.3   152    55     758    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[0]/D -       -     R     DFFHQNx1_ASAP7_75t_L        5    -     -     0     758    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 301: MET (273 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      38                  
       Uncertainty:-      80                  
     Required Time:=    1002                  
      Launch Clock:-     120                  
         Data Path:-     609                  
             Slack:=     273                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45398/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    38    15     635    (-,-) 
  inst_DP_g45244/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       5  6.9   137    50     685    (-,-) 
  inst_DP_g45162/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.6    74    44     729    (-,-) 
  inst_DP_inst_S1_inst_qb4_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     729    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 302: MET (273 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     640                  
             Slack:=     273                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK   -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN    -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_L        1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                       -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    56    34     415    (-,-) 
  g46255/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                                 -       A->Y    F     XOR2x2_ASAP7_75t_SL         3  5.5    22    36     507    (-,-) 
  inst_DP_g39426__6783/Y                                 -       A->Y    R     XOR2x2_ASAP7_75t_SL         2  3.9    18    30     536    (-,-) 
  inst_DP_g45700/Y                                       -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       2  4.2    82    24     560    (-,-) 
  inst_DP_g45578/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_L        3  4.9    89    59     619    (-,-) 
  inst_DP_g45473/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    54    33     652    (-,-) 
  inst_DP_g45379/Y                                       -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.5    94    43     695    (-,-) 
  inst_DP_g45250/Y                                       -       A2->Y   R     AO22x1_ASAP7_75t_SL        10 13.9   101    64     760    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[2]/D -       -       R     DFFHQx4_ASAP7_75t_SL       10    -     -     0     760    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 303: MET (273 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      26                  
       Uncertainty:-      80                  
     Required Time:=    1014                  
      Launch Clock:-     120                  
         Data Path:-     621                  
             Slack:=     273                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                               -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  inst_DP_g45247/Y                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.8   132    48     677    (-,-) 
  inst_DP_g45209/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL         5  7.3    69    38     714    (-,-) 
  inst_DP_g45160/Y                        -       B->Y    F     AND2x2_ASAP7_75t_SL        1  2.6    17    27     741    (-,-) 
  inst_DP_inst_S13_inst_qb4_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     741    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 304: MET (273 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      26                  
       Uncertainty:-      80                  
     Required Time:=    1014                  
      Launch Clock:-     120                  
         Data Path:-     621                  
             Slack:=     273                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                               -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  inst_DP_g45247/Y                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.8   132    48     677    (-,-) 
  inst_DP_g45209/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL         5  7.3    69    38     714    (-,-) 
  inst_DP_g45152/Y                        -       B->Y    F     AND2x2_ASAP7_75t_SL        1  2.6    17    27     741    (-,-) 
  inst_DP_inst_S13_inst_qb2_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     741    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 305: MET (274 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     637                  
             Slack:=     274                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK    -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/QN     -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.4    85    86     206    (-,-) 
  inst_DP_inst_S7_g2798/Y                                 -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.6    45    23     230    (-,-) 
  inst_DP_inst_S7_g2769/Y                                 -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  3.5    44    34     263    (-,-) 
  g46558/SN                                               -       A->SN   R     FAx1_ASAP7_75t_SL            1  2.6    69    49     312    (-,-) 
  inst_DP_inst_S7_g2728/Y                                 -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  4.2    58    33     345    (-,-) 
  inst_DP_inst_S7_g2725/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  4.9    77    44     390    (-,-) 
  inst_DP_inst_S7_g2716/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    61    37     427    (-,-) 
  g46548/SN                                               -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.7    75    72     499    (-,-) 
  inst_DP_g39515__5122/Y                                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.7    68    42     540    (-,-) 
  inst_DP_g45686/Y                                        -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.3    83    33     573    (-,-) 
  inst_DP_g45580/Y                                        -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.3    22    40     613    (-,-) 
  inst_DP_g45545/Y                                        -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     626    (-,-) 
  inst_DP_g45355/Y                                        -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.6   107    42     668    (-,-) 
  inst_DP_g45270/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.8    49    36     704    (-,-) 
  inst_DP_g45065/Y                                        -       A2->Y   R     OAI22x1_ASAP7_75t_SL        10 13.9   142    53     757    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[2]/D -       -       R     DFFHQx4_ASAP7_75t_SL        10    -     -     0     757    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 306: MET (275 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      33                  
       Uncertainty:-      80                  
     Required Time:=    1007                  
      Launch Clock:-     120                  
         Data Path:-     612                  
             Slack:=     275                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    40    30     542    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    51    28     569    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.2   102    34     603    (-,-) 
  inst_DP_g45398/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.1    38    24     627    (-,-) 
  inst_DP_g45244/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       5  6.9   121    39     666    (-,-) 
  inst_DP_g45206/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          4  6.0    68    44     710    (-,-) 
  inst_DP_g45034/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    51    22     732    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     732    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 307: MET (275 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share0_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       8                  
       Uncertainty:-      80                  
     Required Time:=    1032                  
      Launch Clock:-     120                  
         Data Path:-     637                  
             Slack:=     275                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.7    89    92     212    (-,-) 
  inst_DP_g41303/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         4  5.7    59    38     250    (-,-) 
  inst_DP_g40600/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    41     291    (-,-) 
  inst_DP_g40385/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     323    (-,-) 
  inst_DP_g39993/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     351    (-,-) 
  inst_DP_g39802__2802/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  6.2    86    48     399    (-,-) 
  g46253/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.5    61    57     456    (-,-) 
  inst_DP_g39459__5122/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    84    48     505    (-,-) 
  inst_DP_g39386__2883/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.4    50    31     535    (-,-) 
  inst_DP_g39370__1617/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.7    46    23     558    (-,-) 
  inst_DP_g39293__6161/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  5.9    40    36     594    (-,-) 
  inst_DP_g45802/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    66    32     626    (-,-) 
  inst_DP_g45481/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    47    22     649    (-,-) 
  inst_DP_g45424/Y                                         -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.5    22    25     674    (-,-) 
  inst_DP_g45288/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    50    20     694    (-,-) 
  inst_DP_g45016/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    27     720    (-,-) 
  inst_DP_g44637/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  4.6   118    36     757    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[1]/D  -       -       R     DFFHQNx1_ASAP7_75t_L       3    -     -     0     757    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 308: MET (275 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      38                  
       Uncertainty:-      80                  
     Required Time:=    1002                  
      Launch Clock:-     120                  
         Data Path:-     607                  
             Slack:=     275                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  inst_DP_g45184/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.3   123    42     648    (-,-) 
  inst_DP_g45135/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         4  5.7    67    42     691    (-,-) 
  inst_DP_g45040/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.6    75    36     727    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     727    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 309: MET (276 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     637                  
             Slack:=     276                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share0_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41252/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         4  6.8    60    38     240    (-,-) 
  inst_DP_g40592/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    42     281    (-,-) 
  inst_DP_g40372/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    62    33     314    (-,-) 
  g46289/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  4.4    77    80     395    (-,-) 
  inst_DP_g41325/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.7    57    40     434    (-,-) 
  g46243/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    72     507    (-,-) 
  inst_DP_g39430__1705/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.7    54    36     543    (-,-) 
  inst_DP_g39346__8246/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.0    41    37     580    (-,-) 
  inst_DP_g39315__5122/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     612    (-,-) 
  inst_DP_g39022__4319/Y                                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    22     635    (-,-) 
  inst_DP_g39011__2883/Y                                   -       B->Y    F     OAI21xp5_ASAP7_75t_L       3  5.5    69    39     673    (-,-) 
  inst_DP_g45775/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.0    45    25     699    (-,-) 
  inst_DP_g45328/Y                                         -       B2->Y   R     AO22x1_ASAP7_75t_SL       10 13.9   101    58     757    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share0_out_reg[2]/D   -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     757    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 310: MET (276 ps) Setup Check with Pin inst_DP_inst_S13_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     640                  
             Slack:=     276                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  inst_DP_g45247/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.8   132    48     677    (-,-) 
  inst_DP_g45209/Y                         -       A->Y    F     INVx1_ASAP7_75t_SL         5  7.3    69    38     714    (-,-) 
  inst_DP_g45044/Y                         -       B->Y    F     AND2x2_ASAP7_75t_SL        1  2.5    14    26     741    (-,-) 
  inst_DP_g44540/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    35    19     760    (-,-) 
  inst_DP_inst_S13_inst_quad1_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     760    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 311: MET (276 ps) Setup Check with Pin inst_DP_inst_S0_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     640                  
             Slack:=     276                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.4    64    77     197    (-,-) 
  inst_DP_g40845/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     230    (-,-) 
  g46380/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    63    63     293    (-,-) 
  g46322/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.1   130    97     391    (-,-) 
  inst_DP_g45703/Y                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  4.3    83    41     431    (-,-) 
  inst_DP_g45579/Y                        -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       3  4.9    83    44     475    (-,-) 
  inst_DP_g45465/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     507    (-,-) 
  inst_DP_g45392/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  6.2   136    63     570    (-,-) 
  inst_DP_g45365/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    41    15     585    (-,-) 
  inst_DP_g45225/Y                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       4  6.1   135    43     629    (-,-) 
  inst_DP_g45131/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  5.0   108    67     696    (-,-) 
  inst_DP_g44945/Y                        -       A->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    56    37     732    (-,-) 
  inst_DP_g44543/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    41    27     760    (-,-) 
  inst_DP_inst_S0_inst_quad1_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     760    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 312: MET (276 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb3_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_qb3_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     607                  
             Slack:=     276                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    57    23     558    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     588    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     622    (-,-) 
  inst_DP_g44630/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    72     694    (-,-) 
  inst_DP_g44236/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    34     727    (-,-) 
  inst_DP_inst_S2_inst_qb3_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     727    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 313: MET (276 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_qb1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      37                  
       Uncertainty:-      80                  
     Required Time:=    1003                  
      Launch Clock:-     120                  
         Data Path:-     607                  
             Slack:=     276                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    57    23     558    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     588    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     622    (-,-) 
  inst_DP_g44630/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    72     694    (-,-) 
  inst_DP_g44237/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.7    69    34     727    (-,-) 
  inst_DP_inst_S2_inst_qb1_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          2    -     -     0     727    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 314: MET (277 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     636                  
             Slack:=     277                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39431__5122/Y                                   -       B->Y    R     XNOR2x2_ASAP7_75t_SL       2  3.9    20    33     564    (-,-) 
  inst_DP_g45714/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    32     596    (-,-) 
  inst_DP_g45553/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    71    44     641    (-,-) 
  inst_DP_g45399/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    49    23     664    (-,-) 
  inst_DP_g45360/Y                                         -       B->Y    R     OAI21xp5_ASAP7_75t_SL      3  5.6    82    31     695    (-,-) 
  inst_DP_g44924/Y                                         -       B2->Y   R     AO22x1_ASAP7_75t_SL       10 13.9   101    61     756    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[3]/D   -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     756    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 315: MET (278 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     634                  
             Slack:=     278                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK   -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN    -       CLK->QN F     DFFHQNx1_ASAP7_75t_L        9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL       2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_L        1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                       -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  5.5    81    43     381    (-,-) 
  inst_DP_g39620__6417/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    56    34     415    (-,-) 
  g46255/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           1  2.5    62    56     471    (-,-) 
  inst_DP_g39487__5122/Y                                 -       A->Y    F     XOR2x2_ASAP7_75t_SL         3  5.5    22    36     507    (-,-) 
  inst_DP_g39426__6783/Y                                 -       A->Y    R     XOR2x2_ASAP7_75t_SL         2  3.9    18    30     536    (-,-) 
  inst_DP_g45700/Y                                       -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       2  4.2    82    24     560    (-,-) 
  inst_DP_g45578/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_L        3  4.9    89    59     619    (-,-) 
  inst_DP_g45473/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    54    33     652    (-,-) 
  inst_DP_g45379/Y                                       -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.5    94    43     695    (-,-) 
  inst_DP_g45258/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.1    41    16     711    (-,-) 
  inst_DP_g45063/Y                                       -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       4  5.9   127    42     754    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/D -       -       R     DFFHQNx1_ASAP7_75t_L        4    -     -     0     754    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 316: MET (278 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     598                  
             Slack:=     278                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45285/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    43    31     652    (-,-) 
  inst_DP_g45019/Y                                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    46    26     678    (-,-) 
  inst_DP_g44622/Y                                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.7   128    40     718    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L         4    -     -     0     718    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 317: MET (278 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     635                  
             Slack:=     278                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL        3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL         2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L          2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        2  4.3    87    33     570    (-,-) 
  inst_DP_g45521/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    61    32     602    (-,-) 
  inst_DP_g45499/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     621    (-,-) 
  inst_DP_g45361/Y                                         -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.7   108    44     665    (-,-) 
  inst_DP_g45267/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  1.9    54    29     694    (-,-) 
  inst_DP_g45064/Y                                         -       A2->Y   R     AO22x1_ASAP7_75t_SL         10 13.8   101    61     755    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[2]/D   -       -       R     DFFHQx4_ASAP7_75t_SL        10    -     -     0     755    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 318: MET (280 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     634                  
             Slack:=     280                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45246/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      5  6.9   137    57     679    (-,-) 
  inst_DP_g45126/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.5    74    43     722    (-,-) 
  inst_DP_g44794/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     754    (-,-) 
  inst_DP_inst_S8_inst_qb2_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     754    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 319: MET (281 ps) Setup Check with Pin inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     634                  
             Slack:=     281                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39431__5122/Y                                   -       B->Y    R     XNOR2x2_ASAP7_75t_SL       2  3.9    20    33     564    (-,-) 
  inst_DP_g45714/Y                                         -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.1    98    32     596    (-,-) 
  inst_DP_g45560/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    59    41     638    (-,-) 
  inst_DP_g45429/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    24     662    (-,-) 
  inst_DP_g45396/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.6    71    32     694    (-,-) 
  inst_DP_g45262/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    31     725    (-,-) 
  inst_DP_g45078/Y                                         -       A2->Y   R     OA22x2_ASAP7_75t_SL        4  6.5    34    29     754    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[2]/D       -       -       R     DFFHQNx1_ASAP7_75t_L       4    -     -     0     754    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 320: MET (281 ps) Setup Check with Pin inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
         Data Path:-     629                  
             Slack:=     281                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39406__6131/Y                                   -       B2->Y   F     AO22x1_ASAP7_75t_SL        5  8.7    54    50     581    (-,-) 
  inst_DP_g39270__1666/Y                                   -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    40    24     605    (-,-) 
  inst_DP_g39260__6131/Y                                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.9    78    32     636    (-,-) 
  inst_DP_g39248__8428/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.0    45    28     665    (-,-) 
  inst_DP_g39001__7098/Y                                   -       B2->Y   R     AO22x1_ASAP7_75t_SL       17 23.0   160    85     749    (-,-) 
  inst_DP_inst_S11_inst_primary_inp0_reg_out_reg[3]/D      -       -       R     DFFHQx4_ASAP7_75t_SL      17    -     -     0     749    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 321: MET (281 ps) Setup Check with Pin inst_DP_inst_S8_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     634                  
             Slack:=     281                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45246/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      5  6.9   137    57     679    (-,-) 
  inst_DP_g44960/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      1  2.5    73    43     722    (-,-) 
  inst_DP_g44539/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     754    (-,-) 
  inst_DP_inst_S8_inst_quad1_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     754    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 322: MET (281 ps) Setup Check with Pin inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     633                  
             Slack:=     281                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                    Timing Point                      Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[1]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.0    85    90     210    (-,-) 
  inst_DP_g41195/Y                                     -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.7    58    38     248    (-,-) 
  inst_DP_g40629/Y                                     -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.5    55    39     287    (-,-) 
  inst_DP_g40297/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    39    29     316    (-,-) 
  inst_DP_g40000/Y                                     -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    39    21     338    (-,-) 
  inst_DP_g39794__5107/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    81    43     381    (-,-) 
  g46261/SN                                            -       B->SN   F     FAx1_ASAP7_75t_SL          3  5.6    94    99     480    (-,-) 
  inst_DP_g39470__2883/Y                               -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    75    47     527    (-,-) 
  inst_DP_g45681/Y                                     -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.4    84    34     561    (-,-) 
  inst_DP_g45573/Y                                     -       A->Y    R     XNOR2x2_ASAP7_75t_SL       3  5.2    25    33     594    (-,-) 
  inst_DP_g45438/Y                                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    51    25     619    (-,-) 
  inst_DP_g45323/Y                                     -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.3    71    31     650    (-,-) 
  inst_DP_g45140/Y                                     -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    29     679    (-,-) 
  inst_DP_g44927/Y                                     -       A2->Y   F     AO22x2_ASAP7_75t_SL       16 22.3    70    49     729    (-,-) 
  inst_DP_g44787/Y                                     -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.2    38    25     753    (-,-) 
  inst_DP_inst_S3_inst_primary_inp0_reg_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       2    -     -     0     753    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------



Path 323: MET (282 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     619                  
             Slack:=     282                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK               -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                       -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                              -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                                       -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                                       -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45242/Y                                       -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.3   133    54     696    (-,-) 
  inst_DP_g45204/Y                                       -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    68    43     739    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/D -       -       R     SDFHx1_ASAP7_75t_L          4    -     -     0     739    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 324: MET (283 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     602                  
             Slack:=     283                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45154/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    32     612    (-,-) 
  inst_DP_g44792/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    26     638    (-,-) 
  inst_DP_g44409/Y                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL      5  8.0   147    58     696    (-,-) 
  inst_DP_g43951/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    59    26     722    (-,-) 
  inst_DP_inst_S9_inst_qb5_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     722    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 325: MET (283 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     592                  
             Slack:=     283                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  g46538/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    76    47     660    (-,-) 
  inst_DP_g44625/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    51     712    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/SE  -       -       F     SDFHx1_ASAP7_75t_L         5    -     -     0     712    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 326: MET (284 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     591                  
             Slack:=     284                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45279/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    49    18     639    (-,-) 
  inst_DP_g45011/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    49    27     666    (-,-) 
  inst_DP_g44620/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.9   138    46     711    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/SE  -       -       F     SDFHx1_ASAP7_75t_L          5    -     -     0     711    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 327: MET (284 ps) Setup Check with Pin inst_DP_inst_S9_inst_quad0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_quad0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     631                  
             Slack:=     284                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45154/Y                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    32     612    (-,-) 
  inst_DP_g44792/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    51    26     638    (-,-) 
  inst_DP_g44409/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    46     685    (-,-) 
  inst_DP_g43990/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    61    38     723    (-,-) 
  inst_DP_g43536/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    44    28     751    (-,-) 
  inst_DP_inst_S9_inst_quad0_out_reg[0]/D  -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     751    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 328: MET (284 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share0_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share0_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     628                  
             Slack:=     284                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    33     570    (-,-) 
  inst_DP_g39282__1617/Y                                   -       B->Y    R     XOR2x2_ASAP7_75t_SL        3  5.2    25    43     614    (-,-) 
  inst_DP_g39140__2883/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      1  2.1    52    17     631    (-,-) 
  inst_DP_g39137__6161/Y                                   -       B->Y    F     AO21x1_ASAP7_75t_SL        3  5.5    33    33     664    (-,-) 
  inst_DP_g39125__1617/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.0    41    23     687    (-,-) 
  inst_DP_g38999__5122/Y                                   -       B1->Y   R     AO32x1_ASAP7_75t_SL       10 13.9   101    61     748    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share0_out_reg[2]/D   -       -       R     DFFHQx4_ASAP7_75t_SL      10    -     -     0     748    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 329: MET (285 ps) Setup Check with Pin inst_DP_inst_S9_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     630                  
             Slack:=     285                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     497    (-,-) 
  inst_DP_g39660/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.0    38    23     520    (-,-) 
  inst_DP_g45494/Y                        -       B2->Y   F     OAI221xp5_ASAP7_75t_SL      3  5.2    85    41     562    (-,-) 
  inst_DP_g45228/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       4  6.1   129    57     619    (-,-) 
  inst_DP_g45054/Y                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       3  5.0   109    67     686    (-,-) 
  inst_DP_g44861/Y                        -       A->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    60    37     723    (-,-) 
  inst_DP_g44265/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  2.1    44    28     750    (-,-) 
  inst_DP_inst_S9_inst_quad1_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     750    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 330: MET (285 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
         Data Path:-     618                  
             Slack:=     285                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45245/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       3  4.8   111    40     704    (-,-) 
  inst_DP_g45129/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    60    35     738    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/SE -       -       R     SDFHx1_ASAP7_75t_L          1    -     -     0     738    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 331: MET (285 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      16                  
       Uncertainty:-      80                  
     Required Time:=    1024                  
      Launch Clock:-     120                  
         Data Path:-     618                  
             Slack:=     285                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     561    (-,-) 
  inst_DP_g39080/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  1.9    37    23     584    (-,-) 
  inst_DP_g45464/Y                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    47    26     610    (-,-) 
  inst_DP_g45393/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    53     663    (-,-) 
  inst_DP_g45245/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       3  4.8   111    40     704    (-,-) 
  inst_DP_g45039/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    58    35     738    (-,-) 
  inst_DP_inst_S10_inst_qb4_out_reg[0]/SE -       -       R     SDFHx1_ASAP7_75t_L          1    -     -     0     738    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 332: MET (286 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb5_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_qb5_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     600                  
             Slack:=     286                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    57    23     558    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     588    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     622    (-,-) 
  inst_DP_g44630/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  8.0   147    72     694    (-,-) 
  inst_DP_g44283/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    59    26     720    (-,-) 
  inst_DP_inst_S2_inst_qb5_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     720    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 333: MET (286 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     615                  
             Slack:=     286                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g45243/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.4   134    54     692    (-,-) 
  inst_DP_g45205/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    68    43     735    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/D  -       -       R     SDFHx1_ASAP7_75t_L          4    -     -     0     735    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 334: MET (287 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) Dec_EncBar
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     476                  
             Slack:=     287                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_2_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  Dec_EncBar                                              -       -     R     (arrival)                    5  9.5     0     0     270    (-,-) 
  inst_DP_g41283/Y                                        -       A->Y  F     INVx2_ASAP7_75t_SL           2  3.8    10     6     276    (-,-) 
  inst_DP_g40906/Y                                        -       B->Y  R     XOR2x2_ASAP7_75t_SL          5  7.6    31    34     310    (-,-) 
  inst_DP_g40453/Y                                        -       A->Y  R     AND2x2_ASAP7_75t_SL          3  4.7    20    20     330    (-,-) 
  inst_DP_g40115/Y                                        -       B->Y  F     NAND2xp5_ASAP7_75t_SL        2  3.4    37    20     350    (-,-) 
  inst_DP_g40062/Y                                        -       A->Y  F     AND2x2_ASAP7_75t_SL          3  4.8    18    26     376    (-,-) 
  inst_DP_g39955__8246/Y                                  -       B->Y  F     AND2x2_ASAP7_75t_SL          4  5.8    21    22     399    (-,-) 
  inst_DP_g39855__5526/Y                                  -       B->Y  F     AND2x2_ASAP7_75t_SL          4  6.1    21    24     422    (-,-) 
  inst_DP_g39759__8428/Y                                  -       B->Y  F     AND2x2_ASAP7_75t_SL          2  4.2    16    21     443    (-,-) 
  inst_DP_g39650__6161/Y                                  -       B->Y  R     XNOR2xp5_ASAP7_75t_SL        2  4.4    62    31     475    (-,-) 
  inst_DP_g39157__1617/Y                                  -       A->Y  R     XOR2xp5_ASAP7_75t_SL         2  3.9    63    37     512    (-,-) 
  inst_DP_g45647/Y                                        -       B2->Y F     AOI22xp5_ASAP7_75t_SL        2  3.2    74    27     539    (-,-) 
  inst_DP_g45603/Y                                        -       B->Y  R     NOR2xp33_ASAP7_75t_L         3  4.6   111    67     606    (-,-) 
  inst_DP_g45414/Y                                        -       A1->Y F     AOI222xp33_ASAP7_75t_SL      2  3.7    84    48     653    (-,-) 
  inst_DP_g45317/Y                                        -       B->Y  R     XNOR2xp5_ASAP7_75t_SL        1  1.9    50    32     685    (-,-) 
  inst_DP_g45188/Y                                        -       A2->Y R     AO22x1_ASAP7_75t_SL         10 13.8   101    60     746    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[3]/D -       -     R     DFFHQx4_ASAP7_75t_SL        10    -     -     0     746    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 335: MET (288 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     598                  
             Slack:=     288                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    31     587    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.3    88    40     626    (-,-) 
  inst_DP_g45186/Y                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.3   144    65     692    (-,-) 
  inst_DP_g45026/Y                         -       A->Y    F     NAND2xp5_ASAP7_75t_L       1  2.6    55    27     718    (-,-) 
  inst_DP_inst_S5_inst_qb2_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 336: MET (288 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     598                  
             Slack:=     288                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    31     587    (-,-) 
  inst_DP_g45306/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.3    88    40     626    (-,-) 
  inst_DP_g45186/Y                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.3   144    65     692    (-,-) 
  inst_DP_g44978/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    58    26     718    (-,-) 
  inst_DP_inst_S5_inst_qb4_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     718    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 337: MET (288 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      25                  
       Uncertainty:-      80                  
     Required Time:=    1015                  
      Launch Clock:-     120                  
         Data Path:-     607                  
             Slack:=     288                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    51    27     562    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.3    88    40     602    (-,-) 
  inst_DP_g45184/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.3   144    65     667    (-,-) 
  inst_DP_g45135/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         4  5.7    64    33     700    (-,-) 
  inst_DP_g45029/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    14    27     727    (-,-) 
  inst_DP_inst_S12_inst_qb4_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     727    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 338: MET (288 ps) Setup Check with Pin inst_DP_inst_S7_inst_abc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_abc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     627                  
             Slack:=     288                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     517    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    22     539    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     564    (-,-) 
  inst_DP_g39076__6161/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    41    28     592    (-,-) 
  inst_DP_g39062__5526/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    38    26     618    (-,-) 
  inst_DP_g39041__7482/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    44     662    (-,-) 
  inst_DP_inst_S7_g4148/Y                                   -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    46    27     689    (-,-) 
  inst_DP_inst_S7_g4046/Y                                   -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    20     709    (-,-) 
  inst_DP_inst_S7_g3990/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    15     724    (-,-) 
  inst_DP_inst_S7_g3959/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     747    (-,-) 
  inst_DP_inst_S7_inst_abc1_reg_out_reg[0]/D                -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     747    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 339: MET (288 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
         Data Path:-     622                  
             Slack:=     288                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       9 13.7    89    92     212    (-,-) 
  inst_DP_g41303/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         4  5.7    59    38     250    (-,-) 
  inst_DP_g40600/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    41     291    (-,-) 
  inst_DP_g40385/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    32     323    (-,-) 
  inst_DP_g39993/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     351    (-,-) 
  inst_DP_g39802__2802/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  6.2    86    48     399    (-,-) 
  g46253/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          1  2.5    61    57     456    (-,-) 
  inst_DP_g39459__5122/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.6    67    42     498    (-,-) 
  inst_DP_g39401__2802/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.7    52    35     534    (-,-) 
  inst_DP_g39332__6417/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     570    (-,-) 
  inst_DP_g39317__7098/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    54    31     601    (-,-) 
  inst_DP_g39139__9945/Y                                   -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    56    25     626    (-,-) 
  inst_DP_g39138__9315/Y                                   -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  4.4    57    27     653    (-,-) 
  inst_DP_g39127__1705/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.8    44    24     676    (-,-) 
  inst_DP_g38985__7410/Y                                   -       A2->Y   R     OAI22x1_ASAP7_75t_SL      13 19.1   170    65     742    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share0_out_reg[0]/D   -       -       R     DFFHQx4_ASAP7_75t_SL      13    -     -     0     742    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 340: MET (289 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     588                  
             Slack:=     289                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  g46532/SN                                                -       B->SN   R     FAx1_ASAP7_75t_SL          1  2.1    68    53     660    (-,-) 
  inst_DP_g44408/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      5  7.4   121    48     708    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L         5    -     -     0     708    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 341: MET (289 ps) Setup Check with Pin inst_DP_inst_S15_inst_d1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_d1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     596                  
             Slack:=     289                  

#---------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK   -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  g46223/SN                                 -       A->SN   F     FAx1_ASAP7_75t_SL           2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.5    99    55     564    (-,-) 
  inst_DP_g45394/Y                          -       A2->Y   R     AOI221xp5_ASAP7_75t_SL      3  6.3   138    65     629    (-,-) 
  inst_DP_g45182/Y                          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.8   137    58     687    (-,-) 
  inst_DP_g44841/Y                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL        1  2.6    59    29     716    (-,-) 
  inst_DP_inst_S15_inst_d1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     716    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 342: MET (289 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
         Data Path:-     614                  
             Slack:=     289                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45242/Y                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.3   133    54     696    (-,-) 
  inst_DP_g45103/Y                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL       1  2.6    60    38     734    (-,-) 
  inst_DP_inst_S4_inst_qb4_out_reg[0]/SE   -       -       R     SDFHx1_ASAP7_75t_L          1    -     -     0     734    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 343: MET (291 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     594                  
             Slack:=     291                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    57    23     558    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     588    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     622    (-,-) 
  inst_DP_g45243/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   140    67     689    (-,-) 
  inst_DP_g44949/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    58    26     714    (-,-) 
  inst_DP_inst_S14_inst_qb4_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     714    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 344: MET (291 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     594                  
             Slack:=     291                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    57    23     558    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     588    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     622    (-,-) 
  inst_DP_g45243/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   140    67     689    (-,-) 
  inst_DP_g45150/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    58    26     714    (-,-) 
  inst_DP_inst_S14_inst_qb2_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     714    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 345: MET (292 ps) Setup Check with Pin inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     597                  
             Slack:=     292                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     517    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    22     539    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     564    (-,-) 
  inst_DP_g39076__6161/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    41    28     592    (-,-) 
  inst_DP_g39062__5526/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    38    26     618    (-,-) 
  inst_DP_g39041__7482/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    44     662    (-,-) 
  inst_DP_inst_S7_g4093/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.4    62    37     699    (-,-) 
  inst_DP_inst_S7_g4019/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    18     717    (-,-) 
  inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/SE                -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     717    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 346: MET (292 ps) Setup Check with Pin inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     597                  
             Slack:=     292                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     517    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    22     539    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     564    (-,-) 
  inst_DP_g39076__6161/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    41    28     592    (-,-) 
  inst_DP_g39062__5526/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    38    26     618    (-,-) 
  inst_DP_g39041__7482/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    44     662    (-,-) 
  inst_DP_inst_S7_g4123/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.4    59    37     699    (-,-) 
  inst_DP_inst_S7_g4018/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    18     717    (-,-) 
  inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/SE                -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     717    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 347: MET (293 ps) Setup Check with Pin inst_DP_inst_S11_inst_abd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_abd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     622                  
             Slack:=     293                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39042__4733/Y                      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.9   138    40     657    (-,-) 
  inst_DP_inst_S11_g4151/Y                    -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    46    27     684    (-,-) 
  inst_DP_inst_S11_g4049/Y                    -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.4    15    20     704    (-,-) 
  inst_DP_inst_S11_g3993/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    15     720    (-,-) 
  inst_DP_inst_S11_g3961/Y                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     742    (-,-) 
  inst_DP_inst_S11_inst_abd1_reg_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     742    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 348: MET (293 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     618                  
             Slack:=     293                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L       7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L        3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL          1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  5.5    85    50     502    (-,-) 
  inst_DP_g39412__9315/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    53    32     534    (-,-) 
  inst_DP_g39372__1705/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.9    63    23     557    (-,-) 
  inst_DP_g45690/Y                                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.2    82    32     588    (-,-) 
  inst_DP_g45540/Y                                          -       A->Y    F     XOR2x2_ASAP7_75t_SL        3  5.2    22    39     627    (-,-) 
  inst_DP_g45433/Y                                          -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    21     648    (-,-) 
  inst_DP_g45325/Y                                          -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.6    81    34     683    (-,-) 
  inst_DP_g45076/Y                                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.9   127    55     738    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[0]/D    -       -       R     DFFHQNx1_ASAP7_75t_L       4    -     -     0     738    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 349: MET (295 ps) Setup Check with Pin inst_DP_inst_S2_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     620                  
             Slack:=     295                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40891/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        2  5.4    78    43     238    (-,-) 
  g46387/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    67    68     306    (-,-) 
  g46329/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  3.8    76    74     380    (-,-) 
  inst_DP_g39728__5107/Y                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    54    32     412    (-,-) 
  inst_DP_g39582__9945/Y                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  2.7    55    30     442    (-,-) 
  inst_DP_g39518__6131/Y                  -       A2->Y   F     AO22x1_ASAP7_75t_SL         3  5.9    40    37     478    (-,-) 
  inst_DP_g45791/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    31     509    (-,-) 
  inst_DP_g45510/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     537    (-,-) 
  inst_DP_g45423/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     591    (-,-) 
  inst_DP_g45240/Y                        -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.4   123    43     634    (-,-) 
  inst_DP_g45202/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    66    42     676    (-,-) 
  inst_DP_g44723/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.5    61    35     710    (-,-) 
  inst_DP_g44268/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       1  2.1    46    29     740    (-,-) 
  inst_DP_inst_S2_inst_quad1_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     740    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 350: MET (297 ps) Setup Check with Pin inst_DP_inst_S3_inst_d1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_d1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     588                  
             Slack:=     297                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L           5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL            4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL            2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL          2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL         3  5.2    74    37     549    (-,-) 
  inst_DP_g45421/Y                                         -       C1->Y   F     AOI222xp33_ASAP7_75t_SL      3  6.3   122    63     612    (-,-) 
  inst_DP_g45183/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL        5  7.8   149    76     687    (-,-) 
  inst_DP_g44840/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.6    60    21     708    (-,-) 
  inst_DP_inst_S3_inst_d1reg_out_reg[0]/SE                 -       -       F     SDFHx1_ASAP7_75t_L           1    -     -     0     708    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 351: MET (297 ps) Setup Check with Pin inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     592                  
             Slack:=     297                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39042__4733/Y                      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.9   138    40     657    (-,-) 
  inst_DP_inst_S11_g4093/Y                    -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.4    62    37     694    (-,-) 
  inst_DP_inst_S11_g4008/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    18     712    (-,-) 
  inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     712    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 352: MET (297 ps) Setup Check with Pin inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     592                  
             Slack:=     297                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                      -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                      -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                      -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                      -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39042__4733/Y                      -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.9   138    40     657    (-,-) 
  inst_DP_inst_S11_g4100/Y                    -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.4    59    37     694    (-,-) 
  inst_DP_inst_S11_g4013/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    18     712    (-,-) 
  inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     712    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 353: MET (300 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     613                  
             Slack:=     300                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout  Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK                           -       -       R     (arrival)                381     -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN                            -       CLK->QN R     SDFHx1_ASAP7_75t_L         2   5.4    49    70     190    (-,-) 
  inst_DP_g16961/Y                                       -       A->Y    R     BUFx12f_ASAP7_75t_SL     130 171.8   118    61     251    (-,-) 
  inst_DP_g45904/Y                                       -       A->Y    F     INVx8_ASAP7_75t_SL        97 124.0   115    63     314    (-,-) 
  inst_DP_g41083/Y                                       -       B->Y    R     NAND2xp5_ASAP7_75t_SL      1   2.6    55    35     350    (-,-) 
  inst_DP_g40908/Y                                       -       B->Y    R     AND2x4_ASAP7_75t_SL       65  78.5   136    74     424    (-,-) 
  inst_DP_g40735/Y                                       -       A->Y    F     INVx3_ASAP7_75t_SL        64  80.6   168    97     521    (-,-) 
  inst_DP_g40245/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2   4.2    96    60     580    (-,-) 
  inst_DP_g39972__2398/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1   2.1    54    21     601    (-,-) 
  inst_DP_g39141__2346/Y                                 -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      1   2.1    47    20     621    (-,-) 
  inst_DP_g39135__4733/Y                                 -       B->Y    R     OAI21xp5_ASAP7_75t_SL      2   4.5    70    27     648    (-,-) 
  inst_DP_g39126__2802/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1   2.0    44    28     676    (-,-) 
  inst_DP_g39004__5115/Y                                 -       B2->Y   R     AO22x1_ASAP7_75t_SL       10  13.7   100    58     733    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share0_out_reg[3]/D -       -       R     DFFHQx4_ASAP7_75t_SL      10     -     -     0     733    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 354: MET (300 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     611                  
             Slack:=     300                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/CLK   -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_primary_inp0_reg_out_reg[0]/QN    -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.4    85    86     206    (-,-) 
  inst_DP_inst_S7_g2798/Y                                -       B->Y    F     NAND2xp5_ASAP7_75t_SL        1  2.6    45    23     230    (-,-) 
  inst_DP_inst_S7_g2769/Y                                -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  3.5    44    34     263    (-,-) 
  g46558/SN                                              -       A->SN   R     FAx1_ASAP7_75t_SL            1  2.6    69    49     312    (-,-) 
  inst_DP_inst_S7_g2728/Y                                -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  4.2    58    33     345    (-,-) 
  inst_DP_inst_S7_g2725/Y                                -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  4.9    77    44     390    (-,-) 
  inst_DP_inst_S7_g2716/Y                                -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    61    37     427    (-,-) 
  g46548/SN                                              -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.7    75    72     499    (-,-) 
  inst_DP_g39515__5122/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        2  3.7    68    42     540    (-,-) 
  inst_DP_g45686/Y                                       -       B2->Y   F     AOI22xp5_ASAP7_75t_SL        2  4.3    83    33     573    (-,-) 
  inst_DP_g45580/Y                                       -       A->Y    F     XOR2x2_ASAP7_75t_SL          3  5.3    22    40     613    (-,-) 
  inst_DP_g45545/Y                                       -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    20    13     626    (-,-) 
  inst_DP_g45355/Y                                       -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.6   107    42     668    (-,-) 
  inst_DP_g45061/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL        4  6.5   133    63     731    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share0_out_reg[3]/D -       -       R     DFFHQNx1_ASAP7_75t_L         4    -     -     0     731    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 355: MET (302 ps) Setup Check with Pin inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     585                  
             Slack:=     302                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK     -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN      -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.0   114   114     404    (-,-) 
  inst_DP_g45637/Y                            -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    44     448    (-,-) 
  inst_DP_g45599/Y                            -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.6   100    56     504    (-,-) 
  inst_DP_g45411/Y                            -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    30     534    (-,-) 
  inst_DP_g45374/Y                            -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  3.4    52    22     556    (-,-) 
  inst_DP_g45236/Y                            -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.2   147    51     607    (-,-) 
  inst_DP_g45166/Y                            -       A->Y    F     NOR2xp33_ASAP7_75t_SL      3  5.0   114    70     677    (-,-) 
  inst_DP_g44869/Y                            -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    53    27     705    (-,-) 
  inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     705    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 356: MET (302 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     609                  
             Slack:=     302                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share0_out_reg[3]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       8 11.9    79    87     207    (-,-) 
  inst_DP_g41275/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.9    69    44     251    (-,-) 
  inst_DP_g40639/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    61    44     294    (-,-) 
  inst_DP_g40369/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.5    41    23     318    (-,-) 
  inst_DP_g40003/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     346    (-,-) 
  inst_DP_g39796__4319/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.3    75    44     390    (-,-) 
  g46257/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          1  3.1    73    68     458    (-,-) 
  g46239/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.6    74    73     531    (-,-) 
  inst_DP_g39406__6131/Y                                   -       B2->Y   F     AO22x1_ASAP7_75t_SL        5  8.7    54    50     581    (-,-) 
  inst_DP_g39316__8246/Y                                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    52    35     615    (-,-) 
  inst_DP_g39024__5526/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.2    55    29     644    (-,-) 
  inst_DP_g39010__9945/Y                                   -       A->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    35    17     661    (-,-) 
  inst_DP_g45763/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    40    20     681    (-,-) 
  inst_DP_g45249/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      4  6.5   139    48     729    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share0_out_reg[3]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       4    -     -     0     729    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 357: MET (303 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      42                  
       Uncertainty:-      80                  
     Required Time:=     998                  
      Launch Clock:-     120                  
         Data Path:-     576                  
             Slack:=     303                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.4    64    77     197    (-,-) 
  inst_DP_g40845/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     230    (-,-) 
  g46380/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    63    63     293    (-,-) 
  g46322/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.1   130    97     391    (-,-) 
  inst_DP_g45703/Y                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  4.3    83    41     431    (-,-) 
  inst_DP_g45579/Y                        -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       3  4.9    83    44     475    (-,-) 
  inst_DP_g45465/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     507    (-,-) 
  inst_DP_g45392/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  6.2   136    63     570    (-,-) 
  inst_DP_g45365/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    41    15     585    (-,-) 
  inst_DP_g45225/Y                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       4  6.1   135    43     629    (-,-) 
  inst_DP_g45131/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  5.0   108    67     696    (-,-) 
  inst_DP_inst_S0_inst_qb0_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     696    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 358: MET (303 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     599                  
             Slack:=     303                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK               -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                       -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                              -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                                       -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45241/Y                                       -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.4   123    43     677    (-,-) 
  inst_DP_g45203/Y                                       -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    66    42     719    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/D -       -       R     SDFHx1_ASAP7_75t_L          4    -     -     0     719    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 359: MET (305 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     606                  
             Slack:=     305                  

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L         7 10.2    83    86     206    (-,-) 
  inst_DP_g41052/Y                                          -       B->Y    F     NAND2xp5_ASAP7_75t_SL        3  5.3    68    38     244    (-,-) 
  g46075/Y                                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.0    35    29     272    (-,-) 
  g46074/Y                                                  -       A->Y    F     OR2x2_ASAP7_75t_SL           1  2.5    13    21     293    (-,-) 
  inst_DP_g39990__4733/Y                                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.5    44    21     314    (-,-) 
  inst_DP_g39823__6260/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_L          3  8.0   121    69     383    (-,-) 
  g46254/SN                                                 -       B->SN   F     FAx1_ASAP7_75t_SL            1  2.5    65    70     453    (-,-) 
  inst_DP_g39482__6783/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL        3  5.6    67    43     495    (-,-) 
  inst_DP_g39418__6417/Y                                    -       A->Y    R     XOR2x2_ASAP7_75t_SL          2  3.7    19    35     531    (-,-) 
  inst_DP_g39336__6260/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        2  4.3    87    25     556    (-,-) 
  inst_DP_g45533/Y                                          -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        2  3.5    57    40     596    (-,-) 
  inst_DP_g45504/Y                                          -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    18     614    (-,-) 
  inst_DP_g45345/Y                                          -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      2  4.3    91    36     650    (-,-) 
  inst_DP_g45275/Y                                          -       A->Y    F     XOR2xp5_ASAP7_75t_SL         1  2.1    43    24     674    (-,-) 
  inst_DP_g45074/Y                                          -       A2->Y   R     AOI22xp5_ASAP7_75t_SL        5  7.6   145    51     726    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L         5    -     -     0     726    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------



Path 360: MET (307 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     594                  
             Slack:=     307                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK               -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                       -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                              -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                                       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    37    30     585    (-,-) 
  inst_DP_g45306/Y                                       -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    44     629    (-,-) 
  inst_DP_g45186/Y                                       -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.3   123    42     671    (-,-) 
  inst_DP_g45137/Y                                       -       A->Y    R     INVx1_ASAP7_75t_SL         4  5.9    68    43     714    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/D -       -       R     SDFHx1_ASAP7_75t_L         4    -     -     0     714    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 361: MET (308 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       8                  
       Uncertainty:-      80                  
     Required Time:=    1032                  
      Launch Clock:-     120                  
         Data Path:-     604                  
             Slack:=     308                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L       1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L        2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      2  4.3    87    33     570    (-,-) 
  inst_DP_g39282__1617/Y                                   -       B->Y    R     XOR2x2_ASAP7_75t_SL        3  5.2    25    43     614    (-,-) 
  inst_DP_g45547/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    51    25     639    (-,-) 
  inst_DP_g45454/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      3  5.7    84    37     676    (-,-) 
  inst_DP_g45187/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  4.6   113    48     724    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share0_out_reg[3]/D  -       -       R     DFFHQNx1_ASAP7_75t_L       3    -     -     0     724    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 362: MET (309 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     576                  
             Slack:=     309                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL        2  3.1    53    23     538    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    51    30     568    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     602    (-,-) 
  inst_DP_g45241/Y                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   145    69     670    (-,-) 
  inst_DP_g45151/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    58    26     696    (-,-) 
  inst_DP_inst_S6_inst_qb4_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     696    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 363: MET (309 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     576                  
             Slack:=     309                  

#--------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL        2  3.1    53    23     538    (-,-) 
  inst_DP_g45459/Y                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    51    30     568    (-,-) 
  inst_DP_g45349/Y                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     602    (-,-) 
  inst_DP_g45241/Y                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   145    69     670    (-,-) 
  inst_DP_g44959/Y                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    58    26     696    (-,-) 
  inst_DP_inst_S6_inst_qb2_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     696    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 364: MET (310 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     565                  
             Slack:=     310                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK                -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                                  -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                                        -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45154/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    47    32     612    (-,-) 
  inst_DP_g44792/Y                                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    51    26     638    (-,-) 
  inst_DP_g44409/Y                                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    46     685    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/SE -       -       F     SDFHx1_ASAP7_75t_L         5    -     -     0     685    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 365: MET (310 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      26                  
       Uncertainty:-      80                  
     Required Time:=    1014                  
      Launch Clock:-     120                  
         Data Path:-     584                  
             Slack:=     310                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45185/Y                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      6  8.5   156    69     649    (-,-) 
  inst_DP_g45136/Y                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  4.6    60    28     677    (-,-) 
  inst_DP_g45028/Y                         -       B->Y    F     OR2x2_ASAP7_75t_SL         1  2.6    16    27     704    (-,-) 
  inst_DP_inst_S9_inst_qb2_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     704    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 366: MET (311 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      45                  
       Uncertainty:-      80                  
     Required Time:=     995                  
      Launch Clock:-     120                  
         Data Path:-     564                  
             Slack:=     311                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    64    20     554    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     584    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     638    (-,-) 
  inst_DP_g44630/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  8.0   139    46     684    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/SE  -       -       F     SDFHx1_ASAP7_75t_L          5    -     -     0     684    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 367: MET (312 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      42                  
       Uncertainty:-      80                  
     Required Time:=     998                  
      Launch Clock:-     120                  
         Data Path:-     566                  
             Slack:=     312                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     497    (-,-) 
  inst_DP_g39660/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.0    38    23     520    (-,-) 
  inst_DP_g45494/Y                        -       B2->Y   F     OAI221xp5_ASAP7_75t_SL      3  5.2    85    41     562    (-,-) 
  inst_DP_g45228/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       4  6.1   129    57     619    (-,-) 
  inst_DP_g45054/Y                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       3  5.0   109    67     686    (-,-) 
  inst_DP_inst_S9_inst_qb0_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     686    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 368: MET (313 ps) Setup Check with Pin inst_DP_inst_S12_inst_quad1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_quad1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     603                  
             Slack:=     313                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40835/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46379/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46338/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     394    (-,-) 
  inst_DP_g45652/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    43     437    (-,-) 
  inst_DP_g45605/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.7   102    56     493    (-,-) 
  inst_DP_g45407/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    30     524    (-,-) 
  inst_DP_g45375/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  3.5    54    23     547    (-,-) 
  inst_DP_g45224/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  6.0   128    45     592    (-,-) 
  inst_DP_g45132/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL      3  5.0   108    67     658    (-,-) 
  inst_DP_g44946/Y                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL      1  2.6    57    37     695    (-,-) 
  inst_DP_g44542/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    44    28     723    (-,-) 
  inst_DP_inst_S12_inst_quad1_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     723    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 369: MET (314 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      26                  
       Uncertainty:-      80                  
     Required Time:=    1014                  
      Launch Clock:-     120                  
         Data Path:-     581                  
             Slack:=     314                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL         2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL         4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL         2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL       2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL      3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL       3  6.1    47    37     613    (-,-) 
  inst_DP_g39275__5107/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL       6  8.9    68    46     659    (-,-) 
  inst_DP_g45886/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL        2  3.3    34    19     678    (-,-) 
  inst_DP_g45089/Y                                         -       B->Y    F     OR2x2_ASAP7_75t_SL        1  2.6    16    23     701    (-,-) 
  inst_DP_inst_S0_inst_qb2_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L        1    -     -     0     701    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 370: MET (314 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       8                  
       Uncertainty:-      80                  
     Required Time:=    1032                  
      Launch Clock:-     120                  
         Data Path:-     598                  
             Slack:=     314                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45398/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    38    15     635    (-,-) 
  inst_DP_g45244/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       5  6.9   137    50     685    (-,-) 
  inst_DP_g45206/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          4  6.0    64    34     718    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/SI  -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     718    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 371: MET (314 ps) Setup Check with Pin inst_DP_inst_S7_inst_c1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_c1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     571                  
             Slack:=     314                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  3.4    44    33     517    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    22     539    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     564    (-,-) 
  inst_DP_g39076__6161/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    41    28     592    (-,-) 
  inst_DP_g39062__5526/Y                                    -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    38    26     618    (-,-) 
  inst_DP_g39041__7482/Y                                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  8.0   139    44     662    (-,-) 
  inst_DP_inst_S7_g4074/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    60    29     691    (-,-) 
  inst_DP_inst_S7_inst_c1reg_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     691    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 372: MET (316 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       9                  
       Uncertainty:-      80                  
     Required Time:=    1031                  
      Launch Clock:-     120                  
         Data Path:-     596                  
             Slack:=     316                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/CLK -       -       R     (arrival)                  381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share0_out_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L         7 10.1    69    82     202    (-,-) 
  inst_DP_g41067/Y                                         -       B->Y    R     NAND2xp5_ASAP7_75t_SL        3  5.3    67    43     245    (-,-) 
  inst_DP_g40647/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_L         1  2.6    59    42     287    (-,-) 
  inst_DP_g40371/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL        1  2.5    41    32     319    (-,-) 
  inst_DP_g40008/Y                                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL        1  2.6    46    28     347    (-,-) 
  inst_DP_g39803__1705/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL         2  4.2    62    38     385    (-,-) 
  inst_DP_g39632__6783/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL         1  3.7    60    36     421    (-,-) 
  g46240/SN                                                -       B->SN   F     FAx1_ASAP7_75t_SL            2  3.8    76    73     494    (-,-) 
  inst_DP_g39420__2398/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_L          2  3.7    69    43     537    (-,-) 
  inst_DP_g39329__2346/Y                                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL        2  4.3    87    33     570    (-,-) 
  inst_DP_g45521/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL         2  3.5    61    32     602    (-,-) 
  inst_DP_g45499/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL           1  2.1    29    19     621    (-,-) 
  inst_DP_g45361/Y                                         -       B1->Y   F     OAI222xp33_ASAP7_75t_SL      3  5.7   108    44     665    (-,-) 
  inst_DP_g45248/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL        4  5.7   130    51     716    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share0_out_reg[3]/D  -       -       R     DFFHQNx1_ASAP7_75t_L         4    -     -     0     716    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 373: MET (318 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       8                  
       Uncertainty:-      80                  
     Required Time:=    1032                  
      Launch Clock:-     120                  
         Data Path:-     594                  
             Slack:=     318                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK                  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  inst_DP_g45247/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.8   132    48     677    (-,-) 
  inst_DP_g45209/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         5  7.3    69    38     714    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/SI -       -       F     SDFHx1_ASAP7_75t_L         5    -     -     0     714    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 374: MET (319 ps) Setup Check with Pin inst_DP_inst_S11_inst_d1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_d1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     566                  
             Slack:=     319                  

#--------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                    -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g39072__1881/Y                    -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g39066__2802/Y                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     617    (-,-) 
  inst_DP_g39042__4733/Y                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.9   138    40     657    (-,-) 
  inst_DP_inst_S11_g4063/Y                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    60    29     686    (-,-) 
  inst_DP_inst_S11_inst_d1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     686    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 375: MET (320 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       8                  
       Uncertainty:-      80                  
     Required Time:=    1032                  
      Launch Clock:-     120                  
         Data Path:-     592                  
             Slack:=     320                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45246/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      5  6.9   137    57     679    (-,-) 
  inst_DP_g45208/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL         4  5.9    63    33     712    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/SI -       -       F     SDFHx1_ASAP7_75t_L         4    -     -     0     712    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 376: MET (325 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      33                  
       Uncertainty:-      80                  
     Required Time:=    1007                  
      Launch Clock:-     120                  
         Data Path:-     562                  
             Slack:=     325                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  inst_DP_g39275__5107/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        6  8.9    68    46     659    (-,-) 
  inst_DP_g45110/Y                                         -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.6    51    22     682    (-,-) 
  inst_DP_inst_S0_inst_qb4_out_reg[0]/SE                   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     682    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 377: MET (328 ps) Setup Check with Pin inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      33                  
       Uncertainty:-      80                  
     Required Time:=    1007                  
      Launch Clock:-     120                  
         Data Path:-     559                  
             Slack:=     328                  

#---------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK    -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN     -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                           -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46395/SN                                  -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46222/SN                                  -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     392    (-,-) 
  inst_DP_g45656/Y                           -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    36     428    (-,-) 
  inst_DP_g45628/Y                           -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     482    (-,-) 
  inst_DP_g45408/Y                           -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     513    (-,-) 
  inst_DP_g45352/Y                           -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.7    71    32     545    (-,-) 
  inst_DP_g45238/Y                           -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  4.4   111    44     589    (-,-) 
  inst_DP_g45173/Y                           -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  5.0   104    63     652    (-,-) 
  inst_DP_g44881/Y                           -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    52    27     679    (-,-) 
  inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     679    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 378: MET (330 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     556                  
             Slack:=     330                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45185/Y                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      6  8.5   156    69     649    (-,-) 
  inst_DP_g44979/Y                         -       A->Y    F     NAND2xp5_ASAP7_75t_L       1  2.6    55    28     676    (-,-) 
  inst_DP_inst_S9_inst_qb4_out_reg[0]/SE   -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     676    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 379: MET (330 ps) Setup Check with Pin inst_DP_inst_S7_inst_abd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_abd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     586                  
             Slack:=     330                  

#---------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                           -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                  -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46343/SN                                  -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.4   107   108     398    (-,-) 
  inst_DP_g39750__2346/Y                     -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    51     448    (-,-) 
  inst_DP_g39647__5115/Y                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  4.9    67    31     480    (-,-) 
  inst_DP_g39527__2346/Y                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    26     505    (-,-) 
  inst_DP_g39445__7410/Y                     -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  3.4    63    27     532    (-,-) 
  inst_DP_g39376__6131/Y                     -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.8   149    62     594    (-,-) 
  inst_DP_inst_S7_g4139/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  4.9    80    41     635    (-,-) 
  inst_DP_inst_S7_g4047/Y                    -       A->Y    F     OR2x2_ASAP7_75t_SL         1  2.5    15    25     660    (-,-) 
  inst_DP_inst_S7_g3991/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    30    23     683    (-,-) 
  inst_DP_inst_S7_g3960/Y                    -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    38    23     706    (-,-) 
  inst_DP_inst_S7_inst_abd1_reg_out_reg[0]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     706    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 380: MET (330 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
         Data Path:-     576                  
             Slack:=     330                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK                -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    76    40     556    (-,-) 
  inst_DP_g45472/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     587    (-,-) 
  inst_DP_g45390/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     643    (-,-) 
  inst_DP_g45242/Y                                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.3   133    54     696    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/SI -       -       F     SDFHx1_ASAP7_75t_L          5    -     -     0     696    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 381: MET (330 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      18                  
       Uncertainty:-      80                  
     Required Time:=    1022                  
      Launch Clock:-     120                  
         Data Path:-     572                  
             Slack:=     330                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK                -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  g46268/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    46     516    (-,-) 
  inst_DP_g45542/Y                                        -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  4.8    72    40     555    (-,-) 
  inst_DP_g45435/Y                                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    49    31     587    (-,-) 
  inst_DP_g45306/Y                                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.3    88    40     626    (-,-) 
  inst_DP_g45186/Y                                        -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.3   144    65     692    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/SI -       -       R     SDFHx1_ASAP7_75t_L         5    -     -     0     692    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 382: MET (330 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     571                  
             Slack:=     330                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    53    26     560    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.3   104    46     606    (-,-) 
  inst_DP_g45184/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.3   123    42     648    (-,-) 
  inst_DP_g45135/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL         4  5.7    67    42     691    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/D  -       -       R     SDFHx1_ASAP7_75t_L         4    -     -     0     691    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 383: MET (332 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      23                  
       Uncertainty:-      80                  
     Required Time:=    1017                  
      Launch Clock:-     120                  
         Data Path:-     565                  
             Slack:=     332                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    35     512    (-,-) 
  inst_DP_g45808/Y                                         -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    26     538    (-,-) 
  inst_DP_g45511/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     566    (-,-) 
  inst_DP_g45420/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.1   118    55     621    (-,-) 
  inst_DP_g45398/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    38    15     635    (-,-) 
  inst_DP_g45244/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       5  6.9   137    50     685    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/D   -       -       R     SDFHx1_ASAP7_75t_L          5    -     -     0     685    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 384: MET (333 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      18                  
       Uncertainty:-      80                  
     Required Time:=    1022                  
      Launch Clock:-     120                  
         Data Path:-     569                  
             Slack:=     333                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.0   118    56     535    (-,-) 
  inst_DP_g45557/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    57    23     558    (-,-) 
  inst_DP_g45461/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     588    (-,-) 
  inst_DP_g45391/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     622    (-,-) 
  inst_DP_g45243/Y                                         -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   140    67     689    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/SI -       -       R     SDFHx1_ASAP7_75t_L          5    -     -     0     689    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 385: MET (338 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      23                  
       Uncertainty:-      80                  
     Required Time:=    1017                  
      Launch Clock:-     120                  
         Data Path:-     559                  
             Slack:=     338                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                              -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                              -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.6   139   106     394    (-,-) 
  g46211/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    77     471    (-,-) 
  inst_DP_g39082__1666/Y                                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    86    33     504    (-,-) 
  inst_DP_g39081__2346/Y                                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     561    (-,-) 
  inst_DP_g45406/Y                                       -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     592    (-,-) 
  inst_DP_g45388/Y                                       -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    68    30     622    (-,-) 
  inst_DP_g45246/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      5  6.9   137    57     679    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/D -       -       R     SDFHx1_ASAP7_75t_L         5    -     -     0     679    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 386: MET (340 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      42                  
       Uncertainty:-      80                  
     Required Time:=     998                  
      Launch Clock:-     120                  
         Data Path:-     538                  
             Slack:=     340                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40835/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46379/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46338/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     394    (-,-) 
  inst_DP_g45652/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    43     437    (-,-) 
  inst_DP_g45605/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.7   102    56     493    (-,-) 
  inst_DP_g45407/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    30     524    (-,-) 
  inst_DP_g45375/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  3.5    54    23     547    (-,-) 
  inst_DP_g45224/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  6.0   128    45     592    (-,-) 
  inst_DP_g45132/Y                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL      3  5.0   108    67     658    (-,-) 
  inst_DP_inst_S12_inst_qb0_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L         3    -     -     0     658    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 387: MET (341 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      23                  
       Uncertainty:-      80                  
     Required Time:=    1017                  
      Launch Clock:-     120                  
         Data Path:-     557                  
             Slack:=     341                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          4  7.0   146   111     400    (-,-) 
  g46223/SN                                               -       A->SN   F     FAx1_ASAP7_75t_SL          2  2.9    80    70     470    (-,-) 
  inst_DP_g45645/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    39     509    (-,-) 
  inst_DP_g45604/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     564    (-,-) 
  inst_DP_g45412/Y                                        -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     594    (-,-) 
  inst_DP_g45347/Y                                        -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  6.4    77    35     629    (-,-) 
  inst_DP_g45247/Y                                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  5.8   132    48     677    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/D -       -       R     SDFHx1_ASAP7_75t_L         4    -     -     0     677    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 388: MET (341 ps) Setup Check with Pin inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      32                  
       Uncertainty:-      80                  
     Required Time:=    1008                  
      Launch Clock:-     120                  
         Data Path:-     548                  
             Slack:=     341                  

#---------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                           -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                  -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46343/SN                                  -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.4   107   108     398    (-,-) 
  inst_DP_g39750__2346/Y                     -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    51     448    (-,-) 
  inst_DP_g39647__5115/Y                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  4.9    67    31     480    (-,-) 
  inst_DP_g39527__2346/Y                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    26     505    (-,-) 
  inst_DP_g39445__7410/Y                     -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  3.4    63    27     532    (-,-) 
  inst_DP_g39376__6131/Y                     -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.8   149    62     594    (-,-) 
  inst_DP_inst_S7_g4139/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  4.9    80    41     635    (-,-) 
  inst_DP_inst_S7_g4009/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    43    33     668    (-,-) 
  inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     668    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 389: MET (342 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb4_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_qb4_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     544                  
             Slack:=     342                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40891/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        2  5.4    78    43     238    (-,-) 
  g46387/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    67    68     306    (-,-) 
  g46329/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  3.8    76    74     380    (-,-) 
  inst_DP_g39728__5107/Y                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    54    32     412    (-,-) 
  inst_DP_g39582__9945/Y                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  2.7    55    30     442    (-,-) 
  inst_DP_g39518__6131/Y                  -       A2->Y   F     AO22x1_ASAP7_75t_SL         3  5.9    40    37     478    (-,-) 
  inst_DP_g45791/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    40    29     508    (-,-) 
  inst_DP_g45510/Y                        -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    51    28     535    (-,-) 
  inst_DP_g45423/Y                        -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     569    (-,-) 
  inst_DP_g45240/Y                        -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   145    69     638    (-,-) 
  inst_DP_g45036/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    58    26     664    (-,-) 
  inst_DP_inst_S2_inst_qb4_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     664    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 390: MET (342 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_qb2_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     544                  
             Slack:=     342                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40891/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        2  5.4    78    43     238    (-,-) 
  g46387/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    67    68     306    (-,-) 
  g46329/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  3.8    76    74     380    (-,-) 
  inst_DP_g39728__5107/Y                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    54    32     412    (-,-) 
  inst_DP_g39582__9945/Y                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  2.7    55    30     442    (-,-) 
  inst_DP_g39518__6131/Y                  -       A2->Y   F     AO22x1_ASAP7_75t_SL         3  5.9    40    37     478    (-,-) 
  inst_DP_g45791/Y                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    40    29     508    (-,-) 
  inst_DP_g45510/Y                        -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    51    28     535    (-,-) 
  inst_DP_g45423/Y                        -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     569    (-,-) 
  inst_DP_g45240/Y                        -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   145    69     638    (-,-) 
  inst_DP_g45035/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       1  2.6    58    26     664    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L          1    -     -     0     664    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 391: MET (342 ps) Setup Check with Pin inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      32                  
       Uncertainty:-      80                  
     Required Time:=    1008                  
      Launch Clock:-     120                  
         Data Path:-     546                  
             Slack:=     342                  

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK    -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb1_out_reg[0]/QN     -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.8    59    75     195    (-,-) 
  inst_DP_g40863/Y                            -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46408/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     291    (-,-) 
  g46362/SN                                   -       CI->SN  R     FAx1_ASAP7_75t_SL          4  5.9   127    95     386    (-,-) 
  inst_DP_g39753__6417/Y                      -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      2  4.3    83    38     424    (-,-) 
  inst_DP_g39604__5122/Y                      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      3  4.9    83    50     475    (-,-) 
  inst_DP_g39528__1666/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    45    29     504    (-,-) 
  inst_DP_g39442__2883/Y                      -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  3.4    63    27     530    (-,-) 
  inst_DP_g39381__7482/Y                      -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.8   149    62     592    (-,-) 
  inst_DP_inst_S11_g4141/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      3  4.9    80    41     633    (-,-) 
  inst_DP_inst_S11_g4011/Y                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    43    33     666    (-,-) 
  inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     666    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 392: MET (343 ps) Setup Check with Pin inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     546                  
             Slack:=     343                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    54    29     513    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    51    21     535    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.2    21    26     560    (-,-) 
  inst_DP_g39073__5115/Y                                    -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.9   150    51     611    (-,-) 
  inst_DP_inst_S7_g4091/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    59    25     636    (-,-) 
  inst_DP_inst_S7_g4006/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    30     666    (-,-) 
  inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/SE                -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     666    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 393: MET (343 ps) Setup Check with Pin inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      30                  
       Uncertainty:-      80                  
     Required Time:=    1010                  
      Launch Clock:-     120                  
         Data Path:-     546                  
             Slack:=     343                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    54    29     513    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    51    21     535    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.2    21    26     560    (-,-) 
  inst_DP_g39073__5115/Y                                    -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.9   150    51     611    (-,-) 
  inst_DP_inst_S7_g4098/Y                                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL      1  2.5    59    25     636    (-,-) 
  inst_DP_inst_S7_g4011/Y                                   -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    38    30     666    (-,-) 
  inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/SE                -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     666    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 394: MET (345 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     556                  
             Slack:=     345                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK                -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40891/Y                                       -       B->Y    R     XOR2xp5_ASAP7_75t_SL        2  5.4    78    43     238    (-,-) 
  g46387/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    67    68     306    (-,-) 
  g46329/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL           2  3.8    76    74     380    (-,-) 
  inst_DP_g39728__5107/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    54    32     412    (-,-) 
  inst_DP_g39582__9945/Y                                 -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  2.7    55    30     442    (-,-) 
  inst_DP_g39518__6131/Y                                 -       A2->Y   F     AO22x1_ASAP7_75t_SL         3  5.9    40    37     478    (-,-) 
  inst_DP_g45791/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    52    31     509    (-,-) 
  inst_DP_g45510/Y                                       -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    28     537    (-,-) 
  inst_DP_g45423/Y                                       -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     591    (-,-) 
  inst_DP_g45240/Y                                       -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.4   123    43     634    (-,-) 
  inst_DP_g45202/Y                                       -       A->Y    R     INVx1_ASAP7_75t_SL          4  5.5    66    42     676    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/D -       -       R     SDFHx1_ASAP7_75t_L          4    -     -     0     676    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 395: MET (346 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     568                  
             Slack:=     346                  

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     497    (-,-) 
  inst_DP_g39494__4733/Y                  -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     528    (-,-) 
  inst_DP_g39490__6131/Y                  -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    67    30     558    (-,-) 
  inst_DP_g45227/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      4  6.3   131    54     612    (-,-) 
  inst_DP_g45195/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL         1  2.1    40    15     627    (-,-) 
  inst_DP_g45133/Y                        -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  4.8    58    34     660    (-,-) 
  inst_DP_g44797/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    43    28     688    (-,-) 
  inst_DP_inst_S8_inst_qb0_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     688    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 396: MET (347 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     554                  
             Slack:=     347                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL           2  5.8   125    95     296    (-,-) 
  g46284/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL           4  5.8   108   102     399    (-,-) 
  inst_DP_g45707/Y                                          -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.2   121    54     452    (-,-) 
  inst_DP_g45532/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    64    36     488    (-,-) 
  inst_DP_g45460/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     518    (-,-) 
  inst_DP_g45389/Y                                          -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    56     573    (-,-) 
  inst_DP_g45230/Y                                          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   124    49     622    (-,-) 
  inst_DP_g44995/Y                                          -       A->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.8    80    52     674    (-,-) 
  inst_DP_inst_S14_inst_qb0_out_reg[0]/SE                   -       -       R     SDFHx1_ASAP7_75t_L          3    -     -     0     674    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 397: MET (350 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
         Data Path:-     557                  
             Slack:=     350                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK                -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    31     230    (-,-) 
  g46381/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    65    63     293    (-,-) 
  g46343/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.4   136   101     394    (-,-) 
  g46268/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  2.9    79    76     470    (-,-) 
  inst_DP_g45694/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  4.4   100    46     516    (-,-) 
  inst_DP_g45524/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    61    35     551    (-,-) 
  inst_DP_g45459/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    29     580    (-,-) 
  inst_DP_g45349/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.0   116    54     634    (-,-) 
  inst_DP_g45241/Y                                        -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       5  7.4   123    43     677    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/SI -       -       F     SDFHx1_ASAP7_75t_L          5    -     -     0     677    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 398: MET (355 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      18                  
       Uncertainty:-      80                  
     Required Time:=    1022                  
      Launch Clock:-     120                  
         Data Path:-     547                  
             Slack:=     355                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.9    80    73     479    (-,-) 
  inst_DP_g45718/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  6.0   118    56     535    (-,-) 
  inst_DP_g45448/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    51    27     562    (-,-) 
  inst_DP_g45305/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  6.3    88    40     602    (-,-) 
  inst_DP_g45184/Y                                         -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.3   144    65     667    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/SI -       -       R     SDFHx1_ASAP7_75t_L         5    -     -     0     667    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 399: MET (355 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      27                  
       Uncertainty:-      80                  
     Required Time:=    1013                  
      Launch Clock:-     120                  
         Data Path:-     538                  
             Slack:=     355                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     497    (-,-) 
  inst_DP_g39660/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.0    38    23     520    (-,-) 
  inst_DP_g45494/Y                        -       B2->Y   F     OAI221xp5_ASAP7_75t_SL      3  5.2    85    41     562    (-,-) 
  inst_DP_g45233/Y                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.3   103    40     602    (-,-) 
  inst_DP_g45197/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL          3  5.0    50    27     629    (-,-) 
  inst_DP_g45053/Y                        -       A->Y    F     AND2x2_ASAP7_75t_SL         3  5.0    22    29     658    (-,-) 
  inst_DP_inst_S1_inst_qb0_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     658    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 400: MET (355 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      38                  
       Uncertainty:-      80                  
     Required Time:=    1002                  
      Launch Clock:-     120                  
         Data Path:-     527                  
             Slack:=     355                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40850/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     232    (-,-) 
  g46390/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    64    63     295    (-,-) 
  g46337/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.0   129    96     391    (-,-) 
  inst_DP_g45719/Y                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       3  6.1    98    50     442    (-,-) 
  inst_DP_g45565/Y                        -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    58    40     482    (-,-) 
  inst_DP_g45470/Y                        -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     512    (-,-) 
  inst_DP_g45348/Y                        -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.2   102    34     546    (-,-) 
  inst_DP_g45178/Y                        -       A2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.4   130    62     608    (-,-) 
  inst_DP_g44996/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.8    75    39     647    (-,-) 
  inst_DP_inst_S2_inst_qb0_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     647    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 401: MET (355 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
         Data Path:-     557                  
             Slack:=     355                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK               -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN                -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                                       -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                                 -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                                 -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                                       -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                                       -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                                       -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45185/Y                                       -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      6  8.5   156    69     649    (-,-) 
  inst_DP_g45136/Y                                       -       A->Y    F     INVx1_ASAP7_75t_SL         3  4.6    60    28     677    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/D -       -       F     SDFHx1_ASAP7_75t_L         3    -     -     0     677    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 402: MET (356 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     559                  
             Slack:=     356                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          2  2.7    78    70     477    (-,-) 
  inst_DP_g39521__7482/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL        2  4.3    33    35     512    (-,-) 
  inst_DP_g39434__6131/Y                                   -       B->Y    R     XOR2xp5_ASAP7_75t_SL       3  5.2    74    37     549    (-,-) 
  inst_DP_g39351__7482/Y                                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  1.9    42    28     576    (-,-) 
  inst_DP_g39290__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        3  6.1    47    37     613    (-,-) 
  inst_DP_g39275__5107/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        6  8.9    68    46     659    (-,-) 
  inst_DP_g39263__7482/Y                                   -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    45    20     679    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     679    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 403: MET (358 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      18                  
       Uncertainty:-      80                  
     Required Time:=    1022                  
      Launch Clock:-     120                  
         Data Path:-     543                  
             Slack:=     358                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  inst_DP_g39605__8246/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    38     445    (-,-) 
  inst_DP_g45538/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    78    34     479    (-,-) 
  inst_DP_g45457/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     511    (-,-) 
  inst_DP_g45346/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  6.1   134    62     574    (-,-) 
  inst_DP_g45234/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   114    39     612    (-,-) 
  inst_DP_g45169/Y                                         -       A->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.9    78    51     663    (-,-) 
  inst_DP_inst_S5_inst_qb0_out_reg[0]/SE                   -       -       R     SDFHx1_ASAP7_75t_L          3    -     -     0     663    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 404: MET (360 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      27                  
       Uncertainty:-      80                  
     Required Time:=    1013                  
      Launch Clock:-     120                  
         Data Path:-     534                  
             Slack:=     360                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  inst_DP_g39605__8246/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    38     445    (-,-) 
  inst_DP_g45538/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    78    34     479    (-,-) 
  inst_DP_g45457/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     511    (-,-) 
  inst_DP_g45346/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  6.1   134    62     574    (-,-) 
  inst_DP_g45229/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   124    39     612    (-,-) 
  inst_DP_g45171/Y                                         -       A->Y    F     AND2x2_ASAP7_75t_SL         3  5.0    22    41     654    (-,-) 
  inst_DP_inst_S13_inst_qb0_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     654    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 405: MET (360 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      18                  
       Uncertainty:-      80                  
     Required Time:=    1022                  
      Launch Clock:-     120                  
         Data Path:-     541                  
             Slack:=     360                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40850/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     232    (-,-) 
  g46390/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    64    63     295    (-,-) 
  g46337/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.0   129    96     391    (-,-) 
  inst_DP_g45719/Y                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       3  6.1    98    50     442    (-,-) 
  inst_DP_g45565/Y                        -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    65    35     477    (-,-) 
  inst_DP_g45470/Y                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     507    (-,-) 
  inst_DP_g45348/Y                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     562    (-,-) 
  inst_DP_g45232/Y                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   114    49     611    (-,-) 
  inst_DP_g44993/Y                        -       A->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.8    77    50     661    (-,-) 
  inst_DP_inst_S6_inst_qb0_out_reg[0]/SE  -       -       R     SDFHx1_ASAP7_75t_L          3    -     -     0     661    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 406: MET (361 ps) Late External Delay Assertion at pin out_share1[21]
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[21]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     359                  
             Slack:=     361                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_644_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       4  6.4   117   106     406    (-,-) 
  g46269/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL       2  2.9    80    73     479    (-,-) 
  out_share1[21]                                           -       -       F     (port)                  -    -     -     0     479    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 407: MET (363 ps) Late External Delay Assertion at pin out_share1[25]
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[25]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     357                  
             Slack:=     363                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_640_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       4  6.4   117   106     407    (-,-) 
  g46270/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL       2  2.7    78    70     477    (-,-) 
  out_share1[25]                                           -       -       F     (port)                  -    -     -     0     477    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 408: MET (364 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      38                  
       Uncertainty:-      80                  
     Required Time:=    1002                  
      Launch Clock:-     120                  
         Data Path:-     518                  
             Slack:=     364                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46395/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    63    63     291    (-,-) 
  g46222/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.1   130    97     388    (-,-) 
  inst_DP_g39197__6131/Y                  -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  3.2    78    35     423    (-,-) 
  inst_DP_g39190__3680/Y                  -       B->Y    R     NOR2xp33_ASAP7_75t_SL       2  3.5    83    48     471    (-,-) 
  inst_DP_g39189/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL          2  3.0    36    18     489    (-,-) 
  inst_DP_g45834/Y                        -       A->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    54    24     513    (-,-) 
  inst_DP_g45615/Y                        -       C->Y    F     AOI221xp5_ASAP7_75t_SL      2  3.4    80    27     540    (-,-) 
  inst_DP_g45307/Y                        -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       4  6.4   130    59     599    (-,-) 
  inst_DP_g44994/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.8    75    39     638    (-,-) 
  inst_DP_inst_S10_inst_qb0_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     638    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 409: MET (366 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb0_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_qb0_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     521                  
             Slack:=     366                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  inst_DP_g39730__4319/Y                  -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  3.2    74    35     430    (-,-) 
  inst_DP_g39661__6417/Y                  -       B->Y    R     NOR2xp33_ASAP7_75t_SL       3  4.7   103    57     486    (-,-) 
  inst_DP_g39657/Y                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.0    34    14     500    (-,-) 
  inst_DP_g45350/Y                        -       B2->Y   R     OAI221xp5_ASAP7_75t_SL      2  3.5    89    39     540    (-,-) 
  inst_DP_g45226/Y                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       4  6.3   112    47     586    (-,-) 
  inst_DP_g45194/Y                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.1    40    24     611    (-,-) 
  inst_DP_g45130/Y                        -       B->Y    F     NAND2xp5_ASAP7_75t_SL       3  4.8    53    30     641    (-,-) 
  inst_DP_inst_S4_inst_qb0_out_reg[0]/SE  -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     641    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 410: MET (369 ps) Late External Delay Assertion at pin out_share1[17]
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[17]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     351                  
             Slack:=     369                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_648_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         4  6.6   139   106     394    (-,-) 
  g46211/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         2  2.9    80    77     471    (-,-) 
  out_share1[17]                          -       -       F     (port)                    -    -     -     0     471    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 411: MET (370 ps) Setup Check with Pin inst_DP_inst_S3_inst_a1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_a1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     520                  
             Slack:=     370                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46395/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46222/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     392    (-,-) 
  inst_DP_g45656/Y                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    36     428    (-,-) 
  inst_DP_g45628/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.5    99    55     482    (-,-) 
  inst_DP_g45408/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    30     513    (-,-) 
  inst_DP_g45352/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.7    71    32     545    (-,-) 
  inst_DP_g45238/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  4.4   111    44     589    (-,-) 
  inst_DP_g45200/Y                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  5.0    52    28     617    (-,-) 
  inst_DP_g45051/Y                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    39    23     640    (-,-) 
  inst_DP_inst_S3_inst_a1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     640    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 412: MET (370 ps) Late External Delay Assertion at pin out_share1[33]
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[33]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     350                  
             Slack:=     370                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_632_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         4  7.0   146   111     400    (-,-) 
  g46223/SN                               -       A->SN   F     FAx1_ASAP7_75t_SL         2  2.9    80    70     470    (-,-) 
  out_share1[33]                          -       -       F     (port)                    -    -     -     0     470    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 413: MET (370 ps) Late External Delay Assertion at pin out_share1[41]
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[41]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     350                  
             Slack:=     370                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_624_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    65    63     293    (-,-) 
  g46343/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL         4  6.4   136   101     394    (-,-) 
  g46268/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         2  2.9    79    76     470    (-,-) 
  out_share1[41]                           -       -       F     (port)                    -    -     -     0     470    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 414: MET (372 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     529                  
             Slack:=     372                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK                -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46375/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46319/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                                  -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       2  2.9    62    20     432    (-,-) 
  inst_DP_g45683/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    41     473    (-,-) 
  inst_DP_g45537/Y                                        -       B->Y    F     XOR2xp5_ASAP7_75t_SL       3  5.1    74    41     514    (-,-) 
  inst_DP_g45445/Y                                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    50    32     545    (-,-) 
  inst_DP_g45304/Y                                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      3  5.1    78    35     580    (-,-) 
  inst_DP_g45185/Y                                        -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      6  8.5   156    69     649    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/SI -       -       R     SDFHx1_ASAP7_75t_L         6    -     -     0     649    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 415: MET (372 ps) Setup Check with Pin inst_DP_inst_S3_inst_b1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S3_inst_b1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      31                  
       Uncertainty:-      80                  
     Required Time:=    1009                  
      Launch Clock:-     120                  
         Data Path:-     517                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40835/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46379/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46338/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     394    (-,-) 
  inst_DP_g45652/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    43     437    (-,-) 
  inst_DP_g45605/Y                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.7   102    56     493    (-,-) 
  inst_DP_g45409/Y                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    30     524    (-,-) 
  inst_DP_g45333/Y                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  3.4    53    22     546    (-,-) 
  inst_DP_g45237/Y                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      3  4.4   111    40     586    (-,-) 
  inst_DP_g45199/Y                         -       A->Y    F     INVx1_ASAP7_75t_SL         3  5.0    52    28     614    (-,-) 
  inst_DP_g45046/Y                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    39    23     637    (-,-) 
  inst_DP_inst_S3_inst_b1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     637    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 416: MET (373 ps) Setup Check with Pin inst_DP_inst_S7_inst_d1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_d1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     512                  
             Slack:=     373                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  inst_DP_g39519__1881/Y                                    -       A2->Y   F     AO22x1_ASAP7_75t_SL        3  6.1    41    37     484    (-,-) 
  inst_DP_g39466__4733/Y                                    -       A->Y    R     XNOR2xp5_ASAP7_75t_SL      2  3.4    54    29     513    (-,-) 
  inst_DP_g39163__7098/Y                                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    51    21     535    (-,-) 
  inst_DP_g39160__5122/Y                                    -       B->Y    F     OA21x2_ASAP7_75t_SL        3  5.2    21    26     560    (-,-) 
  inst_DP_g39073__5115/Y                                    -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.9   150    51     611    (-,-) 
  inst_DP_inst_S7_g4061/Y                                   -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    61    21     632    (-,-) 
  inst_DP_inst_S7_inst_d1reg_out_reg[0]/SE                  -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     632    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 417: MET (374 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     502                  
             Slack:=     374                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL           2  5.8   125    95     296    (-,-) 
  g46284/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL           4  5.8   108   102     399    (-,-) 
  inst_DP_g45707/Y                                          -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.2   121    54     452    (-,-) 
  inst_DP_g45532/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    64    36     488    (-,-) 
  inst_DP_g45460/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     518    (-,-) 
  inst_DP_g45389/Y                                          -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    56     573    (-,-) 
  inst_DP_g45230/Y                                          -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   124    49     622    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/SE  -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     622    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 418: MET (378 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      33                  
       Uncertainty:-      80                  
     Required Time:=    1007                  
      Launch Clock:-     120                  
         Data Path:-     509                  
             Slack:=     378                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.8   103    57     497    (-,-) 
  inst_DP_g39660/Y                                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.0    38    23     520    (-,-) 
  inst_DP_g45494/Y                                        -       B2->Y   F     OAI221xp5_ASAP7_75t_SL      3  5.2    85    41     562    (-,-) 
  inst_DP_g45233/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.3   103    40     602    (-,-) 
  inst_DP_g45197/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL          3  5.0    50    27     629    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          3    -     -     0     629    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 419: MET (380 ps) Setup Check with Pin inst_DP_inst_S15_inst_a1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_a1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     506                  
             Slack:=     380                  

#--------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40835/Y                          -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46379/SN                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46338/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.1   131    98     390    (-,-) 
  inst_DP_g39732__5526/Y                    -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  3.5    76    36     427    (-,-) 
  inst_DP_g39712/Y                          -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    33    21     447    (-,-) 
  inst_DP_g39664__5107/Y                    -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.3    56    22     469    (-,-) 
  inst_DP_g45913/Y                          -       A->Y    R     INVx1_ASAP7_75t_SL         2  3.3    36    23     492    (-,-) 
  inst_DP_g45405/Y                          -       A1->Y   F     AOI22xp5_ASAP7_75t_SL      1  2.1    51    16     508    (-,-) 
  inst_DP_g45342/Y                          -       B->Y    R     OAI21xp5_ASAP7_75t_SL      3  5.7    84    32     540    (-,-) 
  inst_DP_g45239/Y                          -       B2->Y   F     AOI22xp5_ASAP7_75t_SL      5  7.3   124    49     589    (-,-) 
  inst_DP_g45048/Y                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    37     626    (-,-) 
  inst_DP_inst_S15_inst_a1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     626    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 420: MET (380 ps) Setup Check with Pin inst_DP_inst_S15_inst_b1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S15_inst_b1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
         Data Path:-     506                  
             Slack:=     380                  

#--------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.0   114   114     404    (-,-) 
  inst_DP_g45637/Y                          -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    44     448    (-,-) 
  inst_DP_g45599/Y                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.6   100    56     504    (-,-) 
  inst_DP_g45411/Y                          -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    30     534    (-,-) 
  inst_DP_g45374/Y                          -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  3.4    52    22     556    (-,-) 
  inst_DP_g45236/Y                          -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      5  7.2   147    51     607    (-,-) 
  inst_DP_g45037/Y                          -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    56    19     626    (-,-) 
  inst_DP_inst_S15_inst_b1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     626    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 421: MET (384 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     492                  
             Slack:=     384                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  inst_DP_g39605__8246/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    38     445    (-,-) 
  inst_DP_g45538/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    78    34     479    (-,-) 
  inst_DP_g45457/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     511    (-,-) 
  inst_DP_g45346/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  6.1   134    62     574    (-,-) 
  inst_DP_g45229/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   124    39     612    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     612    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 422: MET (384 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      19                  
       Uncertainty:-      80                  
     Required Time:=    1021                  
      Launch Clock:-     120                  
         Data Path:-     518                  
             Slack:=     384                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40891/Y                                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL        2  5.4    78    43     238    (-,-) 
  g46387/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    67    68     306    (-,-) 
  g46329/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           2  3.8    76    74     380    (-,-) 
  inst_DP_g39728__5107/Y                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       1  2.5    54    32     412    (-,-) 
  inst_DP_g39582__9945/Y                                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  2.7    55    30     442    (-,-) 
  inst_DP_g39518__6131/Y                                  -       A2->Y   F     AO22x1_ASAP7_75t_SL         3  5.9    40    37     478    (-,-) 
  inst_DP_g45791/Y                                        -       B->Y    F     XNOR2xp5_ASAP7_75t_SL       2  3.1    40    29     508    (-,-) 
  inst_DP_g45510/Y                                        -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    51    28     535    (-,-) 
  inst_DP_g45423/Y                                        -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  5.1   101    34     569    (-,-) 
  inst_DP_g45240/Y                                        -       B2->Y   R     OAI22xp5_ASAP7_75t_SL       5  7.4   145    69     638    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/SI -       -       R     SDFHx1_ASAP7_75t_L          5    -     -     0     638    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 423: MET (384 ps) Setup Check with Pin inst_DP_inst_S11_inst_b1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_b1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     501                  
             Slack:=     384                  

#--------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                    -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     497    (-,-) 
  inst_DP_g39497__9945/Y                    -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     528    (-,-) 
  inst_DP_g39492__5115/Y                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     553    (-,-) 
  inst_DP_g39381__7482/Y                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.8   127    40     593    (-,-) 
  inst_DP_inst_S11_g4077/Y                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    60    28     621    (-,-) 
  inst_DP_inst_S11_inst_b1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     621    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 424: MET (384 ps) Setup Check with Pin inst_DP_inst_S11_inst_a1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S11_inst_a1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     501                  
             Slack:=     384                  

#--------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK   -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN    -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                    -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                    -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     497    (-,-) 
  inst_DP_g39497__9945/Y                    -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     528    (-,-) 
  inst_DP_g39492__5115/Y                    -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     553    (-,-) 
  inst_DP_g39380__5115/Y                    -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.7   136    40     593    (-,-) 
  inst_DP_inst_S11_g4075/Y                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    59    29     621    (-,-) 
  inst_DP_inst_S11_inst_a1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     621    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 425: MET (384 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     492                  
             Slack:=     384                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40850/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     232    (-,-) 
  g46390/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    64    63     295    (-,-) 
  g46337/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.0   129    96     391    (-,-) 
  inst_DP_g45719/Y                                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       3  6.1    98    50     442    (-,-) 
  inst_DP_g45565/Y                                        -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    65    35     477    (-,-) 
  inst_DP_g45470/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     507    (-,-) 
  inst_DP_g45348/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     562    (-,-) 
  inst_DP_g45178/Y                                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.4   125    49     612    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     612    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 426: MET (385 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     492                  
             Slack:=     385                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL           2  5.8   125    95     296    (-,-) 
  g46284/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL           4  5.8   108   102     399    (-,-) 
  inst_DP_g45707/Y                                          -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       3  6.2   121    54     452    (-,-) 
  inst_DP_g45532/Y                                          -       A->Y    R     XOR2xp5_ASAP7_75t_SL        2  3.1    64    36     488    (-,-) 
  inst_DP_g45460/Y                                          -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     518    (-,-) 
  inst_DP_g45389/Y                                          -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    56     573    (-,-) 
  inst_DP_g45177/Y                                          -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   124    38     612    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/SE   -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     612    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 427: MET (385 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     492                  
             Slack:=     385                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L          5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL           4  6.4   117   106     407    (-,-) 
  inst_DP_g39605__8246/Y                                   -       A2->Y   F     AO22x1_ASAP7_75t_SL         2  4.3    33    38     445    (-,-) 
  inst_DP_g45538/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL        3  4.7    78    34     479    (-,-) 
  inst_DP_g45457/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     511    (-,-) 
  inst_DP_g45346/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  6.1   134    62     574    (-,-) 
  inst_DP_g45234/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   114    39     612    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/SE  -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     612    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 428: MET (386 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     491                  
             Slack:=     386                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.8    66    79     199    (-,-) 
  inst_DP_g40850/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     232    (-,-) 
  g46390/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    64    63     295    (-,-) 
  g46337/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.0   129    96     391    (-,-) 
  inst_DP_g45719/Y                                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       3  6.1    98    50     442    (-,-) 
  inst_DP_g45565/Y                                        -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       2  3.1    65    35     477    (-,-) 
  inst_DP_g45470/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    30     507    (-,-) 
  inst_DP_g45348/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  5.2   119    55     562    (-,-) 
  inst_DP_g45232/Y                                        -       A2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   114    49     611    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     611    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 429: MET (389 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      23                  
       Uncertainty:-      80                  
     Required Time:=    1017                  
      Launch Clock:-     120                  
         Data Path:-     509                  
             Slack:=     389                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.4    64    77     197    (-,-) 
  inst_DP_g40845/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     230    (-,-) 
  g46380/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    63    63     293    (-,-) 
  g46322/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.1   130    97     391    (-,-) 
  inst_DP_g45703/Y                                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  4.3    83    41     431    (-,-) 
  inst_DP_g45579/Y                                        -       A->Y    R     XNOR2xp5_ASAP7_75t_SL       3  4.9    83    44     475    (-,-) 
  inst_DP_g45465/Y                                        -       B->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     507    (-,-) 
  inst_DP_g45392/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      3  6.2   136    63     570    (-,-) 
  inst_DP_g45365/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    41    15     585    (-,-) 
  inst_DP_g45225/Y                                        -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       4  6.1   135    43     629    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/SE -       -       R     SDFHx1_ASAP7_75t_L          4    -     -     0     629    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 430: MET (390 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     487                  
             Slack:=     390                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK                  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46395/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46222/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           4  6.1   103   104     392    (-,-) 
  inst_DP_g39197__6131/Y                                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    36     428    (-,-) 
  inst_DP_g39190__3680/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  3.5    85    46     474    (-,-) 
  inst_DP_g39189/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.0    41    26     500    (-,-) 
  inst_DP_g45834/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    51    27     527    (-,-) 
  inst_DP_g45615/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.4    90    42     569    (-,-) 
  inst_DP_g45307/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.4   125    38     607    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     607    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 431: MET (390 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     486                  
             Slack:=     390                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  6.6   109   110     398    (-,-) 
  inst_DP_g39730__4319/Y                                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    87    36     434    (-,-) 
  inst_DP_g39661__6417/Y                                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       3  4.7   102    56     491    (-,-) 
  inst_DP_g39657/Y                                        -       A->Y    R     INVx1_ASAP7_75t_SL          1  2.0    38    23     514    (-,-) 
  inst_DP_g45350/Y                                        -       B2->Y   F     OAI221xp5_ASAP7_75t_SL      2  3.5    64    32     545    (-,-) 
  inst_DP_g45331/Y                                        -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.9    41    26     572    (-,-) 
  inst_DP_g45231/Y                                        -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.5   126    34     606    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     606    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 432: MET (390 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     487                  
             Slack:=     390                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     229    (-,-) 
  g46388/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     289    (-,-) 
  g46334/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  7.0   146   111     400    (-,-) 
  inst_DP_g39737__1705/Y                                  -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  3.2    74    36     436    (-,-) 
  inst_DP_g39676__7098/Y                                  -       B->Y    R     NOR2xp33_ASAP7_75t_SL       3  4.8   105    58     494    (-,-) 
  inst_DP_g39660/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.0    34    14     508    (-,-) 
  inst_DP_g45494/Y                                        -       B2->Y   R     OAI221xp5_ASAP7_75t_SL      3  5.2   118    52     560    (-,-) 
  inst_DP_g45228/Y                                        -       B2->Y   F     AOI22xp5_ASAP7_75t_SL       4  6.1   115    47     607    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     607    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 433: MET (390 ps) Setup Check with Pin inst_DP_inst_S7_inst_b1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_b1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     495                  
             Slack:=     390                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46343/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.4   107   108     398    (-,-) 
  inst_DP_g39750__2346/Y                   -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.4   100    51     448    (-,-) 
  inst_DP_g39647__5115/Y                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  4.9    67    31     480    (-,-) 
  inst_DP_g39527__2346/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    46    26     505    (-,-) 
  inst_DP_g39445__7410/Y                   -       A2->Y   F     AOI22xp5_ASAP7_75t_SL      2  3.4    63    27     532    (-,-) 
  inst_DP_g39376__6131/Y                   -       B2->Y   R     OAI22xp5_ASAP7_75t_SL      5  7.8   149    62     594    (-,-) 
  inst_DP_inst_S7_g4075/Y                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    60    21     615    (-,-) 
  inst_DP_inst_S7_inst_b1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     615    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 434: MET (391 ps) Setup Check with Pin inst_DP_inst_S7_inst_a1reg_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S7_inst_a1reg_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
         Data Path:-     494                  
             Slack:=     391                  

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK  -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN   -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.6   109   110     398    (-,-) 
  inst_DP_g39730__4319/Y                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    36     434    (-,-) 
  inst_DP_g39661__6417/Y                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.7   102    56     491    (-,-) 
  inst_DP_g39439__6161/Y                   -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    30     521    (-,-) 
  inst_DP_g39435__1881/Y                   -       B->Y    R     OA21x2_ASAP7_75t_SL        3  5.2    24    25     546    (-,-) 
  inst_DP_g39375__7098/Y                   -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      5  7.7   136    40     586    (-,-) 
  inst_DP_inst_S7_g4073/Y                  -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.6    59    29     614    (-,-) 
  inst_DP_inst_S7_inst_a1reg_out_reg[0]/SE -       -       F     SDFHx1_ASAP7_75t_L         1    -     -     0     614    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 435: MET (391 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     485                  
             Slack:=     391                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK                  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46395/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46222/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           4  6.1   103   104     392    (-,-) 
  inst_DP_g39197__6131/Y                                   -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    36     428    (-,-) 
  inst_DP_g39190__3680/Y                                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  3.5    85    46     474    (-,-) 
  inst_DP_g39189/Y                                         -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.0    41    26     500    (-,-) 
  inst_DP_g45607/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    43    27     527    (-,-) 
  inst_DP_g45483/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.4    90    40     568    (-,-) 
  inst_DP_g45308/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.4   125    38     605    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     605    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 436: MET (392 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     485                  
             Slack:=     392                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46395/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46222/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  6.1   103   104     392    (-,-) 
  inst_DP_g39197__6131/Y                                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.2    86    36     428    (-,-) 
  inst_DP_g39190__3680/Y                                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL       2  3.5    85    46     474    (-,-) 
  inst_DP_g39189/Y                                        -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.0    41    26     500    (-,-) 
  inst_DP_g45607/Y                                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    43    27     527    (-,-) 
  inst_DP_g45483/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.4    90    40     568    (-,-) 
  inst_DP_g45310/Y                                        -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.4   115    38     605    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     605    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 437: MET (393 ps) Late External Delay Assertion at pin out_share1[53]
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[53]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     327                  
             Slack:=     393                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_612_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL          2  5.8   125    95     296    (-,-) 
  g46317/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    87    85     382    (-,-) 
  inst_DP_g39735__1617/Y                                    -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    55    33     415    (-,-) 
  inst_DP_g39575__6131/Y                                    -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    54    32     447    (-,-) 
  out_share1[53]                                            -       -       F     (port)                     -    -     -     0     447    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 438: MET (396 ps) Late External Delay Assertion at pin out_share1[37]
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[37]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     324                  
             Slack:=     396                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_628_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40891/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.4    78    43     238    (-,-) 
  g46387/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    67    68     306    (-,-) 
  g46329/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          2  3.8    76    74     380    (-,-) 
  inst_DP_g39728__5107/Y                  -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    54    32     412    (-,-) 
  inst_DP_g39582__9945/Y                  -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  2.7    60    32     444    (-,-) 
  out_share1[37]                          -       -       R     (port)                     -    -     -     0     444    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 439: MET (397 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     480                  
             Slack:=     397                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  6.6   109   110     398    (-,-) 
  inst_DP_g39733__6783/Y                                  -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.5    90    45     444    (-,-) 
  inst_DP_g39713/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    32    14     458    (-,-) 
  inst_DP_g39663__2398/Y                                  -       B->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.4    74    30     488    (-,-) 
  inst_DP_g45584/Y                                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     520    (-,-) 
  inst_DP_g45482/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.4    90    42     562    (-,-) 
  inst_DP_g45174/Y                                        -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.4   125    38     600    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     600    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 440: MET (397 ps) Late External Delay Assertion at pin out_share1[57]
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[57]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     323                  
             Slack:=     397                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_608_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.4    78    43     238    (-,-) 
  g46375/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    67    68     306    (-,-) 
  g46319/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         2  3.9    77    75     382    (-,-) 
  inst_DP_g39736__2802/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  2.6    56    30     411    (-,-) 
  inst_DP_g39569__1617/Y                   -       A->Y    R     XOR2xp5_ASAP7_75t_SL      2  2.9    60    32     443    (-,-) 
  out_share1[57]                           -       -       R     (port)                    -    -     -     0     443    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 441: MET (397 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     480                  
             Slack:=     397                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL           4  6.6   109   110     398    (-,-) 
  inst_DP_g39733__6783/Y                                  -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.5    90    45     444    (-,-) 
  inst_DP_g39713/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    32    14     458    (-,-) 
  inst_DP_g39663__2398/Y                                  -       B->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.4    74    30     488    (-,-) 
  inst_DP_g45584/Y                                        -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     520    (-,-) 
  inst_DP_g45482/Y                                        -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.4    90    42     562    (-,-) 
  inst_DP_g45179/Y                                        -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.5   116    38     600    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     600    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 442: MET (398 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     479                  
             Slack:=     398                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           4  6.6   109   110     398    (-,-) 
  inst_DP_g39733__6783/Y                                   -       B2->Y   R     AOI22xp5_ASAP7_75t_SL       2  3.5    90    45     444    (-,-) 
  inst_DP_g39713/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.1    32    14     458    (-,-) 
  inst_DP_g39663__2398/Y                                   -       B->Y    R     NAND2xp5_ASAP7_75t_SL       3  4.4    74    30     488    (-,-) 
  inst_DP_g45838/Y                                         -       A->Y    F     NOR2xp33_ASAP7_75t_SL       1  2.0    52    32     520    (-,-) 
  inst_DP_g45614/Y                                         -       C->Y    R     AOI221xp5_ASAP7_75t_SL      2  3.4    90    42     562    (-,-) 
  inst_DP_g45180/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL       4  6.3   114    37     599    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     599    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 443: MET (406 ps) Late External Delay Assertion at pin out_share1[9]
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     314                  
             Slack:=     406                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_656_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.4    64    77     197    (-,-) 
  inst_DP_g40845/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     230    (-,-) 
  g46380/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     290    (-,-) 
  g46322/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     394    (-,-) 
  inst_DP_g39571__1705/Y                  -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.9    58    40     434    (-,-) 
  out_share1[9]                           -       -       F     (port)                     -    -     -     0     434    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 444: MET (406 ps) Late External Delay Assertion at pin out_share1[49]
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[49]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     314                  
             Slack:=     406                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_616_1 

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40835/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46379/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46338/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     394    (-,-) 
  inst_DP_g39568__3680/Y                   -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.9    58    40     434    (-,-) 
  out_share1[49]                           -       -       F     (port)                     -    -     -     0     434    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 445: MET (406 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
         Data Path:-     492                  
             Slack:=     406                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                                  -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                                  -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     497    (-,-) 
  inst_DP_g39494__4733/Y                                  -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     528    (-,-) 
  inst_DP_g39490__6131/Y                                  -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    67    30     558    (-,-) 
  inst_DP_g45227/Y                                        -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      4  6.3   131    54     612    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/SE -       -       R     SDFHx1_ASAP7_75t_L         4    -     -     0     612    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 446: MET (406 ps) Late External Delay Assertion at pin out_share1[5]
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     314                  
             Slack:=     406                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_660_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40850/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     232    (-,-) 
  g46390/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     292    (-,-) 
  g46337/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.0   102   103     395    (-,-) 
  inst_DP_g39592__5107/Y                  -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.7    56    39     434    (-,-) 
  out_share1[5]                           -       -       F     (port)                     -    -     -     0     434    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 447: MET (408 ps) Late External Delay Assertion at pin out_share1[1]
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     312                  
             Slack:=     408                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_664_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46395/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46222/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     392    (-,-) 
  inst_DP_g39198__1881/Y                  -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  2.9    58    40     432    (-,-) 
  out_share1[1]                           -       -       F     (port)                     -    -     -     0     432    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 448: MET (409 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      43                  
       Uncertainty:-      80                  
     Required Time:=     997                  
      Launch Clock:-     120                  
         Data Path:-     468                  
             Slack:=     409                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.4   117   106     407    (-,-) 
  inst_DP_g45699/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  4.2    98    51     458    (-,-) 
  inst_DP_g45571/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      3  5.2    69    33     491    (-,-) 
  inst_DP_g45449/Y                                         -       A->Y    F     XOR2xp5_ASAP7_75t_SL       1  2.1    54    23     514    (-,-) 
  inst_DP_g45296/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.4    72    31     544    (-,-) 
  inst_DP_g45175/Y                                         -       A2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.4   115    44     588    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/SE  -       -       F     SDFHx1_ASAP7_75t_L         4    -     -     0     588    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 449: MET (409 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
         Data Path:-     506                  
             Slack:=     409                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK                -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN                 -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                                       -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    54    33     229    (-,-) 
  g46388/SN                                              -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     289    (-,-) 
  g46334/SN                                              -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.0   114   114     404    (-,-) 
  inst_DP_g39737__1705/Y                                 -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    37     440    (-,-) 
  inst_DP_g39676__7098/Y                                 -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.8   103    57     497    (-,-) 
  inst_DP_g39494__4733/Y                                 -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    31     528    (-,-) 
  inst_DP_g39490__6131/Y                                 -       B->Y    F     OAI21xp5_ASAP7_75t_SL      3  5.1    67    30     558    (-,-) 
  inst_DP_g39158__2802/Y                                 -       B2->Y   F     AO22x1_ASAP7_75t_SL        4  6.2    43    42     600    (-,-) 
  inst_DP_g39143__7410/Y                                 -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  2.1    42    26     626    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[2]/D -       -       R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     626    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 450: MET (411 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      42                  
       Uncertainty:-      80                  
     Required Time:=     998                  
      Launch Clock:-     120                  
         Data Path:-     466                  
             Slack:=     411                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    53    33     228    (-,-) 
  g46370/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           1  3.1    78    60     288    (-,-) 
  g46342/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.6   139   106     394    (-,-) 
  inst_DP_g39730__4319/Y                                  -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  3.2    74    35     430    (-,-) 
  inst_DP_g39661__6417/Y                                  -       B->Y    R     NOR2xp33_ASAP7_75t_SL       3  4.7   103    57     486    (-,-) 
  inst_DP_g39657/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL          1  2.0    34    14     500    (-,-) 
  inst_DP_g45350/Y                                        -       B2->Y   R     OAI221xp5_ASAP7_75t_SL      2  3.5    89    39     540    (-,-) 
  inst_DP_g45226/Y                                        -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       4  6.3   112    47     586    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     586    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 451: MET (412 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      44                  
       Uncertainty:-      80                  
     Required Time:=     996                  
      Launch Clock:-     120                  
         Data Path:-     464                  
             Slack:=     412                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK                 -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46381/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          1  3.1    65    63     293    (-,-) 
  g46343/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          4  6.4   136   101     394    (-,-) 
  inst_DP_g39743__5115/Y                                   -       A2->Y   R     AO22x1_ASAP7_75t_SL        2  4.4    38    40     434    (-,-) 
  inst_DP_g45810/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  3.5    54    32     466    (-,-) 
  inst_DP_g45722/Y                                         -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.7    32    19     485    (-,-) 
  inst_DP_g45519/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.1    33    24     509    (-,-) 
  inst_DP_g45422/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      3  5.2    92    38     546    (-,-) 
  inst_DP_g45176/Y                                         -       B2->Y   F     OAI22xp5_ASAP7_75t_SL      4  6.4   125    38     584    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L         4    -     -     0     584    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 452: MET (415 ps) Late External Delay Assertion at pin out_share1[29]
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[29]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     305                  
             Slack:=     415                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_636_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         3  5.0    47    69     189    (-,-) 
  inst_DP_inst_S7_g2794/Y                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.5    77    43     232    (-,-) 
  inst_DP_inst_S7_g2761/Y                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  6.6    96    52     284    (-,-) 
  g46550/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.6    72    78     362    (-,-) 
  inst_DP_g40857/Y                            -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    54    31     393    (-,-) 
  inst_DP_g40181/Y                            -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  2.7    61    32     425    (-,-) 
  out_share1[29]                              -       -       R     (port)                     -    -     -     0     425    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 453: MET (421 ps) Late External Delay Assertion at pin out_share1[61]
          Group: clk
     Startpoint: (R) inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[61]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     299                  
             Slack:=     421                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_604_1 

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         3  5.0    41    67     187    (-,-) 
  inst_DP_g40904/Y                             -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    36     224    (-,-) 
  inst_DP_g40405/Y                             -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  6.6    94    52     275    (-,-) 
  g46287/SN                                    -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    77    81     356    (-,-) 
  inst_DP_g39613__6161/Y                       -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    45    32     388    (-,-) 
  inst_DP_g39529__7410/Y                       -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  2.9    63    31     419    (-,-) 
  out_share1[61]                               -       -       R     (port)                     -    -     -     0     419    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 454: MET (422 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      29                  
       Uncertainty:-      80                  
     Required Time:=    1011                  
      Launch Clock:-     120                  
         Data Path:-     469                  
             Slack:=     422                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK                  -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/QN                   -       CLK->QN R     SDFHx1_ASAP7_75t_L          4  7.4    64    77     197    (-,-) 
  inst_DP_g40845/Y                                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL        1  3.1    54    33     230    (-,-) 
  g46380/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL           1  3.1    63    63     293    (-,-) 
  g46322/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL           4  6.1   130    97     391    (-,-) 
  inst_DP_g45703/Y                                         -       A2->Y   F     AOI22xp5_ASAP7_75t_SL       2  4.3    83    41     431    (-,-) 
  inst_DP_g45579/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL       3  4.9    67    45     477    (-,-) 
  inst_DP_g45465/Y                                         -       B->Y    R     NOR2xp33_ASAP7_75t_SL       1  2.0    54    32     508    (-,-) 
  inst_DP_g45392/Y                                         -       C->Y    F     AOI221xp5_ASAP7_75t_SL      3  6.2   115    38     547    (-,-) 
  inst_DP_g45235/Y                                         -       A2->Y   F     OA22x2_ASAP7_75t_SL         4  6.1    30    42     589    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_L          4    -     -     0     589    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------



Path 455: MET (424 ps) Late External Delay Assertion at pin out_share1[45]
          Group: clk
     Startpoint: (R) inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[45]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     296                  
             Slack:=     424                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_620_1 

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         3  5.0    47    69     189    (-,-) 
  inst_DP_inst_S11_g2795/Y                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.5    77    43     232    (-,-) 
  inst_DP_inst_S11_g2763/Y                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL       2  5.5    83    46     278    (-,-) 
  g46575/SN                                    -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.6    71    76     354    (-,-) 
  inst_DP_g40875/Y                             -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    54    31     385    (-,-) 
  inst_DP_g40157/Y                             -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  2.7    60    32     416    (-,-) 
  out_share1[45]                               -       -       R     (port)                     -    -     -     0     416    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 456: MET (426 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
         Data Path:-     472                  
             Slack:=     426                  

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK                 -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  7.8    66    79     199    (-,-) 
  inst_DP_g40835/Y                                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    31     230    (-,-) 
  g46379/SN                                                -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    79    60     290    (-,-) 
  g46338/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1   103   104     394    (-,-) 
  inst_DP_g45652/Y                                         -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.2    87    43     437    (-,-) 
  inst_DP_g45605/Y                                         -       B->Y    F     NOR2xp33_ASAP7_75t_SL      3  4.7   102    56     493    (-,-) 
  inst_DP_g45407/Y                                         -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    55    30     524    (-,-) 
  inst_DP_g45375/Y                                         -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  3.5    54    23     547    (-,-) 
  inst_DP_g45224/Y                                         -       A2->Y   R     AOI22xp5_ASAP7_75t_SL      4  6.0   128    45     592    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/SE -       -       R     SDFHx1_ASAP7_75t_L         4    -     -     0     592    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 457: MET (428 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/CLK->SE
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      28                  
       Uncertainty:-      80                  
     Required Time:=    1012                  
      Launch Clock:-     120                  
         Data Path:-     465                  
             Slack:=     428                  

#----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK                 -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN                  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    53    33     228    (-,-) 
  g46370/SN                                               -       CI->SN  R     FAx1_ASAP7_75t_SL          1  3.1    78    60     288    (-,-) 
  g46342/SN                                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.6   109   110     398    (-,-) 
  inst_DP_g39733__6783/Y                                  -       B2->Y   R     AOI22xp5_ASAP7_75t_SL      2  3.5    90    45     444    (-,-) 
  inst_DP_g39713/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL         1  2.1    32    14     458    (-,-) 
  inst_DP_g39663__2398/Y                                  -       B->Y    R     NAND2xp5_ASAP7_75t_SL      3  4.4    74    30     488    (-,-) 
  inst_DP_g39659/Y                                        -       A->Y    F     INVx1_ASAP7_75t_SL         1  2.1    29    14     502    (-,-) 
  inst_DP_g39495__6161/Y                                  -       A1->Y   R     AOI22xp5_ASAP7_75t_SL      1  2.1    54    21     523    (-,-) 
  inst_DP_g39491__1881/Y                                  -       B->Y    F     OAI21xp5_ASAP7_75t_SL      2  3.3    49    22     545    (-,-) 
  inst_DP_g39377__1881/Y                                  -       B2->Y   F     AO22x1_ASAP7_75t_SL        4  6.3    44    40     585    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/SE -       -       F     SDFHx1_ASAP7_75t_SL        4    -     -     0     585    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 458: MET (431 ps) Late External Delay Assertion at pin out_share1[13]
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     289                  
             Slack:=     431                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_652_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         3  5.0    41    67     187    (-,-) 
  inst_DP_g40890/Y                            -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    36     224    (-,-) 
  inst_DP_g40406/Y                            -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    82    46     270    (-,-) 
  g46281/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL          2  3.8    74    78     348    (-,-) 
  inst_DP_g39595__6260/Y                      -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    45    32     379    (-,-) 
  inst_DP_g39501__7410/Y                      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  2.7    61    30     409    (-,-) 
  out_share1[13]                              -       -       R     (port)                     -    -     -     0     409    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 459: MET (433 ps) Late External Delay Assertion at pin out_share1[27]
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[27]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     287                  
             Slack:=     433                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_638_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      5  8.9    74    82     202    (-,-) 
  g46393/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       2  6.2   102    99     301    (-,-) 
  g46282/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       4  6.4   117   106     407    (-,-) 
  out_share1[27]                                           -       -       F     (port)                  -    -     -     0     407    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 460: MET (434 ps) Late External Delay Assertion at pin out_share1[23]
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[23]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     286                  
             Slack:=     434                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_642_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      5  8.8    73    82     202    (-,-) 
  g46392/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       2  6.2   102    99     301    (-,-) 
  g46283/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       4  6.4   117   106     406    (-,-) 
  out_share1[23]                                           -       -       F     (port)                  -    -     -     0     406    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 461: MET (436 ps) Late External Delay Assertion at pin out_share1[35]
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[35]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     284                  
             Slack:=     436                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_630_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.1    61    76     196    (-,-) 
  inst_DP_g40856/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    54    33     229    (-,-) 
  g46388/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    78    60     289    (-,-) 
  g46334/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         4  7.0   114   114     404    (-,-) 
  out_share1[35]                          -       -       F     (port)                    -    -     -     0     404    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 462: MET (441 ps) Late External Delay Assertion at pin out_share1[55]
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[55]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     279                  
             Slack:=     441                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_610_1 

#---------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      5  8.5    71    81     201    (-,-) 
  g46391/SN                                                 -       CI->SN  R     FAx1_ASAP7_75t_SL       2  5.8   125    95     296    (-,-) 
  g46284/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL       4  5.8   108   102     399    (-,-) 
  out_share1[55]                                            -       -       F     (port)                  -    -     -     0     399    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 463: MET (442 ps) Late External Delay Assertion at pin out_share1[19]
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[19]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     278                  
             Slack:=     442                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_646_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40859/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    53    33     228    (-,-) 
  g46370/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    78    60     288    (-,-) 
  g46342/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.6   109   110     398    (-,-) 
  out_share1[19]                          -       -       F     (port)                    -    -     -     0     398    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 464: MET (442 ps) Late External Delay Assertion at pin out_share1[43]
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[43]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     278                  
             Slack:=     442                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_622_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.8    66    79     199    (-,-) 
  inst_DP_g40852/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    53    31     230    (-,-) 
  g46381/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    79    60     290    (-,-) 
  g46343/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.4   107   108     398    (-,-) 
  out_share1[43]                           -       -       F     (port)                    -    -     -     0     398    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 465: MET (445 ps) Late External Delay Assertion at pin out_share1[7]
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     275                  
             Slack:=     445                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_658_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.8    66    79     199    (-,-) 
  inst_DP_g40850/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    54    33     232    (-,-) 
  g46390/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    79    60     292    (-,-) 
  g46337/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.0   102   103     395    (-,-) 
  out_share1[7]                           -       -       F     (port)                    -    -     -     0     395    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 466: MET (446 ps) Late External Delay Assertion at pin out_share1[11]
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     274                  
             Slack:=     446                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_654_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.4    64    77     197    (-,-) 
  inst_DP_g40845/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    54    33     230    (-,-) 
  g46380/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    78    60     290    (-,-) 
  g46322/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.1   103   104     394    (-,-) 
  out_share1[11]                          -       -       F     (port)                    -    -     -     0     394    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 467: MET (446 ps) Late External Delay Assertion at pin out_share1[51]
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[51]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     274                  
             Slack:=     446                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_614_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.8    66    79     199    (-,-) 
  inst_DP_g40835/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    53    31     230    (-,-) 
  g46379/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    79    60     290    (-,-) 
  g46338/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.1   103   104     394    (-,-) 
  out_share1[51]                           -       -       F     (port)                    -    -     -     0     394    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 468: MET (448 ps) Late External Delay Assertion at pin out_share1[3]
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     272                  
             Slack:=     448                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_662_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.8    59    75     195    (-,-) 
  inst_DP_g40849/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    53    33     228    (-,-) 
  g46395/SN                               -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    78    60     288    (-,-) 
  g46222/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.1   103   104     392    (-,-) 
  out_share1[3]                           -       -       F     (port)                    -    -     -     0     392    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 469: MET (451 ps) Late External Delay Assertion at pin out_share1[59]
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[59]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     269                  
             Slack:=     451                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_606_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.8    59    75     195    (-,-) 
  inst_DP_g40863/Y                         -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    53    33     228    (-,-) 
  g46408/SN                                -       CI->SN  R     FAx1_ASAP7_75t_SL         1  3.1    79    60     288    (-,-) 
  g46362/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         4  5.8   100   101     389    (-,-) 
  out_share1[59]                           -       -       F     (port)                    -    -     -     0     389    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 470: MET (452 ps) Late External Delay Assertion at pin out_share1[2]
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     268                  
             Slack:=     452                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_663_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40899/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.8    82    45     240    (-,-) 
  g46396/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    68    69     309    (-,-) 
  g46348/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         3  4.2    81    79     388    (-,-) 
  out_share1[2]                           -       -       F     (port)                    -    -     -     0     388    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 471: MET (453 ps) Late External Delay Assertion at pin out_share1[10]
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     267                  
             Slack:=     453                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_655_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40895/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.8    82    45     240    (-,-) 
  g46368/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    68    69     309    (-,-) 
  g46311/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         3  4.1    80    78     387    (-,-) 
  out_share1[10]                          -       -       F     (port)                    -    -     -     0     387    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 472: MET (453 ps) Late External Delay Assertion at pin out_share1[54]
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[54]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     267                  
             Slack:=     453                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_611_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40893/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.8    82    45     240    (-,-) 
  g46377/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    68    69     309    (-,-) 
  g46316/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         3  4.1    80    78     387    (-,-) 
  out_share1[54]                           -       -       F     (port)                    -    -     -     0     387    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 473: MET (455 ps) Late External Delay Assertion at pin out_share1[46]
          Group: clk
     Startpoint: (R) inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[46]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     265                  
             Slack:=     455                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_619_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        3  5.0    47    69     189    (-,-) 
  inst_DP_inst_S11_g2795/Y                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.5    77    43     232    (-,-) 
  inst_DP_inst_S11_g2763/Y                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.5    83    46     278    (-,-) 
  inst_DP_inst_S11_g2743/Y                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    57    34     312    (-,-) 
  g46576/SN                                    -       CI->SN  F     FAx1_ASAP7_75t_SL         3  3.9    71    73     385    (-,-) 
  out_share1[46]                               -       -       F     (port)                    -    -     -     0     385    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 474: MET (456 ps) Late External Delay Assertion at pin out_share1[22]
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[22]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     264                  
             Slack:=     456                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_643_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40896/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.4    78    43     238    (-,-) 
  g46371/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    67    68     306    (-,-) 
  g46355/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         3  4.1    79    78     384    (-,-) 
  out_share1[22]                          -       -       F     (port)                    -    -     -     0     384    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 475: MET (456 ps) Late External Delay Assertion at pin out_share1[58]
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[58]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     264                  
             Slack:=     456                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_607_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40901/Y                         -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.4    78    43     238    (-,-) 
  g46374/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    67    68     306    (-,-) 
  g46346/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL         3  4.1    79    78     384    (-,-) 
  out_share1[58]                           -       -       F     (port)                    -    -     -     0     384    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 476: MET (457 ps) Late External Delay Assertion at pin out_share1[38]
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[38]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     263                  
             Slack:=     457                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_627_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  6.9    60    76     196    (-,-) 
  inst_DP_g40891/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.4    78    43     238    (-,-) 
  g46384/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         1  3.1    67    68     306    (-,-) 
  g46314/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         3  4.0    78    76     383    (-,-) 
  out_share1[38]                          -       -       F     (port)                    -    -     -     0     383    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 477: MET (460 ps) Late External Delay Assertion at pin out_share1[14]
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     260                  
             Slack:=     460                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_651_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         3  5.0    41    67     187    (-,-) 
  inst_DP_g40890/Y                            -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    36     224    (-,-) 
  inst_DP_g40406/Y                            -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  5.5    82    46     270    (-,-) 
  inst_DP_g39904__7482/Y                      -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  3.1    56    34     304    (-,-) 
  g46279/SN                                   -       CI->SN  F     FAx1_ASAP7_75t_SL          3  4.2    75    76     380    (-,-) 
  out_share1[14]                              -       -       F     (port)                     -    -     -     0     380    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 478: MET (470 ps) Late External Delay Assertion at pin out_share1[32]
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[32]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     250                  
             Slack:=     470                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_633_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_qb3_out_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L      5  8.7    72    80     200    (-,-) 
  inst_DP_g40763/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL      1  2.6    48    29     229    (-,-) 
  inst_DP_g40178/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    52    30     260    (-,-) 
  g46341/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         4  7.2   111   110     370    (-,-) 
  out_share1[32]                          -       -       F     (port)                    -    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 479: MET (470 ps) Late External Delay Assertion at pin out_share1[16]
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[16]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     250                  
             Slack:=     470                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_649_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_qb3_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         5  8.6    61    79     199    (-,-) 
  inst_DP_g40751/Y                        -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    33     231    (-,-) 
  inst_DP_g40182/Y                        -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.1    42    32     263    (-,-) 
  g46344/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.1   110   107     370    (-,-) 
  out_share1[16]                          -       -       F     (port)                     -    -     -     0     370    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 480: MET (473 ps) Late External Delay Assertion at pin out_share1[30]
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[30]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     247                  
             Slack:=     473                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_635_1 

#---------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        3  5.0    47    69     189    (-,-) 
  inst_DP_inst_S7_g2794/Y                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  5.5    77    43     232    (-,-) 
  inst_DP_inst_S7_g2761/Y                     -       A->Y    R     XOR2xp5_ASAP7_75t_SL      2  6.6    96    52     284    (-,-) 
  g46551/SN                                   -       B->SN   F     FAx1_ASAP7_75t_SL         3  4.0    77    83     367    (-,-) 
  out_share1[30]                              -       -       F     (port)                    -    -     -     0     367    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 481: MET (475 ps) Late External Delay Assertion at pin out_share1[63]
          Group: clk
     Startpoint: (R) inst_DP_inst_S15_inst_a1reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[63]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     245                  
             Slack:=     475                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_602_1 

#--------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S15_inst_a1reg_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S15_inst_a1reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        6  9.8    80    86     206    (-,-) 
  inst_DP_g40825/Y                           -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  2.6    52    32     237    (-,-) 
  inst_DP_g40355/Y                           -       B->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    54    31     268    (-,-) 
  g46360/SN                                  -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.0   100    97     365    (-,-) 
  out_share1[63]                             -       -       F     (port)                    -    -     -     0     365    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------



Path 482: MET (479 ps) Late External Delay Assertion at pin out_share1[15]
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     241                  
             Slack:=     479                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_650_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.2    48    71     191    (-,-) 
  inst_DP_g40889/Y                            -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      2  5.3    60    39     231    (-,-) 
  inst_DP_g40352/Y                            -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.5    51    36     267    (-,-) 
  g46324/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.1    99    94     361    (-,-) 
  out_share1[15]                              -       -       F     (port)                     -    -     -     0     361    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 483: MET (482 ps) Late External Delay Assertion at pin out_share1[62]
          Group: clk
     Startpoint: (R) inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[62]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     238                  
             Slack:=     482                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_603_1 

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         3  5.0    41    67     187    (-,-) 
  inst_DP_g40904/Y                             -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    36     224    (-,-) 
  inst_DP_g40405/Y                             -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      2  6.6    94    52     275    (-,-) 
  g46285/SN                                    -       B->SN   F     FAx1_ASAP7_75t_SL          3  4.0    77    83     358    (-,-) 
  out_share1[62]                               -       -       F     (port)                     -    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 484: MET (482 ps) Late External Delay Assertion at pin out_share1[39]
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[39]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     238                  
             Slack:=     482                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_626_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         6  9.8    68    82     202    (-,-) 
  inst_DP_g40811/Y                                         -       B->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.6    42    31     233    (-,-) 
  inst_DP_g40280/Y                                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.1    42    32     265    (-,-) 
  g46332/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  5.9    95    93     358    (-,-) 
  out_share1[39]                                           -       -       F     (port)                     -    -     -     0     358    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 485: MET (482 ps) Late External Delay Assertion at pin out_share1[31]
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[31]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     238                  
             Slack:=     482                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_634_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.5    57    74     194    (-,-) 
  inst_DP_inst_S7_g2792/Y                     -       B->Y    F     XOR2xp5_ASAP7_75t_SL       2  4.9    61    34     229    (-,-) 
  inst_DP_inst_S7_g2754/Y                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.5    49    36     265    (-,-) 
  g46554/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL          4  6.0    99    93     358    (-,-) 
  out_share1[31]                              -       -       F     (port)                     -    -     -     0     358    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 486: MET (484 ps) Late External Delay Assertion at pin out_share1[47]
          Group: clk
     Startpoint: (R) inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[47]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     236                  
             Slack:=     484                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_618_1 

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L         4  6.5    57    74     194    (-,-) 
  inst_DP_inst_S11_g2793/Y                     -       B->Y    F     XOR2xp5_ASAP7_75t_SL       2  4.9    61    34     229    (-,-) 
  inst_DP_inst_S11_g2756/Y                     -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  3.5    49    36     265    (-,-) 
  g46579/SN                                    -       A->SN   F     FAx1_ASAP7_75t_SL          4  5.8    97    90     356    (-,-) 
  out_share1[47]                               -       -       F     (port)                     -    -     -     0     356    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 487: MET (485 ps) Late External Delay Assertion at pin out_share1[50]
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[50]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     235                  
             Slack:=     485                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_615_1 

#---------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      6 11.4    92    91     211    (-,-) 
  g46373/SN                                                 -       A->SN   F     FAx1_ASAP7_75t_SL       1  3.1    69    65     276    (-,-) 
  g46309/SN                                                 -       CI->SN  F     FAx1_ASAP7_75t_SL       3  4.2    81    79     355    (-,-) 
  out_share1[50]                                            -       -       F     (port)                  -    -     -     0     355    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 488: MET (486 ps) Late External Delay Assertion at pin out_share1[18]
          Group: clk
     Startpoint: (R) inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[18]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     234                  
             Slack:=     486                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_647_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      6 11.1    90    90     210    (-,-) 
  g46369/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       1  3.1    69    65     275    (-,-) 
  g46326/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL       3  4.2    81    79     354    (-,-) 
  out_share1[18]                                           -       -       F     (port)                  -    -     -     0     354    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 489: MET (486 ps) Late External Delay Assertion at pin out_share1[8]
          Group: clk
     Startpoint: (R) inst_DP_inst_S2_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     234                  
             Slack:=     486                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_657_1 

#-----------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S2_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S2_inst_qb1_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        4  7.0    61    76     196    (-,-) 
  inst_DP_g40743/Y                        -       A->Y    R     XOR2xp5_ASAP7_75t_SL      1  2.6    48    30     226    (-,-) 
  inst_DP_g40122/Y                        -       B->Y    R     XOR2xp5_ASAP7_75t_SL      1  3.1    54    30     257    (-,-) 
  g46340/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL         4  6.0    96    97     354    (-,-) 
  out_share1[8]                           -       -       F     (port)                    -    -     -     0     354    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 490: MET (487 ps) Late External Delay Assertion at pin out_share1[34]
          Group: clk
     Startpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[34]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     233                  
             Slack:=     487                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_631_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L      6 10.9    88    89     209    (-,-) 
  g46397/SN                                                -       A->SN   F     FAx1_ASAP7_75t_SL       1  3.1    68    65     274    (-,-) 
  g46331/SN                                                -       CI->SN  F     FAx1_ASAP7_75t_SL       3  4.2    81    79     353    (-,-) 
  out_share1[34]                                           -       -       F     (port)                  -    -     -     0     353    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 491: MET (494 ps) Late External Delay Assertion at pin out_share1[6]
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     226                  
             Slack:=     494                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_659_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb3_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.9    52    74     194    (-,-) 
  inst_DP_g40894/Y                        -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  5.2    61    42     235    (-,-) 
  inst_DP_g41342/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    58    35     270    (-,-) 
  g46310/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          3  4.1    76    76     346    (-,-) 
  out_share1[6]                           -       -       F     (port)                     -    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 492: MET (494 ps) Late External Delay Assertion at pin out_share1[42]
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[42]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     226                  
             Slack:=     494                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_623_1 

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb3_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.9    52    74     194    (-,-) 
  inst_DP_g40892/Y                         -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  5.2    61    42     235    (-,-) 
  inst_DP_g41341/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    58    35     270    (-,-) 
  g46323/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          3  4.1    74    76     346    (-,-) 
  out_share1[42]                           -       -       F     (port)                     -    -     -     0     346    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 493: MET (495 ps) Late External Delay Assertion at pin out_share1[26]
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_qb3_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[26]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     225                  
             Slack:=     495                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_639_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_qb3_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_qb3_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.9    52    74     194    (-,-) 
  inst_DP_g40897/Y                        -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.8    58    40     234    (-,-) 
  inst_DP_g41343/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    57    35     268    (-,-) 
  g46312/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          3  4.2    75    76     345    (-,-) 
  out_share1[26]                          -       -       F     (port)                     -    -     -     0     345    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 494: MET (500 ps) Late External Delay Assertion at pin out_share1[24]
          Group: clk
     Startpoint: (R) inst_DP_inst_S6_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[24]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     220                  
             Slack:=     500                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_641_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S6_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S6_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  7.4    54    75     195    (-,-) 
  inst_DP_g40762/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    56    34     229    (-,-) 
  g46330/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.2   112   111     340    (-,-) 
  out_share1[24]                          -       -       F     (port)                     -    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 495: MET (501 ps) Late External Delay Assertion at pin out_share1[20]
          Group: clk
     Startpoint: (R) inst_DP_inst_S5_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[20]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     219                  
             Slack:=     501                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_645_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S5_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S5_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  7.4    54    75     195    (-,-) 
  inst_DP_g40760/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    56    34     229    (-,-) 
  g46335/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  7.1   111   110     339    (-,-) 
  out_share1[20]                          -       -       F     (port)                     -    -     -     0     339    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 496: MET (506 ps) Late External Delay Assertion at pin out_share1[40]
          Group: clk
     Startpoint: (R) inst_DP_inst_S10_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[40]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     214                  
             Slack:=     506                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_625_1 

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S10_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S10_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.9    52    74     194    (-,-) 
  inst_DP_g40715/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    55    33     227    (-,-) 
  g46361/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.9   108   108     334    (-,-) 
  out_share1[40]                           -       -       F     (port)                     -    -     -     0     334    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 497: MET (506 ps) Late External Delay Assertion at pin out_share1[28]
          Group: clk
     Startpoint: (R) inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[28]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     214                  
             Slack:=     506                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_637_1 

#---------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        3  5.0    47    69     189    (-,-) 
  inst_DP_inst_S7_g2793/Y                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  6.4    87    47     236    (-,-) 
  g46555/SN                                   -       A->SN   F     FAx1_ASAP7_75t_SL         4  5.9   101    98     334    (-,-) 
  out_share1[28]                              -       -       F     (port)                    -    -     -     0     334    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------



Path 498: MET (506 ps) Late External Delay Assertion at pin out_share1[44]
          Group: clk
     Startpoint: (R) inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[44]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     214                  
             Slack:=     506                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_621_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/CLK -       -       R     (arrival)               381    -   100     -     120    (-,-) 
  inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/QN  -       CLK->QN R     SDFHx1_ASAP7_75t_L        3  5.0    47    69     189    (-,-) 
  inst_DP_inst_S11_g2794/Y                     -       B->Y    R     XOR2xp5_ASAP7_75t_SL      2  6.4    87    47     236    (-,-) 
  g46580/SN                                    -       A->SN   F     FAx1_ASAP7_75t_SL         4  5.9   101    98     334    (-,-) 
  out_share1[44]                               -       -       F     (port)                    -    -     -     0     334    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 499: MET (513 ps) Late External Delay Assertion at pin out_share1[52]
          Group: clk
     Startpoint: (R) inst_DP_inst_S13_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[52]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     207                  
             Slack:=     513                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_613_1 

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S13_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S13_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  7.5    55    75     195    (-,-) 
  inst_DP_g40720/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    56    34     229    (-,-) 
  g46333/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.0    97    98     327    (-,-) 
  out_share1[52]                           -       -       F     (port)                     -    -     -     0     327    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 500: MET (515 ps) Late External Delay Assertion at pin out_share1[0]
          Group: clk
     Startpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     205                  
             Slack:=     515                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_665_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.9    52    74     194    (-,-) 
  inst_DP_g40757/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    55    33     227    (-,-) 
  g46359/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1    98    98     325    (-,-) 
  out_share1[0]                           -       -       F     (port)                     -    -     -     0     325    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 501: MET (515 ps) Late External Delay Assertion at pin out_share1[48]
          Group: clk
     Startpoint: (R) inst_DP_inst_S12_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[48]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     205                  
             Slack:=     515                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_617_1 

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S12_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S12_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.9    52    74     194    (-,-) 
  inst_DP_g40717/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    55    33     227    (-,-) 
  g46320/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.1    98    98     325    (-,-) 
  out_share1[48]                           -       -       F     (port)                     -    -     -     0     325    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 502: MET (516 ps) Late External Delay Assertion at pin out_share1[4]
          Group: clk
     Startpoint: (R) inst_DP_inst_S1_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     204                  
             Slack:=     516                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_661_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S1_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S1_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.8    51    73     193    (-,-) 
  inst_DP_g40742/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    55    33     226    (-,-) 
  g46358/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.0    97    97     324    (-,-) 
  out_share1[4]                           -       -       F     (port)                     -    -     -     0     324    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 503: MET (516 ps) Late External Delay Assertion at pin out_share1[36]
          Group: clk
     Startpoint: (R) inst_DP_inst_S9_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[36]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     204                  
             Slack:=     516                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_629_1 

#------------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S9_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S9_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.8    51    73     193    (-,-) 
  inst_DP_g40754/Y                        -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    55    33     226    (-,-) 
  g46336/SN                               -       CI->SN  F     FAx1_ASAP7_75t_SL          4  6.0    97    97     324    (-,-) 
  out_share1[36]                          -       -       F     (port)                     -    -     -     0     324    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------



Path 504: MET (517 ps) Late External Delay Assertion at pin out_share1[56]
          Group: clk
     Startpoint: (R) inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) out_share1[56]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     203                  
             Slack:=     517                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_609_1 

#-------------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S14_inst_qb1_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         4  6.9    52    74     194    (-,-) 
  inst_DP_g40753/Y                         -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      1  3.1    55    33     227    (-,-) 
  g46339/SN                                -       CI->SN  F     FAx1_ASAP7_75t_SL          4  5.9    95    96     323    (-,-) 
  out_share1[56]                           -       -       F     (port)                     -    -     -     0     323    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------



Path 505: MET (540 ps) Late External Delay Assertion at pin out_share1[60]
          Group: clk
     Startpoint: (R) inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[60]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     180                  
             Slack:=     540                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_605_1 

#-----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         3  5.0    41    67     187    (-,-) 
  inst_DP_g40904/Y                             -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    36     224    (-,-) 
  inst_DP_g41344/Y                             -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    31     254    (-,-) 
  inst_DP_g40033/Y                             -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      4  6.1    88    46     300    (-,-) 
  out_share1[60]                               -       -       R     (port)                     -    -     -     0     300    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 506: MET (540 ps) Late External Delay Assertion at pin out_share1[12]
          Group: clk
     Startpoint: (R) inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) out_share1[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-     180                  
             Slack:=     540                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_653_1 

#----------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L         3  5.0    41    67     187    (-,-) 
  inst_DP_g40890/Y                            -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      2  4.3    51    36     224    (-,-) 
  inst_DP_g41340/Y                            -       A->Y    F     XNOR2xp5_ASAP7_75t_SL      1  2.5    40    31     254    (-,-) 
  inst_DP_g39956__7098/Y                      -       B->Y    R     XNOR2xp5_ASAP7_75t_SL      4  6.0    89    46     300    (-,-) 
  out_share1[12]                              -       -       R     (port)                     -    -     -     0     300    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------



Path 507: MET (595 ps) Setup Check with Pin inst_CTRL_inv2_reg/CLK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_inv2_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     168                  
             Slack:=     595                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#----------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  reset                -       -     F     (arrival)                   3  4.3     0     0     270    (-,-) 
  g1103__9945/Y        -       A->Y  R     NOR2xp33_ASAP7_75t_SL       2  3.3    72    29     299    (-,-) 
  g1100/Y              -       A->Y  F     INVx1_ASAP7_75t_SL          4  6.1    49    29     328    (-,-) 
  g1082__6783/Y        -       A1->Y R     OAI21xp5_ASAP7_75t_SL       5  8.3   119    55     383    (-,-) 
  g1080/Y              -       A->Y  F     INVx1_ASAP7_75t_SL          2  3.0    43    20     402    (-,-) 
  g1074__5107/Y        -       B1->Y R     AOI32xp33_ASAP7_75t_SL      1  2.1    88    35     438    (-,-) 
  inst_CTRL_inv2_reg/D -       -     R     DFFHQNx1_ASAP7_75t_L        1    -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 508: MET (597 ps) Setup Check with Pin inst_CTRL_cnt_rst_reg/CLK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_cnt_rst_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     168                  
             Slack:=     597                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  reset                   -       -     F     (arrival)                   3  4.3     0     0     270    (-,-) 
  g1103__9945/Y           -       A->Y  R     NOR2xp33_ASAP7_75t_SL       2  3.3    72    29     299    (-,-) 
  g1100/Y                 -       A->Y  F     INVx1_ASAP7_75t_SL          4  6.1    49    29     328    (-,-) 
  g1082__6783/Y           -       A1->Y R     OAI21xp5_ASAP7_75t_SL       5  8.3   119    55     383    (-,-) 
  g1080/Y                 -       A->Y  F     INVx1_ASAP7_75t_SL          2  3.0    43    20     402    (-,-) 
  g1072__2398/Y           -       B1->Y R     AOI32xp33_ASAP7_75t_SL      1  2.1    66    35     438    (-,-) 
  inst_CTRL_cnt_rst_reg/D -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     438    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 509: MET (599 ps) Setup Check with Pin inst_CTRL_done_reg/CLK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_done_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     166                  
             Slack:=     599                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#-----------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  reset                -       -     F     (arrival)                    3  4.3     0     0     270    (-,-) 
  g1103__9945/Y        -       A->Y  R     NOR2xp33_ASAP7_75t_SL        2  3.3    72    29     299    (-,-) 
  g1100/Y              -       A->Y  F     INVx1_ASAP7_75t_SL           4  6.1    49    29     328    (-,-) 
  g1081__5526/Y        -       B2->Y R     OAI321xp33_ASAP7_75t_SL      3  5.2   116    60     389    (-,-) 
  g1079/Y              -       A->Y  F     INVx1_ASAP7_75t_SL           1  1.9    36    14     402    (-,-) 
  g1075__6260/Y        -       B1->Y R     AOI32xp33_ASAP7_75t_SL       1  2.1    63    34     436    (-,-) 
  inst_CTRL_done_reg/D -       -     R     DFFHQNx1_ASAP7_75t_SL        1    -     -     0     436    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 510: MET (616 ps) Setup Check with Pin inst_CTRL_inv1_reg/CLK->D
          Group: clk
     Startpoint: (R) inst_CTRL_inv1_reg/CLK
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_inv1_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      27                  
       Uncertainty:-      80                  
     Required Time:=    1013                  
      Launch Clock:-     120                  
         Data Path:-     277                  
             Slack:=     616                  

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge        Cell          Fanout  Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inst_CTRL_inv1_reg/CLK -       -       R     (arrival)              381     -   100     -     120    (-,-) 
  inst_CTRL_inv1_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_SL      1   2.8    26    46     166    (-,-) 
  g1108/Y                -       A->Y    F     BUFx6f_ASAP7_75t_SL    128 169.8   164    86     253    (-,-) 
  inst_DP_g45905/Y       -       A->Y    R     INVx5_ASAP7_75t_SL     130 169.9   257   144     397    (-,-) 
  inst_CTRL_inv1_reg/D   -       -       R     SDFHx1_ASAP7_75t_SL    130     -     -     0     397    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 511: MET (619 ps) Setup Check with Pin inst_CTRL_start_path_reg/CLK->SE
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (F) inst_CTRL_start_path_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      41                  
       Uncertainty:-      80                  
     Required Time:=     999                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     110                  
             Slack:=     619                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#----------------------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  reset                       -       -     R     (arrival)                  3  4.3     0     0     270    (-,-) 
  g1103__9945/Y               -       A->Y  F     NOR2xp33_ASAP7_75t_SL      2  3.3    65    28     298    (-,-) 
  g1100/Y                     -       A->Y  R     INVx1_ASAP7_75t_SL         4  6.0    54    34     332    (-,-) 
  g1082__6783/Y               -       A1->Y F     OAI21xp5_ASAP7_75t_SL      5  8.3    98    48     380    (-,-) 
  inst_CTRL_start_path_reg/SE -       -     F     SDFHx1_ASAP7_75t_L         5    -     -     0     380    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 512: MET (625 ps) Setup Check with Pin inst_CTRL_inv1_reg/CLK->SE
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (F) inst_CTRL_inv1_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      35                  
       Uncertainty:-      80                  
     Required Time:=    1005                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     110                  
             Slack:=     625                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#----------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  reset                 -       -     R     (arrival)                  3  4.3     0     0     270    (-,-) 
  g1103__9945/Y         -       A->Y  F     NOR2xp33_ASAP7_75t_SL      2  3.3    65    28     298    (-,-) 
  g1100/Y               -       A->Y  R     INVx1_ASAP7_75t_SL         4  6.0    54    34     332    (-,-) 
  g1082__6783/Y         -       A1->Y F     OAI21xp5_ASAP7_75t_SL      5  8.3    98    48     380    (-,-) 
  inst_CTRL_inv1_reg/SE -       -     F     SDFHx1_ASAP7_75t_SL        5    -     -     0     380    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 513: MET (627 ps) Setup Check with Pin inst_CTRL_cnt_en_reg/CLK->SE
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (F) inst_CTRL_cnt_en_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      34                  
       Uncertainty:-      80                  
     Required Time:=    1006                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-     109                  
             Slack:=     627                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#--------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  reset                   -       -     R     (arrival)                    3  4.3     0     0     270    (-,-) 
  g1102__9315/Y           -       A->Y  F     NOR2xp33_ASAP7_75t_SL        3  4.5    84    37     307    (-,-) 
  g1083__3680/Y           -       B->Y  R     OAI21xp5_ASAP7_75t_SL        2  3.4    56    29     336    (-,-) 
  g1081__5526/Y           -       C->Y  F     OAI321xp33_ASAP7_75t_SL      3  5.2    88    43     379    (-,-) 
  inst_CTRL_cnt_en_reg/SE -       -     F     SDFHx1_ASAP7_75t_SL          3    -     -     0     379    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 514: MET (671 ps) Setup Check with Pin inst_CTRL_present_st_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_present_st_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      94                  
             Slack:=     671                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  reset                         -       -     R     (arrival)                  3  4.3     0     0     270    (-,-) 
  g1102__9315/Y                 -       A->Y  F     NOR2xp33_ASAP7_75t_SL      3  4.5    84    37     307    (-,-) 
  g1093__1881/Y                 -       A->Y  R     NAND2xp5_ASAP7_75t_SL      2  3.4    57    37     344    (-,-) 
  g1078__8428/Y                 -       B->Y  R     OA21x2_ASAP7_75t_SL        1  2.1    14    20     364    (-,-) 
  inst_CTRL_present_st_reg[1]/D -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 515: MET (672 ps) Setup Check with Pin inst_CTRL_present_st_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_present_st_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       5                  
       Uncertainty:-      80                  
     Required Time:=    1035                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      93                  
             Slack:=     672                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  reset                         -       -     R     (arrival)                  3  4.3     0     0     270    (-,-) 
  g1102__9315/Y                 -       A->Y  F     NOR2xp33_ASAP7_75t_SL      3  4.5    84    37     307    (-,-) 
  g1093__1881/Y                 -       A->Y  R     NAND2xp5_ASAP7_75t_SL      2  3.4    57    37     344    (-,-) 
  g1077__4319/Y                 -       B2->Y R     OA22x2_ASAP7_75t_SL        1  2.1    14    19     363    (-,-) 
  inst_CTRL_present_st_reg[0]/D -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 516: MET (673 ps) Late External Delay Assertion at pin done
          Group: clk
     Startpoint: (R) inst_CTRL_done_reg/CLK
          Clock: (R) clk
       Endpoint: (R) done
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
      Output Delay:-     200                  
       Uncertainty:-      80                  
     Required Time:=     840                  
      Launch Clock:-     120                  
         Data Path:-      47                  
             Slack:=     673                  

Exceptions/Constraints:
  output_delay             200             PRINCE.sdc_line_12_666_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inst_CTRL_done_reg/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_CTRL_done_reg/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      2  2.8    28    47     167    (-,-) 
  done                   -       -       R     (port)                     -    -     -     0     167    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 517: MET (677 ps) Setup Check with Pin inst_DP_inst_CNT_r_y_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_CNT_r_y_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_CNT_r_y_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       4                  
       Uncertainty:-      80                  
     Required Time:=    1036                  
      Launch Clock:-     120                  
         Data Path:-     239                  
             Slack:=     677                  

#----------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_CNT_r_y_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_DP_inst_CNT_r_y_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_L       5  7.5    55    74     194    (-,-) 
  inst_DP_g45851/Y                -       A->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.4    49    31     225    (-,-) 
  inst_DP_g45831/Y                -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    30    18     243    (-,-) 
  inst_DP_g45678/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.5    50    25     268    (-,-) 
  inst_DP_g45631/Y                -       A->Y    F     INVx1_ASAP7_75t_SL         2  3.4    30    18     286    (-,-) 
  inst_DP_g45606/Y                -       B->Y    R     NAND2xp5_ASAP7_75t_SL      2  3.8    52    27     312    (-,-) 
  inst_DP_g45477/Y                -       A->Y    R     XOR2xp5_ASAP7_75t_SL       1  2.1    41    27     340    (-,-) 
  inst_DP_g45401/Y                -       B->Y    R     OR2x2_ASAP7_75t_SL         1  2.1    13    19     359    (-,-) 
  inst_DP_inst_CNT_r_y_reg[3]/D   -       -       R     DFFHQNx1_ASAP7_75t_L       1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 518: MET (692 ps) Setup Check with Pin inst_CTRL_present_st_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) reset
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_present_st_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      73                  
             Slack:=     692                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11 

#-------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  reset                         -       -     R     (arrival)                   3  4.3     0     0     270    (-,-) 
  g1102__9315/Y                 -       A->Y  F     NOR2xp33_ASAP7_75t_SL       3  4.5    84    37     307    (-,-) 
  g1091__7098/Y                 -       A1->Y R     AOI32xp33_ASAP7_75t_SL      1  2.1    64    36     343    (-,-) 
  inst_CTRL_present_st_reg[2]/D -       -     R     DFFHQNx1_ASAP7_75t_SL       1    -     -     0     343    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 519: MET (703 ps) Setup Check with Pin inst_DP_inst_CNT_r_y_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_CNT_r_y_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_CNT_r_y_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     211                  
             Slack:=     703                  

#-----------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_CNT_r_y_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_CNT_r_y_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L        5  7.4    63    76     196    (-,-) 
  inst_DP_g45851/Y                -       A->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.4    44    21     217    (-,-) 
  inst_DP_g45831/Y                -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.4    33    21     238    (-,-) 
  inst_DP_g45678/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.5    45    23     261    (-,-) 
  inst_DP_g45631/Y                -       A->Y    R     INVx1_ASAP7_75t_SL          2  3.4    34    22     283    (-,-) 
  inst_DP_g45606/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.8    48    24     307    (-,-) 
  inst_DP_g45478/Y                -       B->Y    R     OAI211xp5_ASAP7_75t_SL      1  2.1    55    24     331    (-,-) 
  inst_DP_inst_CNT_r_y_reg[2]/D   -       -       R     DFFHQNx1_ASAP7_75t_L        1    -     -     0     331    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 520: MET (731 ps) Setup Check with Pin inst_CTRL_cnt_en_reg/CLK->SI
          Group: clk
     Startpoint: (R) inst_CTRL_present_st_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_cnt_en_reg/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
         Data Path:-     180                  
             Slack:=     731                  

#----------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  inst_CTRL_present_st_reg[0]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_CTRL_present_st_reg[0]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL      6  8.5    55    62     182    (-,-) 
  g1109/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.1    58    36     218    (-,-) 
  g1098__4733/Y                   -       B->Y    F     NAND2xp5_ASAP7_75t_SL      2  3.5    47    26     244    (-,-) 
  g1096/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         3  4.6    41    26     270    (-,-) 
  g1087__1705/Y                   -       A1->Y   R     OA222x2_ASAP7_75t_SL       1  2.1    17    30     300    (-,-) 
  inst_CTRL_cnt_en_reg/SI         -       -       R     SDFHx1_ASAP7_75t_SL        1    -     -     0     300    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 521: MET (733 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[170]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      20                  
             Slack:=     733                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_112_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[170]                                               -       -     F     (arrival)               6  9.9     0     0     270    (-,-) 
  inst_DP_g45977/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      4  6.2    43    20     290    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     290    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 522: MET (734 ps) Setup Check with Pin inst_DP_inst_S11_inst_a1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[182]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_a1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      20                  
             Slack:=     734                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_100_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[182]                                -       -     F     (arrival)              10 16.1     0     0     270    (-,-) 
  inst_DP_inst_S11_g4161/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  6.1    42    20     290    (-,-) 
  inst_DP_inst_S11_inst_a1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     290    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 523: MET (734 ps) Setup Check with Pin inst_DP_inst_S7_inst_a1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[112]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_a1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      20                  
             Slack:=     734                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_170_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[112]                               -       -     F     (arrival)              10 14.9     0     0     270    (-,-) 
  inst_DP_inst_S7_g4159/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  6.1    42    20     290    (-,-) 
  inst_DP_inst_S7_inst_a1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     290    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 524: MET (734 ps) Setup Check with Pin inst_DP_inst_S15_inst_a1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[252]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_a1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      20                  
             Slack:=     734                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_30_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[252]                                -       -     F     (arrival)              10 14.8     0     0     270    (-,-) 
  inst_DP_g46008/Y                         -       A->Y  R     INVx1_ASAP7_75t_SL      4  6.1    42    20     290    (-,-) 
  inst_DP_inst_S15_inst_a1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     290    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 525: MET (734 ps) Setup Check with Pin inst_DP_inst_S3_inst_a1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[42]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_a1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      20                  
             Slack:=     734                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_240_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[42]                                -       -     F     (arrival)              10 14.8     0     0     270    (-,-) 
  inst_DP_g46007/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      4  6.1    42    20     290    (-,-) 
  inst_DP_inst_S3_inst_a1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     290    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 526: MET (735 ps) Setup Check with Pin inst_DP_inst_S11_inst_d1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[185]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_d1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      19                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_97_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[185]                                -       -     F     (arrival)               6  9.9     0     0     270    (-,-) 
  inst_DP_inst_S11_g4147/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.8    40    19     289    (-,-) 
  inst_DP_inst_S11_inst_d1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     289    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 527: MET (735 ps) Setup Check with Pin inst_DP_inst_S11_inst_c1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[184]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_c1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      19                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_98_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[184]                                -       -     F     (arrival)               6  8.9     0     0     270    (-,-) 
  inst_DP_inst_S11_g4159/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.8    40    19     289    (-,-) 
  inst_DP_inst_S11_inst_c1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     289    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 528: MET (735 ps) Setup Check with Pin inst_DP_inst_S11_inst_b1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[183]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_b1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      19                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_99_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[183]                                -       -     F     (arrival)               6  8.9     0     0     270    (-,-) 
  inst_DP_inst_S11_g4160/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.8    40    19     289    (-,-) 
  inst_DP_inst_S11_inst_b1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     289    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 529: MET (735 ps) Setup Check with Pin inst_DP_inst_S7_inst_d1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[115]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_d1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      19                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_167_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[115]                               -       -     F     (arrival)               6  9.0     0     0     270    (-,-) 
  inst_DP_inst_S7_g4145/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.8    40    19     289    (-,-) 
  inst_DP_inst_S7_inst_d1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 530: MET (735 ps) Setup Check with Pin inst_DP_inst_S7_inst_c1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[114]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_c1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      19                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_168_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[114]                               -       -     F     (arrival)               6  8.9     0     0     270    (-,-) 
  inst_DP_inst_S7_g4157/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.8    40    19     289    (-,-) 
  inst_DP_inst_S7_inst_c1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 531: MET (735 ps) Setup Check with Pin inst_DP_inst_S7_inst_b1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[113]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_b1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      19                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_169_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[113]                               -       -     F     (arrival)               6  8.9     0     0     270    (-,-) 
  inst_DP_inst_S7_g4158/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.8    40    19     289    (-,-) 
  inst_DP_inst_S7_inst_b1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     289    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 532: MET (735 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[100]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      17                  
       Uncertainty:-      80                  
     Required Time:=    1023                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      19                  
             Slack:=     735                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_182_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[100]                                              -       -     F     (arrival)               6  9.0     0     0     270    (-,-) 
  inst_DP_g45982/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.8    40    19     289    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     289    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 533: MET (737 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[212]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      20                  
             Slack:=     737                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_70_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[212]                                                -       -     F     (arrival)               6  8.9     0     0     270    (-,-) 
  inst_DP_g45892/Y                                         -       A->Y  R     INVx1_ASAP7_75t_SL      4  6.2    43    20     290    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     290    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 534: MET (738 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[159]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      16                  
       Uncertainty:-      80                  
     Required Time:=    1024                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     738                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_123_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[159]                             -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45959/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      2  5.0    35    16     286    (-,-) 
  inst_DP_inst_S9_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     286    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 535: MET (738 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[145]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      16                  
       Uncertainty:-      80                  
     Required Time:=    1024                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     738                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_137_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[145]                             -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45950/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      2  5.0    35    16     286    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     286    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 536: MET (738 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[142]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      16                  
       Uncertainty:-      80                  
     Required Time:=    1024                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     738                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_140_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[142]                                              -       -     F     (arrival)               7 10.1     0     0     270    (-,-) 
  inst_DP_g45972/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      3  5.0    35    16     286    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     286    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 537: MET (738 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[226]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      16                  
       Uncertainty:-      80                  
     Required Time:=    1024                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     738                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_56_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[226]                                               -       -     F     (arrival)               7 10.1     0     0     270    (-,-) 
  inst_DP_g45993/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.9    34    16     286    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     286    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 538: MET (738 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[156]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      16                  
       Uncertainty:-      80                  
     Required Time:=    1024                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     738                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_126_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[156]                                              -       -     F     (arrival)               7 10.1     0     0     270    (-,-) 
  inst_DP_g45983/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.9    34    16     286    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     286    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 539: MET (739 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[140]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      18                  
             Slack:=     739                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_142_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[140]                                               -       -     F     (arrival)               8 13.6     0     0     270    (-,-) 
  inst_DP_g45980/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      4  5.5    38    18     288    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     288    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 540: MET (740 ps) Setup Check with Pin inst_DP_inst_S15_inst_c1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[254]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_c1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_28_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[254]                                -       -     F     (arrival)               7 10.1     0     0     270    (-,-) 
  inst_DP_g45979/Y                         -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S15_inst_c1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 541: MET (740 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[169]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_113_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[169]                                               -       -     F     (arrival)               7 10.1     0     0     270    (-,-) 
  inst_DP_g45896/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 542: MET (740 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[98]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_184_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[98]                                               -       -     F     (arrival)               9 13.7     0     0     270    (-,-) 
  inst_DP_g46001/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 543: MET (740 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[99]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_183_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[99]                                               -       -     F     (arrival)               7 10.2     0     0     270    (-,-) 
  inst_DP_g45996/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 544: MET (740 ps) Setup Check with Pin inst_DP_inst_S3_inst_c1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[44]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_c1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_238_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[44]                                -       -     F     (arrival)               7 10.1     0     0     270    (-,-) 
  inst_DP_g45894/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S3_inst_c1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 545: MET (740 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[30]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_252_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[30]                                               -       -     F     (arrival)               7 10.2     0     0     270    (-,-) 
  inst_DP_g45895/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 546: MET (740 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[2]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_280_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[2]                                                -       -     F     (arrival)               7 10.7     0     0     270    (-,-) 
  inst_DP_g45989/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 547: MET (740 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[168]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      14                  
             Slack:=     740                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_114_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[168]                                               -       -     F     (arrival)               9 15.0     0     0     270    (-,-) 
  inst_DP_g46006/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.4    31    14     284    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     284    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 548: MET (741 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[88]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      12                  
       Uncertainty:-      80                  
     Required Time:=    1028                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     741                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_194_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[88]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45969/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  5.0    35    16     286    (-,-) 
  inst_DP_inst_S5_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 549: MET (741 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[34]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      12                  
       Uncertainty:-      80                  
     Required Time:=    1028                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     741                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_248_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[34]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45882/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  5.0    35    16     286    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 550: MET (741 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[20]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      12                  
       Uncertainty:-      80                  
     Required Time:=    1028                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      16                  
             Slack:=     741                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_262_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[20]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45955/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  5.0    35    16     286    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 551: MET (742 ps) Setup Check with Pin inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[191]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_91_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[191]                                  -       -     F     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_inst_S11_g4156/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 552: MET (742 ps) Setup Check with Pin inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[189]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_93_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[189]                                  -       -     F     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_inst_S11_g4158/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 553: MET (742 ps) Setup Check with Pin inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[186]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_96_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[186]                                  -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S11_g4152/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 554: MET (742 ps) Setup Check with Pin inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[119]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_163_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[119]                                 -       -     F     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_inst_S7_g4156/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 555: MET (742 ps) Setup Check with Pin inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[117]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_165_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[117]                                 -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S7_g4147/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 556: MET (742 ps) Setup Check with Pin inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[116]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_166_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[116]                                 -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S7_g4150/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 557: MET (742 ps) Setup Check with Pin inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[259]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_23_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[259]                                  -       -     F     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_g45973/Y                           -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 558: MET (742 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[22]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      15                  
       Uncertainty:-      80                  
     Required Time:=    1025                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     742                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_260_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[22]                              -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45881/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S1_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 559: MET (743 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[211]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      12                  
       Uncertainty:-      80                  
     Required Time:=    1028                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     743                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_71_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[211]                                                -       -     F     (arrival)               7 10.2     0     0     270    (-,-) 
  inst_DP_g45992/Y                                         -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 560: MET (743 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[70]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      12                  
       Uncertainty:-      80                  
     Required Time:=    1028                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      15                  
             Slack:=     743                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_212_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[70]                                                -       -     F     (arrival)               9 13.7     0     0     270    (-,-) 
  inst_DP_g45999/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.5    31    15     285    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     285    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 561: MET (744 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[210]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      12                  
       Uncertainty:-      80                  
     Required Time:=    1028                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      14                  
             Slack:=     744                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_72_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[210]                                                -       -     F     (arrival)               9 14.9     0     0     270    (-,-) 
  inst_DP_g45901/Y                                         -       A->Y  R     INVx1_ASAP7_75t_SL      3  4.4    31    14     284    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L      3    -     -     0     284    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 562: MET (745 ps) Setup Check with Pin inst_DP_inst_S15_inst_d1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[255]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_d1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_27_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[255]                                -       -     F     (arrival)               8 11.4     0     0     270    (-,-) 
  inst_DP_g45995/Y                         -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S15_inst_d1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 563: MET (745 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[238]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_44_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[238]                                               -       -     F     (arrival)              10 14.9     0     0     270    (-,-) 
  inst_DP_g46002/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 564: MET (745 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[240]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_42_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[240]                                               -       -     F     (arrival)               8 11.8     0     0     270    (-,-) 
  inst_DP_g45990/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 565: MET (745 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[84]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_198_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[84]                                               -       -     F     (arrival)              10 14.9     0     0     270    (-,-) 
  inst_DP_g45902/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 566: MET (745 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[86]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_196_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[86]                                               -       -     F     (arrival)               8 11.9     0     0     270    (-,-) 
  inst_DP_g45897/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 567: MET (745 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[72]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_210_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[72]                                               -       -     F     (arrival)               8 11.8     0     0     270    (-,-) 
  inst_DP_g45898/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 568: MET (745 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[28]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_254_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[28]                                               -       -     F     (arrival)              10 14.9     0     0     270    (-,-) 
  inst_DP_g45900/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 569: MET (745 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[1]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_281_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[1]                                                -       -     F     (arrival)               8 11.4     0     0     270    (-,-) 
  inst_DP_g45981/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 570: MET (745 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[224]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_58_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[224]                                               -       -     F     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_g46005/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.2    22    11     281    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 571: MET (745 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[141]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     745                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_141_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[141]                                              -       -     F     (arrival)                8 11.4     0     0     270    (-,-) 
  inst_DP_g41279/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL       2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_SL      2    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 572: MET (746 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[173]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_109_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[173]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45963/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S10_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 573: MET (746 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[161]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_121_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[161]                              -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45878/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 574: MET (746 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[160]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_122_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[160]                              -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45883/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S9_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 575: MET (746 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[105]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_177_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[105]                              -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45966/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S6_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 576: MET (746 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[102]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_180_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[102]                              -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45928/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S6_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 577: MET (746 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[78]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_204_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[78]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45968/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S4_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 578: MET (746 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[77]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_205_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[77]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45929/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S4_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 579: MET (746 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[74]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_208_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[74]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45927/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S4_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 580: MET (746 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[37]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_245_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[37]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45870/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S2_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 581: MET (746 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[36]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_246_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[36]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45931/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S2_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 582: MET (746 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[35]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_247_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[35]                               -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45945/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S2_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 583: MET (746 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[8]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      13                  
             Slack:=     746                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_274_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[8]                                -       -     F     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_g45873/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.9    27    13     283    (-,-) 
  inst_DP_inst_S0_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     283    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 584: MET (747 ps) Setup Check with Pin inst_CTRL_inv1_reg/CLK->SI
          Group: clk
     Startpoint: (R) inst_CTRL_present_st_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_inv1_reg/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
         Data Path:-     162                  
             Slack:=     747                  

#----------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  inst_CTRL_present_st_reg[2]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_CTRL_present_st_reg[2]/QN  -       CLK->QN F     DFFHQNx1_ASAP7_75t_SL      7  9.5    60    65     185    (-,-) 
  g1110/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         5  7.0    59    36     221    (-,-) 
  g1097__7482/Y                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.4    68    41     262    (-,-) 
  g1095/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    31    20     282    (-,-) 
  inst_CTRL_inv1_reg/SI           -       -       R     SDFHx1_ASAP7_75t_SL        1    -     -     0     282    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 585: MET (748 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[0]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_282_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[0]                                                 -       -     F     (arrival)              10 14.9     0     0     270    (-,-) 
  inst_DP_g46004/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.3    23    11     281    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 586: MET (748 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[154]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      11                  
       Uncertainty:-      80                  
     Required Time:=    1029                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-      11                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_128_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[154]                                               -       -     F     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_g46003/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      2  3.2    22    11     281    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L      2    -     -     0     281    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 587: MET (748 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[241]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_41_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[241]                                                -       -     F     (arrival)               6  9.8     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 588: MET (748 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[227]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_55_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[227]                                                -       -     F     (arrival)               8 12.7     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 589: MET (748 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[213]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_69_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[213]                                                -       -     F     (arrival)               6 10.7     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 590: MET (748 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[157]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_125_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[157]                                               -       -     F     (arrival)               8 12.6     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 591: MET (748 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[143]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_139_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[143]                                               -       -     F     (arrival)               8 14.2     0     0     270    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 592: MET (748 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[101]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_181_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[101]                                               -       -     F     (arrival)               6  9.7     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 593: MET (748 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[87]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_195_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[87]                                                -       -     F     (arrival)               7 10.9     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 594: MET (748 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[73]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_209_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[73]                                                -       -     F     (arrival)               6  9.8     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 595: MET (748 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[31]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_251_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[31]                                                -       -     F     (arrival)               6  9.8     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 596: MET (748 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/CLK->SE
          Group: clk
     Startpoint: (F) PRNG[17]
          Clock: (R) clk
       Endpoint: (F) inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      22                  
       Uncertainty:-      80                  
     Required Time:=    1018                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     748                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_265_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[17]                                                -       -     F     (arrival)               6 10.9     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[0]/SE -       -     F     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 597: MET (748 ps) Setup Check with Pin inst_DP_inst_CNT_r_y_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_CNT_r_y_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_CNT_r_y_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     166                  
             Slack:=     748                  

#-------------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_CNT_r_y_reg[0]/CLK -       -       R     (arrival)                   381    -   100     -     120    (-,-) 
  inst_DP_inst_CNT_r_y_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L          5  7.4    63    76     196    (-,-) 
  inst_DP_g45851/Y                -       A->Y    F     NAND2xp5_ASAP7_75t_SL         2  3.4    44    21     217    (-,-) 
  inst_DP_g45831/Y                -       A->Y    R     INVx1_ASAP7_75t_SL            2  3.4    33    21     238    (-,-) 
  inst_DP_g45678/Y                -       B->Y    F     NAND2xp5_ASAP7_75t_SL         2  3.5    45    23     261    (-,-) 
  inst_DP_g45512/Y                -       B->Y    R     O2A1O1Ixp33_ASAP7_75t_SL      1  2.1    54    24     286    (-,-) 
  inst_DP_inst_CNT_r_y_reg[1]/D   -       -       R     DFFHQNx1_ASAP7_75t_L          1    -     -     0     286    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 598: MET (749 ps) Setup Check with Pin inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[190]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_92_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[190]                                  -       -     F     (arrival)               6  9.1     0     0     270    (-,-) 
  inst_DP_inst_S11_g4157/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 599: MET (749 ps) Setup Check with Pin inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[188]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_94_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[188]                                  -       -     F     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S11_g4154/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 600: MET (749 ps) Setup Check with Pin inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[187]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_95_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[187]                                  -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S11_g4149/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 601: MET (749 ps) Setup Check with Pin inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[121]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_161_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[121]                                 -       -     F     (arrival)               6  9.7     0     0     270    (-,-) 
  inst_DP_inst_S7_g4154/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 602: MET (749 ps) Setup Check with Pin inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[120]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_162_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[120]                                 -       -     F     (arrival)               6  9.1     0     0     270    (-,-) 
  inst_DP_inst_S7_g4155/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 603: MET (749 ps) Setup Check with Pin inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[118]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_164_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[118]                                 -       -     F     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S7_g4152/Y                   -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 604: MET (749 ps) Setup Check with Pin inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[261]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_21_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[261]                                  -       -     F     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_g45976/Y                           -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 605: MET (749 ps) Setup Check with Pin inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[260]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_22_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[260]                                  -       -     F     (arrival)               6  9.1     0     0     270    (-,-) 
  inst_DP_g45889/Y                           -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 606: MET (749 ps) Setup Check with Pin inst_DP_inst_S15_inst_b1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[253]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_b1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_29_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[253]                                -       -     F     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_g45891/Y                         -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S15_inst_b1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 607: MET (749 ps) Setup Check with Pin inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[258]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_24_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[258]                                  -       -     F     (arrival)               5  8.7     0     0     270    (-,-) 
  inst_DP_g45861/Y                           -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 608: MET (749 ps) Setup Check with Pin inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[257]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_25_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[257]                                  -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45888/Y                           -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 609: MET (749 ps) Setup Check with Pin inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[256]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_26_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[256]                                  -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45862/Y                           -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 610: MET (749 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[239]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_43_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[239]                                               -       -     F     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_g45978/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 611: MET (749 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[232]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_50_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[232]                              -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45938/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S13_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 612: MET (749 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[230]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_52_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[230]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45935/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S13_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 613: MET (749 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[228]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_54_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[228]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45939/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S13_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 614: MET (749 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[225]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_57_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[225]                                               -       -     F     (arrival)               9 12.6     0     0     270    (-,-) 
  inst_DP_g45893/Y                                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 615: MET (749 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[219]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_63_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[219]                              -       -     F     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_g45943/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S12_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 616: MET (749 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[217]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_65_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[217]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45947/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S12_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 617: MET (749 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[216]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_66_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[216]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45958/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 618: MET (749 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[215]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_67_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[215]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45932/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S12_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 619: MET (749 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[214]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_68_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[214]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45956/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S12_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 620: MET (749 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[177]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_105_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[177]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45866/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S10_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 621: MET (749 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[158]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_124_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[158]                             -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45954/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S9_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 622: MET (749 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[155]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_127_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[155]                                              -       -     F     (arrival)               9 12.6     0     0     270    (-,-) 
  inst_DP_g45997/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 623: MET (749 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[85]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_197_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[85]                                               -       -     F     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_g45986/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 624: MET (749 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[76]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_206_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[76]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45961/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S4_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 625: MET (749 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[75]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_207_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[75]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45957/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 626: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_d1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[45]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_d1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_237_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[45]                                -       -     F     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_g45988/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_d1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 627: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[51]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_231_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[51]                                  -       -     F     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_g45970/Y                          -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 628: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[50]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_232_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[50]                                  -       -     F     (arrival)               6  9.1     0     0     270    (-,-) 
  inst_DP_g45971/Y                          -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 629: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[49]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_233_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[49]                                  -       -     F     (arrival)               6  9.1     0     0     270    (-,-) 
  inst_DP_g45974/Y                          -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 630: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_b1reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[43]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_b1reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_239_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[43]                                -       -     F     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_g45994/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_b1reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 631: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[48]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_234_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[48]                                  -       -     F     (arrival)               5  8.7     0     0     270    (-,-) 
  inst_DP_g45925/Y                          -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 632: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[47]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_235_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[47]                                  -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45876/Y                          -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 633: MET (749 ps) Setup Check with Pin inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[46]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_236_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[46]                                  -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45967/Y                          -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 634: MET (749 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[29]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_253_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[29]                                               -       -     F     (arrival)               9 12.6     0     0     270    (-,-) 
  inst_DP_g45985/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 635: MET (749 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[18]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_264_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[18]                              -       -     F     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_g45924/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S1_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 636: MET (749 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[14]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_268_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[14]                                               -       -     F     (arrival)              11 17.2     0     0     270    (-,-) 
  inst_DP_g46000/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 637: MET (749 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[15]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_267_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[15]                                               -       -     F     (arrival)               9 12.6     0     0     270    (-,-) 
  inst_DP_g45984/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 638: MET (749 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[16]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_266_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[16]                                               -       -     F     (arrival)               9 13.2     0     0     270    (-,-) 
  inst_DP_g45987/Y                                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 639: MET (749 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[5]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_277_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[5]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45948/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 640: MET (749 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (F) PRNG[4]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      13                  
       Uncertainty:-      80                  
     Required Time:=    1027                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     749                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_278_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[4]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45885/Y                      -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S0_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 641: MET (753 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[247]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_35_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[247]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45880/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S14_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 642: MET (753 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[246]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_36_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[246]                               -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45871/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S14_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 643: MET (753 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[245]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_37_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[245]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45962/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 644: MET (753 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[244]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_38_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[244]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45864/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S14_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 645: MET (753 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[243]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_39_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[243]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45960/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S14_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 646: MET (753 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[242]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_40_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[242]                               -       -     F     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_g45922/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S14_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 647: MET (753 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[233]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_49_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[233]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45884/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S13_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 648: MET (753 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[231]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_51_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[231]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45867/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S13_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 649: MET (753 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[229]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_53_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[229]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45865/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S13_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 650: MET (753 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[218]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_64_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[218]                               -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45933/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S12_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 651: MET (753 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[176]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_106_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[176]                               -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45936/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S10_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 652: MET (753 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[175]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_107_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[175]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45964/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S10_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 653: MET (753 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[174]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_108_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[174]                               -       -     F     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_g45951/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 654: MET (753 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[172]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_110_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[172]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45923/Y                        -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S10_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 655: MET (753 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[171]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_111_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[171]                                                -       -     F     (arrival)               7 10.6     0     0     270    (-,-) 
  inst_DP_g45991/Y                                         -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 656: MET (753 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[163]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_119_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[163]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45944/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S9_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 657: MET (753 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[162]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_120_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[162]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45868/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S9_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 658: MET (753 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[107]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_175_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[107]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45879/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S6_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 659: MET (753 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[106]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_176_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[106]                              -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45952/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S6_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 660: MET (753 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[104]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_178_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[104]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45930/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S6_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 661: MET (753 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[103]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_179_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[103]                              -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45941/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S6_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 662: MET (753 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[93]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_189_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[93]                               -       -     F     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_g45887/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S5_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 663: MET (753 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[92]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_190_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[92]                               -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45869/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S5_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 664: MET (753 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[91]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_191_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[91]                               -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45877/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S5_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 665: MET (753 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[90]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_192_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[90]                               -       -     F     (arrival)               5  8.3     0     0     270    (-,-) 
  inst_DP_g45872/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S5_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 666: MET (753 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[89]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_193_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[89]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45946/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S5_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 667: MET (753 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[79]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_203_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[79]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45926/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S4_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 668: MET (753 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[33]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_249_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[33]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45965/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S2_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 669: MET (753 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[32]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_250_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[32]                               -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45953/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S2_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 670: MET (753 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[23]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_259_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[23]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45937/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S1_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 671: MET (753 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[21]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_261_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[21]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45934/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S1_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 672: MET (753 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[19]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_263_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[19]                               -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45874/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S1_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 673: MET (753 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[9]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_273_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[9]                                -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45940/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S0_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 674: MET (753 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[7]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_275_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[7]                                -       -     F     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_g45942/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S0_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 675: MET (753 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (F) PRNG[6]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       8                  
             Slack:=     753                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_276_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[6]                                -       -     F     (arrival)               5  7.7     0     0     270    (-,-) 
  inst_DP_g45949/Y                       -       A->Y  R     INVx1_ASAP7_75t_SL      1  2.1    15     8     278    (-,-) 
  inst_DP_inst_S0_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      1    -     -     0     278    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 676: MET (760 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[247]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_35_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[247]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 677: MET (760 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[246]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_36_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[246]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 678: MET (760 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[245]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_37_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[245]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 679: MET (760 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[244]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_38_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[244]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 680: MET (760 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[243]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_39_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[243]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 681: MET (760 ps) Setup Check with Pin inst_DP_inst_S14_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[242]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_40_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[242]                              -       -     R     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 682: MET (760 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[233]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_49_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[233]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 683: MET (760 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[231]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_51_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[231]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 684: MET (760 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[229]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_53_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[229]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 685: MET (760 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[218]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_64_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[218]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 686: MET (760 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[210]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_72_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[210]                                               -       -     R     (arrival)               9 15.0     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 687: MET (760 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[211]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_71_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[211]                                               -       -     R     (arrival)               7 10.2     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[2]/D -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 688: MET (760 ps) Setup Check with Pin inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[212]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_70_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[212]                                               -       -     R     (arrival)               6  8.8     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_primary_input_share1_out_reg[1]/D -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 689: MET (760 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[176]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_106_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[176]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 690: MET (760 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[175]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_107_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[175]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 691: MET (760 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[174]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_108_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[174]                              -       -     R     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 692: MET (760 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[173]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_109_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[173]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 693: MET (760 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[172]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_110_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[172]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 694: MET (760 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[171]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_111_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[171]                                               -       -     R     (arrival)               7 10.6     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 695: MET (760 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[163]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_119_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[163]                             -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 696: MET (760 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[162]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_120_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[162]                             -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 697: MET (760 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[161]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_121_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[161]                             -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 698: MET (760 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[160]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_122_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[160]                             -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 699: MET (760 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[154]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_128_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[154]                                              -       -     R     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 700: MET (760 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[140]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_142_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[140]                                              -       -     R     (arrival)               8 13.7     0     0     270    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 701: MET (760 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[107]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_175_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[107]                             -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 702: MET (760 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[106]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_176_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[106]                             -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 703: MET (760 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[105]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_177_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[105]                             -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 704: MET (760 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[104]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_178_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[104]                             -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 705: MET (760 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[103]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_179_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[103]                             -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 706: MET (760 ps) Setup Check with Pin inst_DP_inst_S6_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[102]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_180_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[102]                             -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 707: MET (760 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[93]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_189_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[93]                              -       -     R     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 708: MET (760 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[92]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_190_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[92]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 709: MET (760 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[91]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_191_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[91]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 710: MET (760 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[90]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_192_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[90]                              -       -     R     (arrival)               5  8.3     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 711: MET (760 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[89]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_193_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[89]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 712: MET (760 ps) Setup Check with Pin inst_DP_inst_S5_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[88]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_194_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[88]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 713: MET (760 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[79]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_203_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[79]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 714: MET (760 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[78]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_204_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[78]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 715: MET (760 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[77]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_205_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[77]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 716: MET (760 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[74]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_208_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[74]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 717: MET (760 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[70]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_212_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[70]                                               -       -     R     (arrival)               9 13.9     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 718: MET (760 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[37]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_245_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[37]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 719: MET (760 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[36]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_246_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[36]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 720: MET (760 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[35]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_247_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[35]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 721: MET (760 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[34]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_248_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[34]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 722: MET (760 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[33]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_249_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[33]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 723: MET (760 ps) Setup Check with Pin inst_DP_inst_S2_inst_qb0_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[32]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_qb0_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_250_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[32]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_qb0_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 724: MET (760 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[23]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_259_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[23]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 725: MET (760 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[21]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_261_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[21]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 726: MET (760 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[20]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_262_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[20]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 727: MET (760 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb1_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[19]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb1_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_263_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[19]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_qb1_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 728: MET (760 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb5_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[9]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb5_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_273_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[9]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_qb5_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 729: MET (760 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb4_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[8]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb4_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_274_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[8]                               -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_qb4_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 730: MET (760 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb3_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[7]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb3_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_275_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[7]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_qb3_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 731: MET (760 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb2_out_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[6]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb2_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_276_1 

#-----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  PRNG[6]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_qb2_out_reg[0]/D -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 732: MET (760 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/CLK->D
          Group: clk
     Startpoint: (R) PRNG[0]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_282_1 

#----------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[0]                                                -       -     R     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[3]/D -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------



Path 733: MET (760 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[141]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      10                  
       Uncertainty:-      80                  
     Required Time:=    1030                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     760                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_141_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[141]                                               -       -     R     (arrival)                8 11.4     0     0     270    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_SL      8    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 734: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_d1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[185]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_d1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_97_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[185]                                 -       -     R     (arrival)               6  9.9     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_d1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 735: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[191]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_91_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[191]                                   -       -     R     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_cd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 736: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_c1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[184]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_c1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_98_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[184]                                 -       -     R     (arrival)               6  8.8     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_c1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 737: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[190]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_92_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[190]                                   -       -     R     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_bd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 738: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[189]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_93_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[189]                                   -       -     R     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_bc1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 739: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_b1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[183]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_b1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_99_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[183]                                 -       -     R     (arrival)               6  8.8     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_b1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 740: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[188]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_94_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[188]                                   -       -     R     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_ad1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 741: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[187]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_95_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[187]                                   -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_ac1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 742: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[186]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_96_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[186]                                   -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_ab1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 743: MET (763 ps) Setup Check with Pin inst_DP_inst_S11_inst_a1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[182]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S11_inst_a1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_100_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[182]                                 -       -     R     (arrival)              10 16.1     0     0     270    (-,-) 
  inst_DP_inst_S11_inst_a1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 744: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_d1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[115]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_d1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_167_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[115]                                -       -     R     (arrival)               6  9.0     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_d1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 745: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[121]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_161_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[121]                                  -       -     R     (arrival)               6  9.7     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_cd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 746: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_c1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[114]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_c1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_168_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[114]                                -       -     R     (arrival)               6  8.8     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_c1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 747: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[120]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_162_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[120]                                  -       -     R     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_bd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 748: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[119]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_163_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[119]                                  -       -     R     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_bc1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 749: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_b1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[113]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_b1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_169_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[113]                                -       -     R     (arrival)               6  8.8     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_b1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 750: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[118]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_164_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[118]                                  -       -     R     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_ad1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 751: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[117]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_165_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[117]                                  -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_ac1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 752: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[116]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_166_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[116]                                  -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_ab1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 753: MET (763 ps) Setup Check with Pin inst_DP_inst_S7_inst_a1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[112]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S7_inst_a1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_170_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[112]                                -       -     R     (arrival)              10 15.0     0     0     270    (-,-) 
  inst_DP_inst_S7_inst_a1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 754: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_d1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[255]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_d1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_27_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[255]                                 -       -     R     (arrival)               8 11.4     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_d1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 755: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[261]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_21_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[261]                                   -       -     R     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_cd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 756: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_c1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[254]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_c1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_28_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[254]                                 -       -     R     (arrival)               7 10.0     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_c1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 757: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[260]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_22_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[260]                                   -       -     R     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_bd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 758: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[259]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_23_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[259]                                   -       -     R     (arrival)               5  7.4     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_bc1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 759: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_b1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[253]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_b1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_29_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[253]                                 -       -     R     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_b1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 760: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[258]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_24_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[258]                                   -       -     R     (arrival)               5  8.7     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_ad1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 761: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[257]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_25_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[257]                                   -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_ac1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 762: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[256]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_26_1 

#-----------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------
  PRNG[256]                                   -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_ab1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------



Path 763: MET (763 ps) Setup Check with Pin inst_DP_inst_S15_inst_a1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[252]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S15_inst_a1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_30_1 

#---------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  PRNG[252]                                 -       -     R     (arrival)              10 15.0     0     0     270    (-,-) 
  inst_DP_inst_S15_inst_a1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 764: MET (763 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[238]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_44_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[238]                                                -       -     R     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 765: MET (763 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[239]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_43_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[239]                                                -       -     R     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 766: MET (763 ps) Setup Check with Pin inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[240]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_42_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[240]                                                -       -     R     (arrival)               8 11.8     0     0     270    (-,-) 
  inst_DP_inst_S14_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 767: MET (763 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[232]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_50_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[232]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 768: MET (763 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[230]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_52_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[230]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 769: MET (763 ps) Setup Check with Pin inst_DP_inst_S13_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[228]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_54_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[228]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 770: MET (763 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[224]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_58_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[224]                                                -       -     R     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 771: MET (763 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[225]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_57_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[225]                                                -       -     R     (arrival)               9 12.5     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 772: MET (763 ps) Setup Check with Pin inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[226]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_56_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[226]                                                -       -     R     (arrival)               7 10.0     0     0     270    (-,-) 
  inst_DP_inst_S13_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 773: MET (763 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[219]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_63_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[219]                               -       -     R     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 774: MET (763 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb3_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[217]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb3_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_65_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[217]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_qb3_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 775: MET (763 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[216]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_66_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[216]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 776: MET (763 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[215]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_67_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[215]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 777: MET (763 ps) Setup Check with Pin inst_DP_inst_S12_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[214]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S12_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_68_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[214]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S12_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 778: MET (763 ps) Setup Check with Pin inst_DP_inst_S10_inst_qb5_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[177]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_qb5_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_105_1 

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  PRNG[177]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_qb5_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------



Path 779: MET (763 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[168]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_114_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[168]                                                -       -     R     (arrival)               9 15.0     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 780: MET (763 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[169]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_113_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[169]                                                -       -     R     (arrival)               7 10.0     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 781: MET (763 ps) Setup Check with Pin inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[170]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_112_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  PRNG[170]                                                -       -     R     (arrival)               6  9.9     0     0     270    (-,-) 
  inst_DP_inst_S10_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 782: MET (763 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[159]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_123_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[159]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 783: MET (763 ps) Setup Check with Pin inst_DP_inst_S9_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[158]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_124_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[158]                              -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 784: MET (763 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[155]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_127_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[155]                                               -       -     R     (arrival)               9 12.5     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 785: MET (763 ps) Setup Check with Pin inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[156]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_126_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[156]                                               -       -     R     (arrival)               7 10.0     0     0     270    (-,-) 
  inst_DP_inst_S9_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 786: MET (763 ps) Setup Check with Pin inst_DP_inst_S8_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[145]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_137_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[145]                              -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S8_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 787: MET (763 ps) Setup Check with Pin inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[142]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_140_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[142]                                               -       -     R     (arrival)               7 10.0     0     0     270    (-,-) 
  inst_DP_inst_S8_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 788: MET (763 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[98]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_184_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[98]                                                -       -     R     (arrival)               9 13.9     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 789: MET (763 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[99]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_183_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[99]                                                -       -     R     (arrival)               7 10.2     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 790: MET (763 ps) Setup Check with Pin inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[100]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_182_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[100]                                               -       -     R     (arrival)               6  9.0     0     0     270    (-,-) 
  inst_DP_inst_S6_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 791: MET (763 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[84]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_198_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[84]                                                -       -     R     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 792: MET (763 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[85]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_197_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[85]                                                -       -     R     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 793: MET (763 ps) Setup Check with Pin inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[86]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_196_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[86]                                                -       -     R     (arrival)               8 12.0     0     0     270    (-,-) 
  inst_DP_inst_S5_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 794: MET (763 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb2_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[76]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb2_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_206_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[76]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_qb2_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 795: MET (763 ps) Setup Check with Pin inst_DP_inst_S4_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[75]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_207_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[75]                               -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 796: MET (763 ps) Setup Check with Pin inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[72]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_210_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[72]                                                -       -     R     (arrival)               8 11.8     0     0     270    (-,-) 
  inst_DP_inst_S4_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 797: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_d1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[45]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_d1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_237_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[45]                                 -       -     R     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_d1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 798: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[51]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_231_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[51]                                   -       -     R     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_cd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 799: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_c1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[44]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_c1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_238_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[44]                                 -       -     R     (arrival)               7 10.0     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_c1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 800: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[50]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_232_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[50]                                   -       -     R     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_bd1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 801: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[49]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_233_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[49]                                   -       -     R     (arrival)               6  9.2     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_bc1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      6    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 802: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_b1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[43]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_b1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_239_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[43]                                 -       -     R     (arrival)               9 12.7     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_b1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 803: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[48]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_234_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[48]                                   -       -     R     (arrival)               5  8.7     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_ad1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 804: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[47]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_235_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[47]                                   -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_ac1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 805: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[46]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_236_1 

#----------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  PRNG[46]                                   -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_ab1_reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------



Path 806: MET (763 ps) Setup Check with Pin inst_DP_inst_S3_inst_a1reg_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[42]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S3_inst_a1reg_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_240_1 

#--------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  PRNG[42]                                 -       -     R     (arrival)              10 15.0     0     0     270    (-,-) 
  inst_DP_inst_S3_inst_a1reg_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 807: MET (763 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[28]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_254_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[28]                                                -       -     R     (arrival)              10 15.1     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L     10    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 808: MET (763 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[29]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_253_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[29]                                                -       -     R     (arrival)               9 12.5     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 809: MET (763 ps) Setup Check with Pin inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[30]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_252_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[30]                                                -       -     R     (arrival)               7 10.2     0     0     270    (-,-) 
  inst_DP_inst_S2_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 810: MET (763 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb4_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[22]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb4_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_260_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[22]                               -       -     R     (arrival)               4  6.0     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_qb4_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      4    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 811: MET (763 ps) Setup Check with Pin inst_DP_inst_S1_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[18]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_264_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[18]                               -       -     R     (arrival)               5  8.9     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 812: MET (763 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[14]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_268_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[14]                                                -       -     R     (arrival)              11 17.2     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[3]/SI -       -     R     SDFHx1_ASAP7_75t_L     11    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 813: MET (763 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[15]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_267_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[15]                                                -       -     R     (arrival)               9 12.5     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 814: MET (763 ps) Setup Check with Pin inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[16]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_266_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[16]                                                -       -     R     (arrival)               9 13.1     0     0     270    (-,-) 
  inst_DP_inst_S1_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      9    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 815: MET (763 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb1_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[5]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb1_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_277_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[5]                                -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_qb1_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 816: MET (763 ps) Setup Check with Pin inst_DP_inst_S0_inst_qb0_out_reg[0]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[4]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_qb0_out_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_278_1 

#------------------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  PRNG[4]                                -       -     R     (arrival)               5  7.8     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_qb0_out_reg[0]/SI -       -     R     SDFHx1_ASAP7_75t_L      5    -     -     0     270    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 817: MET (763 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[1]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_281_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[1]                                                 -       -     R     (arrival)               8 11.4     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[2]/SI -       -     R     SDFHx1_ASAP7_75t_L      8    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 818: MET (763 ps) Setup Check with Pin inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/CLK->SI
          Group: clk
     Startpoint: (R) PRNG[2]
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       7                  
       Uncertainty:-      80                  
     Required Time:=    1033                  
      Launch Clock:-     120                  
       Input Delay:-     150                  
         Data Path:-       0                  
             Slack:=     763                  

Exceptions/Constraints:
  input_delay             150             PRINCE.sdc_line_11_280_1 

#-----------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  PRNG[2]                                                 -       -     R     (arrival)               7 10.8     0     0     270    (-,-) 
  inst_DP_inst_S0_inst_primary_input_share1_out_reg[1]/SI -       -     R     SDFHx1_ASAP7_75t_L      7    -     -     0     270    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------



Path 819: MET (777 ps) Setup Check with Pin inst_CTRL_start_path_reg/CLK->SI
          Group: clk
     Startpoint: (R) inst_CTRL_present_st_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_start_path_reg/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      12                  
       Uncertainty:-      80                  
     Required Time:=    1028                  
      Launch Clock:-     120                  
         Data Path:-     131                  
             Slack:=     777                  

#----------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  inst_CTRL_present_st_reg[2]/CLK -       -       R     (arrival)                381    -   100     -     120    (-,-) 
  inst_CTRL_present_st_reg[2]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_SL      7  9.5    70    68     188    (-,-) 
  g1101__6161/Y                   -       B->Y    F     NOR2xp33_ASAP7_75t_SL      2  3.4    69    43     231    (-,-) 
  g1099/Y                         -       A->Y    R     INVx1_ASAP7_75t_SL         1  2.1    31    20     251    (-,-) 
  inst_CTRL_start_path_reg/SI     -       -       R     SDFHx1_ASAP7_75t_L         1    -     -     0     251    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 820: MET (793 ps) Setup Check with Pin inst_DP_inst_CNT_r_y_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) inst_DP_inst_CNT_r_y_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) inst_DP_inst_CNT_r_y_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-       6                  
       Uncertainty:-      80                  
     Required Time:=    1034                  
      Launch Clock:-     120                  
         Data Path:-     121                  
             Slack:=     793                  

#-----------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc    Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  inst_DP_inst_CNT_r_y_reg[0]/CLK -       -       R     (arrival)                 381    -   100     -     120    (-,-) 
  inst_DP_inst_CNT_r_y_reg[0]/QN  -       CLK->QN R     DFFHQNx1_ASAP7_75t_L        5  7.4    63    76     196    (-,-) 
  inst_DP_g45851/Y                -       A->Y    F     NAND2xp5_ASAP7_75t_SL       2  3.4    44    21     217    (-,-) 
  inst_DP_g45608/Y                -       B->Y    R     OAI211xp5_ASAP7_75t_SL      1  2.1    55    24     241    (-,-) 
  inst_DP_inst_CNT_r_y_reg[0]/D   -       -       R     DFFHQNx1_ASAP7_75t_L        1    -     -     0     241    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 821: MET (820 ps) Setup Check with Pin inst_CTRL_start_path_reg/CLK->D
          Group: clk
     Startpoint: (R) inst_CTRL_start_path_reg/CLK
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_start_path_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
         Data Path:-      85                  
             Slack:=     820                  

#----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  inst_CTRL_start_path_reg/CLK -       -       R     (arrival)             381    -   100     -     120    (-,-) 
  inst_CTRL_start_path_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_L      2  5.4    44    69     189    (-,-) 
  g1106/Y                      -       A->Y    R     INVx1_ASAP7_75t_SL      1  2.1    25    16     205    (-,-) 
  inst_CTRL_start_path_reg/D   -       -       R     SDFHx1_ASAP7_75t_L      1    -     -     0     205    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 822: MET (838 ps) Setup Check with Pin inst_CTRL_cnt_en_reg/CLK->D
          Group: clk
     Startpoint: (R) inst_CTRL_cnt_en_reg/CLK
          Clock: (R) clk
       Endpoint: (R) inst_CTRL_cnt_en_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+     120          120     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1120          120     
                                              
             Setup:-      14                  
       Uncertainty:-      80                  
     Required Time:=    1026                  
      Launch Clock:-     120                  
         Data Path:-      68                  
             Slack:=     838                  

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge        Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inst_CTRL_cnt_en_reg/CLK -       -       R     (arrival)              381    -   100     -     120    (-,-) 
  inst_CTRL_cnt_en_reg/QN  -       CLK->QN F     SDFHx1_ASAP7_75t_SL      3  4.8    36    53     173    (-,-) 
  g1105/Y                  -       A->Y    R     INVx1_ASAP7_75t_SL       1  2.1    24    15     188    (-,-) 
  inst_CTRL_cnt_en_reg/D   -       -       R     SDFHx1_ASAP7_75t_SL      1    -     -     0     188    (-,-) 
#-------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

