// -------------------------------------------------------------
// 

// File Name: C:\Users\Bo\OneDrive - HKUST Connect\Bit depth compression\FPGA Implementation\Final\temp\codegen\compression_hdl_lowpower\hdlsrc\ShiftRegisterRAM_generic.v
// Created: 2018-07-17 12:56:27
// 
// Generated by MATLAB 9.1, MATLAB Coder 3.2 and HDL Coder 3.9
// 
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: ShiftRegisterRAM_generic
// Source Path: compression_hdl_lowpower/ShiftRegisterRAM_generic
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module ShiftRegisterRAM_generic
          (
           clk,
           enb,
           wr_din,
           wr_addr,
           wr_en,
           rd_addr,
           rd_dout
          );


  parameter AddrWidth = 1;
  parameter DataWidth = 1;

  input   clk;
  input   enb;
  input   [DataWidth - 1:0] wr_din;  // parameterized width
  input   [AddrWidth - 1:0] wr_addr;  // parameterized width
  input   wr_en;  // ufix1
  input   [AddrWidth - 1:0] rd_addr;  // parameterized width
  output  [DataWidth - 1:0] rd_dout;  // parameterized width



  SimpleDualPortRAM_generic   #  (.AddrWidth(AddrWidth),
                                  .DataWidth(DataWidth)
                                  )
                              SimpleDualPortRAM_generic_1   (.clk(clk),
                                                             .enb(enb),
                                                             .wr_din(wr_din),
                                                             .wr_addr(wr_addr),
                                                             .wr_en(wr_en),  // ufix1
                                                             .rd_addr(rd_addr),
                                                             .rd_dout(rd_dout)
                                                             );

endmodule  // ShiftRegisterRAM_generic

