<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLab-RTL.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 25 19:48:45 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2514</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2085</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>561</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Base</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td></td>
<td></td>
<td>spi_clk </td>
</tr>
<tr>
<td>osc_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>osc_27m_ibuf/I </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n463_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n463_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n487_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n487_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n511_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n511_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n526_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n526_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F </td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n625_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n598_s5/F </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>121.603(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>225.606(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of spi_clk!</h4>
<h4>No timing paths to get frequency of osc_27m!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n463_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n487_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n511_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n526_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n550_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n574_9!</h4>
<h4>No timing paths to get frequency of ccu_inst/ccu_unpack_inst/n625_9!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n463_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n463_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n487_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n487_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n511_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n511_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n526_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n526_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n625_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ccu_inst/ccu_unpack_inst/n625_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.917</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n511_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n625_9:[F]</td>
<td>10.000</td>
<td>0.687</td>
<td>3.326</td>
</tr>
<tr>
<td>2</td>
<td>7.060</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_0_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>3.031</td>
</tr>
<tr>
<td>3</td>
<td>7.131</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_3_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>2.960</td>
</tr>
<tr>
<td>4</td>
<td>7.143</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_1_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>2.948</td>
</tr>
<tr>
<td>5</td>
<td>7.143</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_2_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>2.948</td>
</tr>
<tr>
<td>6</td>
<td>7.239</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_4_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>2.852</td>
</tr>
<tr>
<td>7</td>
<td>7.303</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_5_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>2.788</td>
</tr>
<tr>
<td>8</td>
<td>7.303</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_6_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>2.788</td>
</tr>
<tr>
<td>9</td>
<td>7.303</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_7_s0/D</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
<td>10.000</td>
<td>-0.161</td>
<td>2.788</td>
</tr>
<tr>
<td>10</td>
<td>11.720</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/CEB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>8.136</td>
</tr>
<tr>
<td>11</td>
<td>11.852</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/CEB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>8.004</td>
</tr>
<tr>
<td>12</td>
<td>12.457</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Empty_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>7.451</td>
</tr>
<tr>
<td>13</td>
<td>13.305</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/DO[3]</td>
<td>spi_slaver_inst/n112_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>6.603</td>
</tr>
<tr>
<td>14</td>
<td>14.010</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/ADB[13]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.898</td>
</tr>
<tr>
<td>15</td>
<td>14.347</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.561</td>
</tr>
<tr>
<td>16</td>
<td>14.419</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[13]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.489</td>
</tr>
<tr>
<td>17</td>
<td>14.570</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.338</td>
</tr>
<tr>
<td>18</td>
<td>14.767</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/Wnum_4_s1/Q</td>
<td>ccu_inst/ccu_unpack_inst/state_2_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.141</td>
</tr>
<tr>
<td>19</td>
<td>14.792</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[10]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.116</td>
</tr>
<tr>
<td>20</td>
<td>14.792</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/ADB[10]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.116</td>
</tr>
<tr>
<td>21</td>
<td>14.797</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[12]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.111</td>
</tr>
<tr>
<td>22</td>
<td>14.823</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_12_s1/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.085</td>
</tr>
<tr>
<td>23</td>
<td>14.825</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/ADB[12]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.083</td>
</tr>
<tr>
<td>24</td>
<td>14.858</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_11_s1/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.050</td>
</tr>
<tr>
<td>25</td>
<td>14.893</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_10_s1/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>5.015</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.324</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_12_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>2</td>
<td>0.324</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_13_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>3</td>
<td>0.324</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_14_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>4</td>
<td>0.324</td>
<td>dac_inst/state_0_s0/Q</td>
<td>dac_inst/buffer_rd_addr_15_s0/CE</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>spi_slaver_inst/txd_state_1_s0/Q</td>
<td>spi_slaver_inst/txd_state_1_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>dac_inst/buffer_rd_addr_6_s0/Q</td>
<td>dac_inst/buffer_rd_addr_6_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/Q</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>spi_slaver_inst/rxd_state_0_s2/Q</td>
<td>spi_slaver_inst/rxd_state_0_s2/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>spi_slaver_inst/rxd_state_1_s0/Q</td>
<td>spi_slaver_inst/rxd_state_1_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/Q</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.429</td>
<td>dac_inst/buffer_rd_addr_8_s0/Q</td>
<td>dac_inst/buffer_rd_addr_8_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>24</td>
<td>0.429</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>25</td>
<td>0.429</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0/Q</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>8.894</td>
<td>9.894</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n511_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n625_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n511_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R24C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n511_s5/F</td>
</tr>
<tr>
<td>6.599</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_length_12_s0/G</td>
</tr>
<tr>
<td>6.831</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R26C22[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_length_12_s0/Q</td>
</tr>
<tr>
<td>7.495</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C25[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n77_s38/I0</td>
</tr>
<tr>
<td>8.012</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n77_s38/COUT</td>
</tr>
<tr>
<td>8.491</td>
<td>0.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/state_next_3_s6/I1</td>
</tr>
<tr>
<td>9.046</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/state_next_3_s6/F</td>
</tr>
<tr>
<td>9.464</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n624_s7/I0</td>
</tr>
<tr>
<td>9.926</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n624_s7/F</td>
</tr>
<tr>
<td>9.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n625_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R23C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/n598_s5/F</td>
</tr>
<tr>
<td>15.913</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0/G</td>
</tr>
<tr>
<td>15.878</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0</td>
</tr>
<tr>
<td>15.843</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_rdv_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.687</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.534, 46.120%; route: 1.560, 46.905%; tC2Q: 0.232, 6.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.585</td>
<td>0.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n570_s5/I2</td>
</tr>
<tr>
<td>8.956</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n570_s5/F</td>
</tr>
<tr>
<td>8.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_0_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_0_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 43.284%; route: 1.487, 49.062%; tC2Q: 0.232, 7.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n561_s5/I2</td>
</tr>
<tr>
<td>8.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n561_s5/F</td>
</tr>
<tr>
<td>8.885</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_3_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_3_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.511, 51.042%; route: 1.217, 41.121%; tC2Q: 0.232, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.324</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n567_s5/I2</td>
</tr>
<tr>
<td>8.873</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n567_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_1_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_1_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.490, 50.537%; route: 1.226, 41.594%; tC2Q: 0.232, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.324</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/n564_s5/I2</td>
</tr>
<tr>
<td>8.873</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n564_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_2_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_2_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.490, 50.537%; route: 1.226, 41.594%; tC2Q: 0.232, 7.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n558_s5/I2</td>
</tr>
<tr>
<td>8.777</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n558_s5/F</td>
</tr>
<tr>
<td>8.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_4_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_4_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.403, 49.189%; route: 1.217, 42.678%; tC2Q: 0.232, 8.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.342</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n555_s5/I2</td>
</tr>
<tr>
<td>8.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n555_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_5_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_5_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 47.052%; route: 1.244, 44.628%; tC2Q: 0.232, 8.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.342</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/n552_s5/I2</td>
</tr>
<tr>
<td>8.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n552_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_6_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_6_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 47.052%; route: 1.244, 44.628%; tC2Q: 0.232, 8.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n574_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ccu_inst/ccu_unpack_inst/n550_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n574_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>8</td>
<td>R23C27[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/n574_s5/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_type_4_s0/G</td>
</tr>
<tr>
<td>6.157</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_type_4_s0/Q</td>
</tr>
<tr>
<td>7.046</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s8/I1</td>
</tr>
<tr>
<td>7.616</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s8/F</td>
</tr>
<tr>
<td>7.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s7/I2</td>
</tr>
<tr>
<td>8.132</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s7/F</td>
</tr>
<tr>
<td>8.342</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n549_s5/I2</td>
</tr>
<tr>
<td>8.713</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n549_s5/F</td>
</tr>
<tr>
<td>8.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/pack_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/n550_9</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R27C25[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/n550_s5/F</td>
</tr>
<tr>
<td>16.086</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_7_s0/G</td>
</tr>
<tr>
<td>16.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ccu_inst/ccu_unpack_inst/pack_data_7_s0</td>
</tr>
<tr>
<td>16.016</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/pack_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 47.052%; route: 1.244, 44.628%; tC2Q: 0.232, 8.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/I1</td>
</tr>
<tr>
<td>4.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/I1</td>
</tr>
<tr>
<td>6.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/F</td>
</tr>
<tr>
<td>6.413</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n243_s0/I0</td>
</tr>
<tr>
<td>6.930</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n243_s0/COUT</td>
</tr>
<tr>
<td>7.894</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n13_s0/I2</td>
</tr>
<tr>
<td>8.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n13_s0/F</td>
</tr>
<tr>
<td>9.359</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>21.078</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.471, 42.660%; route: 4.433, 54.489%; tC2Q: 0.232, 2.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/I1</td>
</tr>
<tr>
<td>4.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/I1</td>
</tr>
<tr>
<td>6.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/F</td>
</tr>
<tr>
<td>6.413</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n243_s0/I0</td>
</tr>
<tr>
<td>6.930</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n243_s0/COUT</td>
</tr>
<tr>
<td>7.894</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n13_s0/I2</td>
</tr>
<tr>
<td>8.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n13_s0/F</td>
</tr>
<tr>
<td>9.226</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>21.078</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.471, 43.367%; route: 4.301, 53.735%; tC2Q: 0.232, 2.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/I1</td>
</tr>
<tr>
<td>4.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/I1</td>
</tr>
<tr>
<td>6.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/F</td>
</tr>
<tr>
<td>6.413</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n243_s0/I0</td>
</tr>
<tr>
<td>6.930</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n243_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rempty_val_s1/I0</td>
</tr>
<tr>
<td>8.674</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.272, 43.912%; route: 3.947, 52.974%; tC2Q: 0.232, 3.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver_inst/n112_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.482</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/DO[3]</td>
</tr>
<tr>
<td>4.360</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td>ccu_inst/ccu_pack_inst/spi_txd_data_3_s0/I1</td>
</tr>
<tr>
<td>4.813</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/spi_txd_data_3_s0/F</td>
</tr>
<tr>
<td>5.226</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>spi_slaver_inst/n101_s32/I2</td>
</tr>
<tr>
<td>5.743</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n101_s32/F</td>
</tr>
<tr>
<td>5.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>spi_slaver_inst/n101_s26/I0</td>
</tr>
<tr>
<td>5.846</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n101_s26/O</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>spi_slaver_inst/n101_s23/I0</td>
</tr>
<tr>
<td>5.949</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n101_s23/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>spi_slaver_inst/n101_s15/I1</td>
</tr>
<tr>
<td>6.052</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n101_s15/O</td>
</tr>
<tr>
<td>7.825</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[B]</td>
<td style=" font-weight:bold;">spi_slaver_inst/n112_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[B]</td>
<td>spi_slaver_inst/n112_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[B]</td>
<td>spi_slaver_inst/n112_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.279, 19.371%; route: 3.064, 46.401%; tC2Q: 2.260, 34.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/I1</td>
</tr>
<tr>
<td>4.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s3/I1</td>
</tr>
<tr>
<td>6.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s3/F</td>
</tr>
<tr>
<td>7.121</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.384, 40.419%; route: 3.282, 55.647%; tC2Q: 0.232, 3.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/I1</td>
</tr>
<tr>
<td>4.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/I1</td>
</tr>
<tr>
<td>6.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_12_s2/F</td>
</tr>
<tr>
<td>6.784</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.384, 42.868%; route: 2.945, 52.960%; tC2Q: 0.232, 4.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/I1</td>
</tr>
<tr>
<td>4.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s3/I1</td>
</tr>
<tr>
<td>6.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s3/F</td>
</tr>
<tr>
<td>6.712</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.384, 43.429%; route: 2.873, 52.345%; tC2Q: 0.232, 4.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/I1</td>
</tr>
<tr>
<td>4.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s4/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s3/I1</td>
</tr>
<tr>
<td>6.010</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s3/F</td>
</tr>
<tr>
<td>6.560</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.384, 44.663%; route: 2.722, 50.991%; tC2Q: 0.232, 4.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/Wnum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/Wnum_4_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/Wnum_4_s1/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/n7_s3/I0</td>
</tr>
<tr>
<td>2.185</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/n7_s3/F</td>
</tr>
<tr>
<td>2.358</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/n7_s2/I1</td>
</tr>
<tr>
<td>2.913</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/n7_s2/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>3.641</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/Full_d_s/F</td>
</tr>
<tr>
<td>4.311</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/state_next_3_s6/I0</td>
</tr>
<tr>
<td>4.764</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/state_next_3_s6/F</td>
</tr>
<tr>
<td>5.264</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/state_next_2_s6/I0</td>
</tr>
<tr>
<td>5.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/state_next_2_s6/F</td>
</tr>
<tr>
<td>5.815</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/state_next_2_s5/I3</td>
</tr>
<tr>
<td>6.364</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/state_next_2_s5/F</td>
</tr>
<tr>
<td>6.364</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>ccu_inst/ccu_unpack_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.193, 62.106%; route: 1.716, 33.381%; tC2Q: 0.232, 4.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.703</td>
<td>0.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/F</td>
</tr>
<tr>
<td>5.083</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_8_s3/I2</td>
</tr>
<tr>
<td>5.536</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C23[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_8_s3/F</td>
</tr>
<tr>
<td>6.338</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 45.348%; route: 2.564, 50.117%; tC2Q: 0.232, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.703</td>
<td>0.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/F</td>
</tr>
<tr>
<td>5.083</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_8_s3/I2</td>
</tr>
<tr>
<td>5.536</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C23[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_8_s3/F</td>
</tr>
<tr>
<td>6.338</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 45.348%; route: 2.564, 50.117%; tC2Q: 0.232, 4.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.703</td>
<td>0.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/F</td>
</tr>
<tr>
<td>5.083</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_10_s3/I1</td>
</tr>
<tr>
<td>5.536</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_10_s3/F</td>
</tr>
<tr>
<td>6.333</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 45.392%; route: 2.559, 50.069%; tC2Q: 0.232, 4.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s2/I3</td>
</tr>
<tr>
<td>2.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s2/F</td>
</tr>
<tr>
<td>3.120</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s/I3</td>
</tr>
<tr>
<td>3.491</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C27[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s/F</td>
</tr>
<tr>
<td>4.028</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n136_1_s1/I3</td>
</tr>
<tr>
<td>4.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n136_1_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n202_1_s/CIN</td>
</tr>
<tr>
<td>5.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n202_1_s/COUT</td>
</tr>
<tr>
<td>5.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n201_1_s/CIN</td>
</tr>
<tr>
<td>5.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n201_1_s/COUT</td>
</tr>
<tr>
<td>5.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n200_1_s/CIN</td>
</tr>
<tr>
<td>5.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n200_1_s/COUT</td>
</tr>
<tr>
<td>5.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n199_1_s/CIN</td>
</tr>
<tr>
<td>5.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n199_1_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n198_1_s/CIN</td>
</tr>
<tr>
<td>5.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n198_1_s/COUT</td>
</tr>
<tr>
<td>5.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n197_1_s/CIN</td>
</tr>
<tr>
<td>5.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n197_1_s/COUT</td>
</tr>
<tr>
<td>5.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n196_1_s/CIN</td>
</tr>
<tr>
<td>5.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n196_1_s/COUT</td>
</tr>
<tr>
<td>5.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n195_1_s/CIN</td>
</tr>
<tr>
<td>5.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n195_1_s/COUT</td>
</tr>
<tr>
<td>5.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n194_1_s/CIN</td>
</tr>
<tr>
<td>5.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n194_1_s/COUT</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n193_1_s/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n193_1_s/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n192_1_s/CIN</td>
</tr>
<tr>
<td>5.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n192_1_s/COUT</td>
</tr>
<tr>
<td>5.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n191_1_s/CIN</td>
</tr>
<tr>
<td>5.838</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n191_1_s/COUT</td>
</tr>
<tr>
<td>5.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n190_1_s/CIN</td>
</tr>
<tr>
<td>6.308</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n190_1_s/SUM</td>
</tr>
<tr>
<td>6.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_12_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.271, 44.667%; route: 2.582, 50.770%; tC2Q: 0.232, 4.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>1.894</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/I0</td>
</tr>
<tr>
<td>2.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R30C28[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s2/F</td>
</tr>
<tr>
<td>2.639</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/I3</td>
</tr>
<tr>
<td>3.194</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_rdv_s3/F</td>
</tr>
<tr>
<td>3.865</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/I1</td>
</tr>
<tr>
<td>4.236</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_2_s4/F</td>
</tr>
<tr>
<td>4.703</td>
<td>0.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_6_s4/F</td>
</tr>
<tr>
<td>5.083</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_10_s3/I1</td>
</tr>
<tr>
<td>5.536</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_10_s3/F</td>
</tr>
<tr>
<td>6.305</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>21.131</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 45.643%; route: 2.531, 49.793%; tC2Q: 0.232, 4.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s2/I3</td>
</tr>
<tr>
<td>2.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s2/F</td>
</tr>
<tr>
<td>3.120</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s/I3</td>
</tr>
<tr>
<td>3.491</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C27[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s/F</td>
</tr>
<tr>
<td>4.028</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n136_1_s1/I3</td>
</tr>
<tr>
<td>4.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n136_1_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n202_1_s/CIN</td>
</tr>
<tr>
<td>5.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n202_1_s/COUT</td>
</tr>
<tr>
<td>5.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n201_1_s/CIN</td>
</tr>
<tr>
<td>5.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n201_1_s/COUT</td>
</tr>
<tr>
<td>5.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n200_1_s/CIN</td>
</tr>
<tr>
<td>5.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n200_1_s/COUT</td>
</tr>
<tr>
<td>5.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n199_1_s/CIN</td>
</tr>
<tr>
<td>5.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n199_1_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n198_1_s/CIN</td>
</tr>
<tr>
<td>5.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n198_1_s/COUT</td>
</tr>
<tr>
<td>5.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n197_1_s/CIN</td>
</tr>
<tr>
<td>5.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n197_1_s/COUT</td>
</tr>
<tr>
<td>5.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n196_1_s/CIN</td>
</tr>
<tr>
<td>5.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n196_1_s/COUT</td>
</tr>
<tr>
<td>5.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n195_1_s/CIN</td>
</tr>
<tr>
<td>5.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n195_1_s/COUT</td>
</tr>
<tr>
<td>5.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n194_1_s/CIN</td>
</tr>
<tr>
<td>5.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n194_1_s/COUT</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n193_1_s/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n193_1_s/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n192_1_s/CIN</td>
</tr>
<tr>
<td>5.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n192_1_s/COUT</td>
</tr>
<tr>
<td>5.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n191_1_s/CIN</td>
</tr>
<tr>
<td>6.272</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n191_1_s/SUM</td>
</tr>
<tr>
<td>6.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_11_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.236, 44.282%; route: 2.582, 51.124%; tC2Q: 0.232, 4.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>ccu_inst/ccu_pack_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/state_1_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td>ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s2/I3</td>
</tr>
<tr>
<td>2.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s2/F</td>
</tr>
<tr>
<td>3.120</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][B]</td>
<td>ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s/I3</td>
</tr>
<tr>
<td>3.491</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C27[3][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/dac_fsm_dv_Z_s/F</td>
</tr>
<tr>
<td>4.028</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n136_1_s1/I3</td>
</tr>
<tr>
<td>4.481</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n136_1_s1/F</td>
</tr>
<tr>
<td>5.415</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n202_1_s/CIN</td>
</tr>
<tr>
<td>5.450</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n202_1_s/COUT</td>
</tr>
<tr>
<td>5.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n201_1_s/CIN</td>
</tr>
<tr>
<td>5.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n201_1_s/COUT</td>
</tr>
<tr>
<td>5.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n200_1_s/CIN</td>
</tr>
<tr>
<td>5.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n200_1_s/COUT</td>
</tr>
<tr>
<td>5.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n199_1_s/CIN</td>
</tr>
<tr>
<td>5.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n199_1_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C23[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n198_1_s/CIN</td>
</tr>
<tr>
<td>5.591</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n198_1_s/COUT</td>
</tr>
<tr>
<td>5.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n197_1_s/CIN</td>
</tr>
<tr>
<td>5.626</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n197_1_s/COUT</td>
</tr>
<tr>
<td>5.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[0][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n196_1_s/CIN</td>
</tr>
<tr>
<td>5.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n196_1_s/COUT</td>
</tr>
<tr>
<td>5.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n195_1_s/CIN</td>
</tr>
<tr>
<td>5.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n195_1_s/COUT</td>
</tr>
<tr>
<td>5.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[1][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n194_1_s/CIN</td>
</tr>
<tr>
<td>5.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n194_1_s/COUT</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n193_1_s/CIN</td>
</tr>
<tr>
<td>5.767</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n193_1_s/COUT</td>
</tr>
<tr>
<td>5.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C24[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n192_1_s/CIN</td>
</tr>
<tr>
<td>6.237</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/n192_1_s/SUM</td>
</tr>
<tr>
<td>6.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.165</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_10_s1/CLK</td>
</tr>
<tr>
<td>21.130</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/Wnum_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.201, 43.891%; route: 2.582, 51.483%; tC2Q: 0.232, 4.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>dac_inst/buffer_rd_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[0][A]</td>
<td>dac_inst/buffer_rd_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.771%; tC2Q: 0.202, 60.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>dac_inst/buffer_rd_addr_13_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>dac_inst/buffer_rd_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.771%; tC2Q: 0.202, 60.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>dac_inst/buffer_rd_addr_14_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>dac_inst/buffer_rd_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.771%; tC2Q: 0.202, 60.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][A]</td>
<td>dac_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R30C33[2][A]</td>
<td style=" font-weight:bold;">dac_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>dac_inst/buffer_rd_addr_15_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>dac_inst/buffer_rd_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.771%; tC2Q: 0.202, 60.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_1_s/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_1_s/SUM</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C23[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n173_s/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n173_s/SUM</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n169_s/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n169_s/SUM</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/n167_s/I1</td>
</tr>
<tr>
<td>1.600</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n167_s/SUM</td>
</tr>
<tr>
<td>1.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver_inst/txd_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver_inst/txd_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>spi_slaver_inst/txd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/txd_state_1_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>spi_slaver_inst/n103_s5/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n103_s5/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/txd_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>spi_slaver_inst/txd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>spi_slaver_inst/txd_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_6_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C32[0][A]</td>
<td>dac_inst/n29_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/n29_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>dac_inst/buffer_rd_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_7_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_7_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_1_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_1_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_5_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_5_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_1_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_1_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s/I1</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_11_s/SUM</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/n176_s3/I0</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/n176_s3/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver_inst/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver_inst/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>spi_slaver_inst/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R32C31[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_state_0_s2/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>spi_slaver_inst/n59_s3/I0</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n59_s3/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>spi_slaver_inst/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>spi_slaver_inst/rxd_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver_inst/rxd_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver_inst/rxd_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>spi_slaver_inst/rxd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R31C34[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_state_1_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>spi_slaver_inst/n38_s5/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n38_s5/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>spi_slaver_inst/rxd_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C34[0][A]</td>
<td>spi_slaver_inst/rxd_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_5_s/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_5_s/SUM</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_11_s/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_11_s/SUM</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_11_s/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_11_s/SUM</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_5_s/I1</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_5_s/SUM</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_8_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td>dac_inst/n27_s/I1</td>
</tr>
<tr>
<td>1.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n27_s/SUM</td>
</tr>
<tr>
<td>1.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>dac_inst/buffer_rd_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_7_s/I1</td>
</tr>
<tr>
<td>1.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_next_7_s/SUM</td>
</tr>
<tr>
<td>1.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_7_s/I1</td>
</tr>
<tr>
<td>1.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_next_7_s/SUM</td>
</tr>
<tr>
<td>1.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/rbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_11_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/data_recv_ct_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/wbin_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_unpack_inst/fifo_ccu_unpack_data_buffer_inst/fifo_sc_hs_inst/mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.951</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.212</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.922</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.106</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>ccu_inst/ccu_pack_inst/fifo_ccu_pack_data_buffer_inst/fifo_sc_hs_inst/wbin_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>229</td>
<td>sys_clk</td>
<td>11.720</td>
<td>0.631</td>
</tr>
<tr>
<td>68</td>
<td>buffer_rd_dv</td>
<td>15.698</td>
<td>1.583</td>
</tr>
<tr>
<td>44</td>
<td>rxd_flag_r0</td>
<td>12.831</td>
<td>1.761</td>
</tr>
<tr>
<td>43</td>
<td>rxd_flag_r1</td>
<td>11.878</td>
<td>1.412</td>
</tr>
<tr>
<td>37</td>
<td>n111_4</td>
<td>15.868</td>
<td>0.851</td>
</tr>
<tr>
<td>34</td>
<td>buffer_rd_addr[0]</td>
<td>17.432</td>
<td>1.796</td>
</tr>
<tr>
<td>34</td>
<td>buffer_rd_addr[14]</td>
<td>16.589</td>
<td>0.909</td>
</tr>
<tr>
<td>34</td>
<td>buffer_rd_addr[15]</td>
<td>16.655</td>
<td>0.911</td>
</tr>
<tr>
<td>33</td>
<td>buffer_rd_addr[2]</td>
<td>17.183</td>
<td>2.045</td>
</tr>
<tr>
<td>33</td>
<td>buffer_rd_addr[10]</td>
<td>17.416</td>
<td>1.812</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R26C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R31C27</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R24C29</td>
<td>81.94%</td>
</tr>
<tr>
<td>R29C26</td>
<td>81.94%</td>
</tr>
<tr>
<td>R30C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C29</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name spi_clk -period 27.778 -waveform {0 13.889} [get_ports {spi_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
