head	1.7;
access;
symbols
	binutils-2_24-branch:1.7.0.20
	binutils-2_24-branchpoint:1.7
	binutils-2_21_1:1.7
	binutils-2_23_2:1.7
	binutils-2_23_1:1.7
	binutils-2_23:1.7
	binutils-2_23-branch:1.7.0.18
	binutils-2_23-branchpoint:1.7
	binutils-2_22_branch:1.7.0.16
	binutils-2_22:1.7
	binutils-2_22-branch:1.7.0.14
	binutils-2_22-branchpoint:1.7
	binutils-2_21:1.7
	binutils-2_21-branch:1.7.0.12
	binutils-2_21-branchpoint:1.7
	binutils-2_20_1:1.7
	binutils-2_20:1.7
	binutils-arc-20081103-branch:1.7.0.10
	binutils-arc-20081103-branchpoint:1.7
	binutils-2_20-branch:1.7.0.8
	binutils-2_20-branchpoint:1.7
	dje-cgen-play1-branch:1.7.0.6
	dje-cgen-play1-branchpoint:1.7
	arc-20081103-branch:1.7.0.4
	arc-20081103-branchpoint:1.7
	binutils-2_19_1:1.7
	binutils-2_19:1.7
	binutils-2_19-branch:1.7.0.2
	binutils-2_19-branchpoint:1.7
	binutils-2_18:1.6
	binutils-2_18-branch:1.6.0.2
	binutils-2_18-branchpoint:1.6
	binutils-csl-coldfire-4_1-32:1.5
	binutils-csl-sourcerygxx-4_1-32:1.5
	binutils-csl-innovasic-fido-3_4_4-33:1.5
	binutils-csl-sourcerygxx-3_4_4-32:1.5
	binutils-csl-coldfire-4_1-30:1.5
	binutils-csl-sourcerygxx-4_1-30:1.5
	binutils-csl-coldfire-4_1-28:1.5
	binutils-csl-sourcerygxx-4_1-29:1.5
	binutils-csl-sourcerygxx-4_1-28:1.5
	binutils-csl-arm-2006q3-27:1.5
	binutils-csl-sourcerygxx-4_1-27:1.5
	binutils-csl-arm-2006q3-26:1.5
	binutils-csl-sourcerygxx-4_1-26:1.5
	binutils-csl-sourcerygxx-4_1-25:1.5
	binutils-csl-sourcerygxx-4_1-24:1.5
	binutils-csl-sourcerygxx-4_1-23:1.5
	binutils-csl-sourcerygxx-4_1-21:1.5
	binutils-csl-arm-2006q3-21:1.5
	binutils-csl-sourcerygxx-4_1-22:1.5
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.5
	binutils-csl-sourcerygxx-4_1-20:1.5
	binutils-csl-arm-2006q3-19:1.5
	binutils-csl-sourcerygxx-4_1-19:1.5
	binutils-csl-sourcerygxx-4_1-18:1.5
	binutils-csl-renesas-4_1-9:1.5
	binutils-csl-sourcerygxx-3_4_4-25:1.5
	binutils-csl-renesas-4_1-8:1.5
	binutils-csl-renesas-4_1-7:1.5
	binutils-csl-renesas-4_1-6:1.5
	binutils-csl-sourcerygxx-4_1-17:1.5
	binutils-csl-sourcerygxx-4_1-14:1.5
	binutils-csl-sourcerygxx-4_1-15:1.5
	binutils-csl-sourcerygxx-4_1-13:1.5
	binutils-2_17:1.5
	binutils-csl-sourcerygxx-4_1-12:1.5
	binutils-csl-sourcerygxx-3_4_4-21:1.5
	binutils-csl-wrs-linux-3_4_4-24:1.5
	binutils-csl-wrs-linux-3_4_4-23:1.5
	binutils-csl-sourcerygxx-4_1-9:1.5
	binutils-csl-sourcerygxx-4_1-8:1.5
	binutils-csl-sourcerygxx-4_1-7:1.5
	binutils-csl-arm-2006q1-6:1.5
	binutils-csl-sourcerygxx-4_1-6:1.5
	binutils-csl-wrs-linux-3_4_4-22:1.5
	binutils-csl-coldfire-4_1-11:1.5
	binutils-csl-sourcerygxx-3_4_4-19:1.5
	binutils-csl-coldfire-4_1-10:1.5
	binutils-csl-sourcerygxx-4_1-5:1.5
	binutils-csl-sourcerygxx-4_1-4:1.5
	binutils-csl-wrs-linux-3_4_4-21:1.5
	binutils-csl-morpho-4_1-4:1.5
	binutils-csl-sourcerygxx-3_4_4-17:1.5
	binutils-csl-wrs-linux-3_4_4-20:1.5
	binutils-2_17-branch:1.5.0.16
	binutils-2_17-branchpoint:1.5
	binutils-csl-2_17-branch:1.5.0.14
	binutils-csl-2_17-branchpoint:1.5
	binutils-csl-gxxpro-3_4-branch:1.5.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.5
	binutils-2_16_1:1.5
	binutils-csl-arm-2005q1b:1.5
	binutils-2_16:1.5
	binutils-csl-arm-2005q1a:1.5
	binutils-csl-arm-2005q1-branch:1.5.0.10
	binutils-csl-arm-2005q1-branchpoint:1.5
	binutils-2_16-branch:1.5.0.8
	binutils-2_16-branchpoint:1.5
	csl-arm-2004-q3d:1.5
	csl-arm-2004-q3:1.5
	binutils-2_15:1.5
	binutils-2_15-branchpoint:1.5
	csl-arm-2004-q1a:1.5
	csl-arm-2004-q1:1.5
	binutils-2_15-branch:1.5.0.6
	cagney_bfdfile-20040213-branch:1.5.0.4
	cagney_bfdfile-20040213-branchpoint:1.5
	cagney_bigcore-20040122-branch:1.5.0.2
	cagney_bigcore-20040122-branchpoint:1.5
	csl-arm-2003-q4:1.5
	binutils-2_14:1.4.2.1
	binutils-2_14-branch:1.4.0.2
	binutils-2_14-branchpoint:1.4
	binutils-2_13_2_1:1.3
	binutils-2_13_2:1.3
	binutils-2_13_1:1.3
	binutils-2_13:1.3
	binutils-2_13-branchpoint:1.3
	binutils-2_13-branch:1.3.0.4
	binutils-2_12_1:1.3
	binutils-2_12:1.3
	binutils-2_12-branch:1.3.0.2
	binutils-2_12-branchpoint:1.3
	cygnus_cvs_20020108_pre:1.3
	binutils-2_11_2:1.1.1.1.4.1
	binutils-2_11_1:1.1.1.1.4.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.7
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.7
date	2008.04.28.17.10.18;	author nemet;	state Exp;
branches;
next	1.6;

1.6
date	2006.07.18.14.06.10;	author ths;	state Exp;
branches;
next	1.5;

1.5
date	2003.05.19.19.22.25;	author ths;	state Exp;
branches;
next	1.4;

1.4
date	2002.12.27.23.51.49;	author cgd;	state Exp;
branches
	1.4.2.1;
next	1.3;

1.3
date	2001.06.29.21.27.43;	author echristo;	state Exp;
branches;
next	1.2;

1.2
date	2001.05.15.12.11.13;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.4.2.1
date	2003.05.19.19.39.46;	author ths;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1.4.1;
next	;

1.1.1.1.4.1
date	2001.06.11.10.05.00;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.7
log
@	* gas/mips/mips4.s: Split out fp instruction from here ...
	* gas/mips/mips4-fp.s: ... to here.
	* gas/mips/mips4.d: Update.
	* gas/mips/mips4-fp.l: New file. Check error messages with
	-msoft-float.
	* gas/mips/mips4-fp.d: New file. Check disassembly with
	hard-float.

	* gas/mips/mips32r2.s: Split out fp instructions from here ...
	* gas/mips/mips32r2-fp32.s: ... to here.
	* gas/mips/mips32r2.d: Update.
	* gas/mips/mips32r2-fp32.l: New file.  Check error messages with
	-msoft-float.
	* gas/mips/mips32r2-fp32.d: New file.  Check disassembly with
	hard-float.

	* gas/mips/mips32r2-ill-nofp.s, gas/mips/mips32r2-ill-nofp.l: New
	test derived from mips32r2-ill.

	* gas/mips/mips32-sf32.l: New list test for mips32-sf32.s to check
	error messages for soft-float targets.

	* gas/mips/mips-macro-ill-sfp.s, gas/mips/mips-macro-ill-sfp.l:
	New test for -msingle-float.
	* gas/mips/mips-macro-ill-nofp.s, gas/mips/mips-macro-ill-nofp.l:
	New test for -msoft-float.
	* gas/mips/mips-hard-float-flag.s,
	gas/mips/mips-hard-float-flag.l: New test for -mhard-float.
	* gas/mips/mips-double-float-flag.s,
	gas/mips/mips-double-float-flag.l: New test for -mdouble-float.

	* gas/mips/mips.exp: Run new mips4-fp and mips32r2-fp dump tests.
	Run mips4-fp and mips32r2-fp list tests with -msoft-float.  Run
	new mips32r2-ill-nofp with -msoft-float.  Run new mips32-sf32 list
	test with -msoft-float.  Run new mips-macro-ill-sfp test with
	-msingle-float.  Run new mips-macro-ill-nofp test with
	-msoft-float.  Run new mips-hard-float-flag and
	mips-double-float-flag tests.
@
text
@#objdump: -dr --prefix-addresses
#name: MIPS mips4 non-fp

# Test mips4 *non-fp* insturctions.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> movn	a0,a2,a2
0+0004 <[^>]*> movz	a0,a2,a2
0+0008 <[^>]*> pref	0x4,0\(a0\)
	...
@


1.6
log
@	* gas/mips/mips4.s, gas/mips/mips4.d: Enable the "pref" test.  Change
	arguments for "madd.s" so that the instruction is correct for mips1
	and still matches "bc3*".
@
text
@d2 1
a2 1
#name: MIPS mips4
d4 1
a4 1
# Test the mips4 macros.
d9 3
a11 42
0+0000 <[^>]*> bc1f	00000000+ <text_label>
0+0004 <[^>]*> nop
0+0008 <[^>]*> bc1f	\$fcc1,00000000+ <text_label>
0+000c <[^>]*> nop
0+0010 <[^>]*> bc1fl	\$fcc1,00000000+ <text_label>
0+0014 <[^>]*> nop
0+0018 <[^>]*> bc1t	\$fcc1,00000000+ <text_label>
0+001c <[^>]*> nop
0+0020 <[^>]*> bc1tl	\$fcc2,00000000+ <text_label>
0+0024 <[^>]*> nop
0+0028 <[^>]*> c.f.d	\$f4,\$f6
0+002c <[^>]*> c.f.d	\$fcc1,\$f4,\$f6
0+0030 <[^>]*> ldxc1	\$f2,a0\(a1\)
0+0034 <[^>]*> lwxc1	\$f2,a0\(a1\)
0+0038 <[^>]*> madd.d	\$f0,\$f2,\$f4,\$f6
0+003c <[^>]*> madd.s	\$f10,\$f8,\$f2,\$f0
0+0040 <[^>]*> movf	a0,a1,\$fcc4
0+0044 <[^>]*> movf.d	\$f4,\$f6,\$fcc0
0+0048 <[^>]*> movf.s	\$f4,\$f6,\$fcc0
0+004c <[^>]*> movn	a0,a2,a2
0+0050 <[^>]*> movn.d	\$f4,\$f6,a2
0+0054 <[^>]*> movn.s	\$f4,\$f6,a2
0+0058 <[^>]*> movt	a0,a1,\$fcc4
0+005c <[^>]*> movt.d	\$f4,\$f6,\$fcc0
0+0060 <[^>]*> movt.s	\$f4,\$f6,\$fcc0
0+0064 <[^>]*> movz	a0,a2,a2
0+0068 <[^>]*> movz.d	\$f4,\$f6,a2
0+006c <[^>]*> movz.s	\$f4,\$f6,a2
0+0070 <[^>]*> msub.d	\$f0,\$f2,\$f4,\$f6
0+0074 <[^>]*> msub.s	\$f0,\$f2,\$f4,\$f6
0+0078 <[^>]*> nmadd.d	\$f0,\$f2,\$f4,\$f6
0+007c <[^>]*> nmadd.s	\$f0,\$f2,\$f4,\$f6
0+0080 <[^>]*> nmsub.d	\$f0,\$f2,\$f4,\$f6
0+0084 <[^>]*> nmsub.s	\$f0,\$f2,\$f4,\$f6
0+0088 <[^>]*> pref	0x4,0\(a0\)
0+008c <[^>]*> prefx	0x4,a0\(a1\)
0+0090 <[^>]*> recip.d	\$f4,\$f6
0+0094 <[^>]*> recip.s	\$f4,\$f6
0+0098 <[^>]*> rsqrt.d	\$f4,\$f6
0+009c <[^>]*> rsqrt.s	\$f4,\$f6
0+00a0 <[^>]*> sdxc1	\$f4,a0\(a1\)
0+00a4 <[^>]*> swxc1	\$f4,a0\(a1\)
@


1.5
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@d24 1
a24 1
0+003c <[^>]*> madd.s	\$f0,\$f2,\$f4,\$f6
d43 8
a50 7
0+0088 <[^>]*> prefx	0x4,a0\(a1\)
0+008c <[^>]*> recip.d	\$f4,\$f6
0+0090 <[^>]*> recip.s	\$f4,\$f6
0+0094 <[^>]*> rsqrt.d	\$f4,\$f6
0+0098 <[^>]*> rsqrt.s	\$f4,\$f6
0+009c <[^>]*> sdxc1	\$f4,a0\(a1\)
0+00a0 <[^>]*> swxc1	\$f4,a0\(a1\)
@


1.4
log
@2002-12-27  Chris Demetriou  <cgd@@broadcom.com>

        * gas/mips/mips.exp: Define the notion of an "architecture data
        array," add comments indicating how to add a new architecture and
        suggestions for adding new tests.  Populate the architecture data
        array with many known architectures and convert many tests to
        be run for multiple architectures.
        (mips_arches): New global array.
        (mips_arch_create, mips_arch_list_all, mips_arch_data)
        (mips_arch_displayname, mips_arch_properties)
        (mips_arch_as_flags, mips_arch_objdump_flags, mips_arch_matches)
        (mips_arch_list_matching): New functions to operate on mips_arches.
        (run_dump_test_arch, run_dump_test_arches, run_list_test_arch)
        (run_list_test_arches): New functions.
        (run_list_test): Document and add an optional "test name" argument.
        * gas/mips/abs.d: Remove CPU-specific assembler and objdump flags,
        and CPU names from test names.
        * gas/mips/add.d: Likewise.
        * gas/mips/and.d: Likewise.
        * gas/mips/dli.d: Likewise.
        * gas/mips/jal-empic-elf-2.d: Likewise.
        * gas/mips/jal-empic-elf-3.d: Likewise.
        * gas/mips/jal-empic-elf.d: Likewise.
        * gas/mips/lb-svr4pic.d: Likewise.
        * gas/mips/lb.d: Likewise.
        * gas/mips/mips32.d: Likewise.
        * gas/mips/mips4.d: Likewise.
        * gas/mips/mips64.d: Likewise.
        * gas/mips/rol-hw.d: Likewise.
        * gas/mips/rol.d: Likewise.
        * gas/mips/rol64-hw.d: Likewise.
        * gas/mips/rol64.d: Likewise.
        * gas/mips/elf-jal.d: Likewise.  Also, indicate ELF in test name.
        * gas/mips/mips64-mdmx.d: Tweak printed name to indicate that this
        test uses the -mdmx flag.
        * gas/mips/mips64-mips3d.d: Tweak printed name to indicate that
        this test uses the -mips3d flag.
        * gas/mips/mips64-mips3d-incl.d: New file.
@
text
@d29 2
a30 2
0+0050 <[^>]*> movn.d	\$f4,\$f5,a2
0+0054 <[^>]*> movn.s	\$f4,\$f5,a2
d35 2
a36 2
0+0068 <[^>]*> movz.d	\$f4,\$f5,a2
0+006c <[^>]*> movz.s	\$f4,\$f5,a2
@


1.4.2.1
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@d29 2
a30 2
0+0050 <[^>]*> movn.d	\$f4,\$f6,a2
0+0054 <[^>]*> movn.s	\$f4,\$f6,a2
d35 2
a36 2
0+0068 <[^>]*> movz.d	\$f4,\$f6,a2
0+006c <[^>]*> movz.s	\$f4,\$f6,a2
@


1.3
log
@2001-06-28  Eric Christopher <echristo@@redhat.com>
	    H.J. Lu  <hjl@@gnu.org>

        * config/tc-mips.c (mips_arch): New. Use mips_arch instead
        of mips_cpu for the ISA selection.
        (md_longopts): Add OPTION_MARCH and OPTION_MTUNE.
        (md_parse_option): Handle OPTION_MARCH and OPTION_MTUNE.
	(mips_tune): New.  Use mips_tune for scheduling and optimization
	issues.
	(append_insn): Use mips_tune and mips_arch.
	(macro_build): Ditto.
	(mips_ip): Ditto.
	(md_begin): Handle mips_arch, mips_tune and mips_cpu.  For
	backwards compatability mips_cpu generates arch and tune.
	(md_show_usage): Document new behavior.

	* doc/c-mips.texi (MIPS Opts): Document -march and -mtune.
	Deprecate -mcpu.

	* NEWS: Update.

2001-06-28  Eric Christopher  <echristo@@redhat.com>

	* gas/mips/usd.d: Change for march/mtune.
	* gas/mips/ulh-xgot.d: Ditto.
	* gas/mips/uld.d: Ditto.
	* gas/mips/trunc.d: Ditto.
	* gas/mips/rol.d: Ditto.
	* gas/mips/nodelay.d: Ditto.
	* gas/mips/mul.d: Ditto.
	* gas/mips/mul-ilocks.d: Ditto.
	* gas/mips/trap20.d: Ditto.
	* gas/mips/mips4.d: Ditto.
	* gas/mips/mips16.d: Ditto.
	* gas/mips/lif-xgot.d: Ditto.
	* gas/mips/lif-svr4pic.d: Ditto.
	* gas/mips/ld-xgot.d: Ditto.
	* gas/mips/ld-svr4pic.d: Ditto.
	* gas/mips/ld-ilocks-addr32.d: Ditto.
	* gas/mips/lb-xgot.d: Ditto.
	* gas/mips/jal-xgot.d: Ditto.
	* gas/mips/jal-svr4pic.d: Ditto.
	* gas/mips/delay.d: Ditto.
	* gas/mips/lb-xgot-ilocks.d: Ditto.
	* gas/mips/div.d: Ditto.
	* gas/mips/break20.d: Ditto.
	* gas/mips/delay.d: Ditto.
	* gas/mips/elf_e_flags3.d: Ditto.
	* gas/mips/elf_e_flags4.d: Ditto.
	* gas/mips/lineno.d: Ditto.
	* gas/mips/mips16.d: Ditto.
	* gas/mips/mips4.d: Ditto.
	* gas/mips/mips4010.d: Ditto.
	* gas/mips/mips4650.d: Ditto.
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses -mmips:5000
a2 1
#as: -mips4 -mtune=r5000
@


1.2
log
@Fix MIPS disassembler so that it produces reassemblable code.
@
text
@d3 1
a3 1
#as: -mips4 -mcpu=r5000
@


1.1
log
@Initial revision
@
text
@d22 2
a23 2
0+0030 <[^>]*> ldxc1	\$f2,\$a0\(\$a1\)
0+0034 <[^>]*> lwxc1	\$f2,\$a0\(\$a1\)
d26 1
a26 1
0+0040 <[^>]*> movf	\$a0,\$a1,\$fcc4
d29 4
a32 4
0+004c <[^>]*> movn	\$a0,\$a2,\$a2
0+0050 <[^>]*> movn.d	\$f4,\$f5,\$a2
0+0054 <[^>]*> movn.s	\$f4,\$f5,\$a2
0+0058 <[^>]*> movt	\$a0,\$a1,\$fcc4
d35 3
a37 3
0+0064 <[^>]*> movz	\$a0,\$a2,\$a2
0+0068 <[^>]*> movz.d	\$f4,\$f5,\$a2
0+006c <[^>]*> movz.s	\$f4,\$f5,\$a2
d44 1
a44 1
0+0088 <[^>]*> prefx	0x4,\$a0\(\$a1\)
d49 2
a50 2
0+009c <[^>]*> sdxc1	\$f4,\$a0\(\$a1\)
0+00a0 <[^>]*> swxc1	\$f4,\$a0\(\$a1\)
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@


1.1.1.1.4.1
log
@Merge from mainline.
@
text
@d22 2
a23 2
0+0030 <[^>]*> ldxc1	\$f2,a0\(a1\)
0+0034 <[^>]*> lwxc1	\$f2,a0\(a1\)
d26 1
a26 1
0+0040 <[^>]*> movf	a0,a1,\$fcc4
d29 4
a32 4
0+004c <[^>]*> movn	a0,a2,a2
0+0050 <[^>]*> movn.d	\$f4,\$f5,a2
0+0054 <[^>]*> movn.s	\$f4,\$f5,a2
0+0058 <[^>]*> movt	a0,a1,\$fcc4
d35 3
a37 3
0+0064 <[^>]*> movz	a0,a2,a2
0+0068 <[^>]*> movz.d	\$f4,\$f5,a2
0+006c <[^>]*> movz.s	\$f4,\$f5,a2
d44 1
a44 1
0+0088 <[^>]*> prefx	0x4,a0\(a1\)
d49 2
a50 2
0+009c <[^>]*> sdxc1	\$f4,a0\(a1\)
0+00a0 <[^>]*> swxc1	\$f4,a0\(a1\)
@


