/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  reg [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [25:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_43z;
  wire celloutsig_0_56z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [39:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  reg [14:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_12z ? celloutsig_1_9z : celloutsig_1_17z;
  assign celloutsig_0_16z = celloutsig_0_6z ? celloutsig_0_7z : 1'h1;
  assign celloutsig_0_26z = celloutsig_0_23z ? 1'h1 : celloutsig_0_6z;
  assign celloutsig_0_34z = !(celloutsig_0_32z[2] ? celloutsig_0_15z[4] : 1'h0);
  assign celloutsig_0_18z = !(celloutsig_0_10z[1] ? celloutsig_0_17z[16] : 1'h0);
  assign celloutsig_0_20z = !(celloutsig_0_7z ? celloutsig_0_17z[13] : celloutsig_0_17z[3]);
  assign celloutsig_0_75z = ~(celloutsig_0_34z | celloutsig_0_56z);
  assign celloutsig_0_76z = ~(celloutsig_0_43z | celloutsig_0_75z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z[0] | celloutsig_1_1z);
  assign celloutsig_0_0z = ~((in_data[81] | in_data[2]) & (in_data[2] | in_data[10]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z | 1'h1) & (celloutsig_0_6z | celloutsig_0_2z));
  assign celloutsig_0_6z = 1'h1 | ~(1'h1);
  assign celloutsig_1_19z = celloutsig_1_14z | ~(in_data[141]);
  assign celloutsig_0_56z = ~(celloutsig_0_33z ^ celloutsig_0_32z[1]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_1_0z = in_data[117:115] + in_data[112:110];
  assign celloutsig_0_8z = { celloutsig_0_2z, 7'h7f, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, 1'h1 } + { 1'h1, celloutsig_0_0z, 7'h7f, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, 1'h1 };
  assign celloutsig_0_33z = celloutsig_0_29z[7:4] > { celloutsig_0_8z[11:9], celloutsig_0_26z };
  assign celloutsig_1_17z = celloutsig_1_13z[8:4] < celloutsig_1_5z[13:9];
  assign celloutsig_1_12z = celloutsig_1_1z & ~(celloutsig_1_0z[2]);
  assign celloutsig_1_2z = in_data[114:111] % { 1'h1, celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[175:144], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[152:114] };
  assign celloutsig_1_4z = in_data[168:149] % { 1'h1, celloutsig_1_3z[29:11] };
  assign celloutsig_1_13z = celloutsig_1_3z[36:28] % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_8z[9:1] % { 4'hf, celloutsig_0_6z, 1'h1, celloutsig_0_6z, 2'h3 };
  assign celloutsig_0_32z = { celloutsig_0_12z, celloutsig_0_6z, 1'h1 } * celloutsig_0_8z[10:4];
  assign celloutsig_1_11z = in_data[141:110] != in_data[145:114];
  assign celloutsig_1_14z = celloutsig_1_5z[9:0] != { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_16z, 1'h1 } != { celloutsig_0_17z[5], 1'h1, celloutsig_0_18z };
  assign celloutsig_0_2z = in_data[32:16] != { in_data[81:68], celloutsig_0_0z, celloutsig_0_0z, 1'h1 };
  assign celloutsig_0_12z = - in_data[36:32];
  assign celloutsig_0_30z = - { celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_15z, 1'h1, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_24z };
  assign celloutsig_1_7z = ~ { celloutsig_1_4z[11:2], celloutsig_1_0z };
  assign celloutsig_0_14z = ~ in_data[52:42];
  assign celloutsig_0_43z = | { celloutsig_0_30z[24:20], celloutsig_0_16z };
  assign celloutsig_0_28z = | celloutsig_0_17z;
  assign celloutsig_1_1z = ~^ celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_5z[4:0] >> celloutsig_1_7z[8:4];
  assign celloutsig_0_10z = { celloutsig_0_8z[1:0], celloutsig_0_6z } <<< { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_13z, 1'h1 } - { celloutsig_0_13z[7:0], celloutsig_0_7z, 1'h1, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_24z = celloutsig_0_12z - { celloutsig_0_11z[4], 3'h0, celloutsig_0_11z[4] };
  always_latch
    if (!clkin_data[96]) celloutsig_1_5z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_5z = { in_data[187:180], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_15z = { celloutsig_0_8z[6], celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_29z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_29z = celloutsig_0_8z[9:1];
  assign { celloutsig_0_11z[8:6], celloutsig_0_11z[4] } = ~ { celloutsig_0_8z[8:6], celloutsig_0_6z };
  assign { celloutsig_0_11z[5], celloutsig_0_11z[3:0] } = { 4'h0, celloutsig_0_11z[4] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
