{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622462184892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622462184892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 20:56:24 2021 " "Processing started: Mon May 31 20:56:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622462184892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622462184892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622462184892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1622462185445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_slow.vo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_85c_slow.vo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462185650 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_slow.vo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_0c_slow.vo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462185728 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_fast.vo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_min_1200mv_0c_fast.vo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462185814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock.vo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock.vo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462185897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_v_slow.sdo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_85c_v_slow.sdo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462186013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_v_slow.sdo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_0c_v_slow.sdo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462186113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_v_fast.sdo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_min_1200mv_0c_v_fast.sdo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462186229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_v.sdo C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_v.sdo in folder \"C:/intelFPGA_lite/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622462186331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622462186397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 20:56:26 2021 " "Processing ended: Mon May 31 20:56:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622462186397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622462186397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622462186397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622462186397 ""}
