
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: \\hyd-fs\sqatest5\releases\production\Synopsys\Synplify\pc\synplify_S202109M
OS: Windows 6.2

Hostname: HYD-DK-SQA_1

Implementation : synthesis

# Written on Mon May 16 17:03:48 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "Z:\Pramod\Github_Examples\SmartDebug_XCVR\XCVR_Single_Lane\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                           Requested     Requested     Clock        Clock                Clock
Level     Clock                                           Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------------------------------------------------------
0 -       SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R     62.5 MHz      16.000        declared     default_clkgroup     822  
                                                                                                                             
0 -       SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R     62.5 MHz      16.000        declared     default_clkgroup     143  
                                                                                                                             
0 -       REF_CLK_PAD_P                                   156.2 MHz     6.400         declared     default_clkgroup     0    
=============================================================================================================================


Clock Load Summary
******************

                                                Clock     Source                                                    Clock Pin                                                          Non-clock Pin                                    Non-clock Pin                                                   
Clock                                           Load      Pin                                                       Seq Example                                                        Seq Example                                      Comb Example                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SmartBert_Core_0_0/PF_XCVR_0/LANE0/RX_CLK_R     822       SmartBert_Core_0_0.PF_XCVR_0.LANE0.RX_CLK_R(XCVR_PMA)     SmartBert_Core_0_0.SB_VER_GEN_0.SLE_RX_LANE0_ALIGN.C               -                                                SmartBert_Core_0_0.SB_VER_GEN_0.un1_LANE0_RX_CLK.I[0](inv)      
                                                                                                                                                                                                                                                                                                        
SmartBert_Core_0_0/PF_XCVR_0/LANE0/TX_CLK_R     143       SmartBert_Core_0_0.PF_XCVR_0.LANE0.TX_CLK_R(XCVR_PMA)     SmartBert_Core_0_0.SB_VER_GEN_0.SLE_CDR_REFERENCE_CLK_SOURCE.C     -                                                SmartBert_Core_0_0.SB_VER_GEN_0.un1_LANE0_TX_CLK.I[0](inv)      
                                                                                                                                                                                                                                                                                                        
REF_CLK_PAD_P                                   0         REF_CLK_PAD_P(port)                                       -                                                                  SmartBert_Core_0_0.PF_XCVR_0.LANE0.REF_CLK_P     PF_XCVR_REF_CLK_0_0.PF_XCVR_REF_CLK_0_0.I_IO.PAD_P(XCVR_REF_CLK)
========================================================================================================================================================================================================================================================================================================
