andgate.v,verilog,xil_defaultlib,../../../../Project3-1.srcs/sources_1/CODES/vivado/andgate/andgate.srcs/sources_1/new/andgate.v,
design_1_andgate_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_0_0/sim/design_1_andgate_0_0.v,
notgate.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3af9/notgate.v,
design_1_notgate_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_notgate_0_0/sim/design_1_notgate_0_0.v,
design_1_notgate_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_notgate_1_0/sim/design_1_notgate_1_0.v,
orgate.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3011/orgate.v,
design_1_orgate_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_orgate_0_0/sim/design_1_orgate_0_0.v,
design_1_andgate_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_1_0/sim/design_1_andgate_1_0.v,
design_1_orgate_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_orgate_1_0/sim/design_1_orgate_1_0.v,
design_1_orgate_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_orgate_2_0/sim/design_1_orgate_2_0.v,
design_1_andgate_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_1_1/sim/design_1_andgate_1_1.v,
design_1_andgate_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_0_1/sim/design_1_andgate_0_1.v,
design_1_andgate_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_0_2/sim/design_1_andgate_0_2.v,
design_1_andgate_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_0_3/sim/design_1_andgate_0_3.v,
design_1_andgate_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_2_0/sim/design_1_andgate_2_0.v,
design_1_andgate_2_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_andgate_2_1/sim/design_1_andgate_2_1.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
