Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Jan 13 22:10:13 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file image_statistics_top_timing_summary_routed.rpt -pb image_statistics_top_timing_summary_routed.pb -rpx image_statistics_top_timing_summary_routed.rpx -warn_on_violation
| Design            : image_statistics_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   124         
TIMING-20  Warning   Non-clocked latch               72          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (288)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (18)
6. checking no_output_delay (98)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (288)
--------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: pixel_counter_x_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pixel_counter_x_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pixel_counter_x_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: pixel_counter_x_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (98)
--------------------------------
 There are 98 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.957        0.000                      0                 4629        0.021        0.000                      0                 4629        1.968        0.000                       0                  1637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clki   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clki                2.957        0.000                      0                 4503        0.021        0.000                      0                 4503        1.968        0.000                       0                  1637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clki               clki                     3.205        0.000                      0                  126        0.317        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clki                        
(none)                      clki          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clki
  To Clock:  clki

Setup :            0  Failing Endpoints,  Worst Slack        2.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.903ns (45.738%)  route 1.071ns (54.262%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.919ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.832ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.726     3.290    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X7Y94          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.369 f  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/Q
                         net (fo=4, routed)           0.217     3.585    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X10Y95         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.710 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     3.723    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X10Y95         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.915 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.941    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     4.004 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.231     4.235    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X11Y95         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     4.304 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_3/O
                         net (fo=2, routed)           0.303     4.607    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X8Y94          LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.696 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.008     4.704    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X8Y94          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.819 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.845    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X8Y95          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.928 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.198     5.126    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X11Y95         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.214 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[6]_i_1/O
                         net (fo=1, routed)           0.050     5.264    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]_0
    SLICE_X11Y95         FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.545     7.859    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y95         FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                         clock pessimism              0.371     8.231    
                         clock uncertainty           -0.035     8.196    
    SLICE_X11Y95         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.221    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.768ns (39.101%)  route 1.196ns (60.900%))
  Logic Levels:           6  (CARRY8=3 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.919ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.832ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.726     3.290    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X7Y94          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.369 f  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/Q
                         net (fo=4, routed)           0.217     3.585    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X10Y95         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.710 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     3.723    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X10Y95         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.915 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.941    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     4.004 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.310     4.314    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X7Y95          LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     4.383 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_6/O
                         net (fo=2, routed)           0.272     4.656    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X8Y94          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.141     4.797 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.309     5.106    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[4]
    SLICE_X11Y95         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.205 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[4]_i_1/O
                         net (fo=1, routed)           0.049     5.254    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]_0
    SLICE_X11Y95         FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.545     7.859    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X11Y95         FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.371     8.231    
                         clock uncertainty           -0.035     8.196    
    SLICE_X11Y95         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.221    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.831ns (41.381%)  route 1.177ns (58.619%))
  Logic Levels:           6  (CARRY8=3 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 7.855 - 5.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.919ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.832ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.726     3.290    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X7Y94          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.369 f  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/Q
                         net (fo=4, routed)           0.217     3.585    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X10Y95         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.710 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     3.723    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X10Y95         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.915 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.941    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     4.004 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.310     4.314    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X7Y95          LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     4.383 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_6/O
                         net (fo=2, routed)           0.272     4.656    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X8Y94          CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.180     4.836 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.291     5.127    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[7]
    SLICE_X7Y95          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.250 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[7]_i_1/O
                         net (fo=1, routed)           0.048     5.298    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]_0
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.541     7.855    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                         clock pessimism              0.421     8.277    
                         clock uncertainty           -0.035     8.241    
    SLICE_X7Y95          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.266    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.963ns (48.450%)  route 1.025ns (51.550%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.919ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.832ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.726     3.290    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X7Y94          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.369 f  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/Q
                         net (fo=4, routed)           0.217     3.585    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X10Y95         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.710 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     3.723    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X10Y95         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.915 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.941    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     4.004 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.231     4.235    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X11Y95         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     4.304 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_3/O
                         net (fo=2, routed)           0.303     4.607    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X8Y94          LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.696 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.008     4.704    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X8Y94          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.819 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.845    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X8Y95          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.928 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.152     5.080    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X7Y95          LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.228 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[3]_i_1/O
                         net (fo=1, routed)           0.049     5.277    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]_0
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.539     7.853    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                         clock pessimism              0.421     8.275    
                         clock uncertainty           -0.035     8.239    
    SLICE_X7Y95          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.264    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.942ns (51.075%)  route 0.902ns (48.925%))
  Logic Levels:           8  (CARRY8=4 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.919ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.832ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.753     3.317    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X8Y98          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.396 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=3, routed)           0.204     3.599    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X5Y100         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.721 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.025     3.746    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X5Y100         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.909 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.935    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X5Y101         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.998 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.219     4.218    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X6Y99          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     4.284 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_2/O
                         net (fo=2, routed)           0.137     4.421    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X7Y99          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.571 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010     4.581    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X7Y99          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.696 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.722    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y100         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.805 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.197     5.002    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X5Y99          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.103 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.058     5.161    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]_0
    SLICE_X5Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.545     7.859    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.371     8.231    
                         clock uncertainty           -0.035     8.195    
    SLICE_X5Y99          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.220    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.941ns (51.104%)  route 0.900ns (48.896%))
  Logic Levels:           8  (CARRY8=4 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 7.859 - 5.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.919ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.832ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.753     3.317    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X8Y98          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.396 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=3, routed)           0.204     3.599    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X5Y100         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.721 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.025     3.746    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X5Y100         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.909 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.935    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X5Y101         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.998 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.219     4.218    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X6Y99          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     4.284 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_2/O
                         net (fo=2, routed)           0.137     4.421    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X7Y99          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.571 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010     4.581    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X7Y99          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.696 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.722    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y100         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.805 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.194     4.999    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X5Y99          LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.099 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[5]_i_1/O
                         net (fo=1, routed)           0.059     5.158    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]_0
    SLICE_X5Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.545     7.859    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism              0.371     8.231    
                         clock uncertainty           -0.035     8.195    
    SLICE_X5Y99          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.220    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.929ns (50.625%)  route 0.906ns (49.375%))
  Logic Levels:           8  (CARRY8=4 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 7.860 - 5.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.919ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.832ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.753     3.317    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X8Y98          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.396 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=3, routed)           0.204     3.599    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X5Y100         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.721 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.025     3.746    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X5Y100         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.909 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.935    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X5Y101         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.998 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.219     4.218    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X6Y99          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     4.284 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_2/O
                         net (fo=2, routed)           0.137     4.421    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X7Y99          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.571 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010     4.581    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X7Y99          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.696 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.722    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y100         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.805 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.187     4.992    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X5Y99          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     5.080 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[3]_i_1/O
                         net (fo=1, routed)           0.072     5.152    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]_0
    SLICE_X5Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.546     7.860    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X5Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                         clock pessimism              0.371     8.232    
                         clock uncertainty           -0.035     8.196    
    SLICE_X5Y99          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.221    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.903ns (47.417%)  route 1.001ns (52.583%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 7.853 - 5.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.919ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.832ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.726     3.290    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X7Y94          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.369 f  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/Q
                         net (fo=4, routed)           0.217     3.585    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X10Y95         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.710 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     3.723    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X10Y95         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.915 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.941    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     4.004 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.231     4.235    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X11Y95         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     4.304 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_3/O
                         net (fo=2, routed)           0.303     4.607    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X8Y94          LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.696 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.008     4.704    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X8Y94          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.819 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.845    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X8Y95          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.928 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.128     5.056    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X7Y95          LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.144 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.050     5.194    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]_0
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.539     7.853    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.421     8.275    
                         clock uncertainty           -0.035     8.239    
    SLICE_X7Y95          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.264    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -5.194    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.866ns (46.251%)  route 1.006ns (53.749%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 7.855 - 5.000 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.726ns (routing 0.919ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.832ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.726     3.290    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X7Y94          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.369 f  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]/Q
                         net (fo=4, routed)           0.217     3.585    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X10Y95         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.710 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.013     3.723    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X10Y95         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.915 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.941    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     4.004 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.231     4.235    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X11Y95         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     4.304 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_3/O
                         net (fo=2, routed)           0.303     4.607    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X8Y94          LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.696 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.008     4.704    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X8Y94          CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.819 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.845    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X8Y95          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.928 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.132     5.060    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X7Y95          LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     5.111 r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[5]_i_1/O
                         net (fo=1, routed)           0.051     5.162    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]_0
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.541     7.855    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X7Y95          FDRE                                         r  statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism              0.421     8.277    
                         clock uncertainty           -0.035     8.241    
    SLICE_X7Y95          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.266    statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.930ns (51.796%)  route 0.865ns (48.204%))
  Logic Levels:           8  (CARRY8=4 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 7.858 - 5.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.919ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.832ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.753     3.317    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X8Y98          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.396 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=3, routed)           0.204     3.599    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X5Y100         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.721 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.025     3.746    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X5Y100         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.909 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.935    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X5Y101         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.998 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4_CARRY8/O[0]
                         net (fo=15, routed)          0.219     4.218    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/S[6]
    SLICE_X6Y99          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     4.284 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[6].gen_post_mid.gen_rem/inst_i_2/O
                         net (fo=2, routed)           0.137     4.421    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X7Y99          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.571 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.010     4.581    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X7Y99          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.696 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.722    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X7Y100         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     4.805 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4_CARRY8/O[1]
                         net (fo=9, routed)           0.170     4.975    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/rem_inc[9]
    SLICE_X6Y99          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     5.064 r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rtl.gen_reg.d_reg[7]_i_1/O
                         net (fo=1, routed)           0.048     5.112    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]_0
    SLICE_X6Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.544     7.858    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/aclk
    SLICE_X6Y99          FDRE                                         r  statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                         clock pessimism              0.371     8.230    
                         clock uncertainty           -0.035     8.194    
    SLICE_X6Y99          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.219    statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_rem.gen_rem_out/gen_rtl.gen_reg.d_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  3.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 pixel_shift_reg_x_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_shift_reg_x_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.238%)  route 0.111ns (65.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.547ns (routing 0.832ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.919ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.547     2.861    clk_i_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  pixel_shift_reg_x_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.919 r  pixel_shift_reg_x_reg[71]/Q
                         net (fo=2, routed)           0.111     3.031    pixel_shift_reg_x[71]
    SLICE_X6Y80          FDCE                                         r  pixel_shift_reg_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.756     3.320    clk_i_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  pixel_shift_reg_x_reg[63]/C
                         clock pessimism             -0.371     2.948    
    SLICE_X6Y80          FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.010    pixel_shift_reg_x_reg[63]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pixel_shift_reg_x_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_shift_reg_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.964ns (routing 0.506ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.568ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.964     2.070    clk_i_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  pixel_shift_reg_x_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.109 r  pixel_shift_reg_x_reg[16]/Q
                         net (fo=2, routed)           0.037     2.145    pixel_shift_reg_x[16]
    SLICE_X6Y85          FDCE                                         r  pixel_shift_reg_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.094     2.480    clk_i_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  pixel_shift_reg_x_reg[8]/C
                         clock pessimism             -0.404     2.076    
    SLICE_X6Y85          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.123    pixel_shift_reg_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 laplacian_core/pixel_reg_x_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian_core/pixel_7_shift_reg/shift_reg_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.059ns (48.361%)  route 0.063ns (51.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      1.542ns (routing 0.832ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.919ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.542     2.857    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDCE                                         r  laplacian_core/pixel_reg_x_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.916 r  laplacian_core/pixel_reg_x_reg[60]/Q
                         net (fo=1, routed)           0.063     2.979    laplacian_core/pixel_7_shift_reg/Q[4]
    SLICE_X7Y82          FDCE                                         r  laplacian_core/pixel_7_shift_reg/shift_reg_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.752     3.316    laplacian_core/pixel_7_shift_reg/clk_i_IBUF_BUFG
    SLICE_X7Y82          FDCE                                         r  laplacian_core/pixel_7_shift_reg/shift_reg_reg[4][0]/C
                         clock pessimism             -0.423     2.893    
    SLICE_X7Y82          FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.955    laplacian_core/pixel_7_shift_reg/shift_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 laplacian_core/pixel_reg_x_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian_core/pixel_3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.027%)  route 0.075ns (55.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      1.529ns (routing 0.832ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.919ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.529     2.843    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  laplacian_core/pixel_reg_x_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.902 r  laplacian_core/pixel_reg_x_reg[28]/Q
                         net (fo=4, routed)           0.075     2.977    laplacian_core/pixel_reg_x_reg_n_1_[28]
    SLICE_X7Y87          FDCE                                         r  laplacian_core/pixel_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.750     3.314    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  laplacian_core/pixel_3_reg[4]/C
                         clock pessimism             -0.423     2.890    
    SLICE_X7Y87          FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.952    laplacian_core/pixel_3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 statistics_core_laplacian/mean_shift_reg/shift_reg_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/mean_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.532ns (routing 0.832ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.919ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.532     2.846    statistics_core_laplacian/mean_shift_reg/clk_i_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  statistics_core_laplacian/mean_shift_reg/shift_reg_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.904 r  statistics_core_laplacian/mean_shift_reg/shift_reg_reg[4][8]/Q
                         net (fo=1, routed)           0.071     2.975    statistics_core_laplacian/mean_delayed_x[4]
    SLICE_X6Y91          FDCE                                         r  statistics_core_laplacian/mean_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.752     3.316    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  statistics_core_laplacian/mean_o_reg[4]/C
                         clock pessimism             -0.429     2.887    
    SLICE_X6Y91          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.949    statistics_core_laplacian/mean_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rgb_to_gray/pixel_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_shift_reg_x_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      1.547ns (routing 0.832ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.919ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.547     2.861    rgb_to_gray/clk_i_IBUF_BUFG
    SLICE_X8Y81          FDCE                                         r  rgb_to_gray/pixel_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.919 r  rgb_to_gray/pixel_o_reg[5]/Q
                         net (fo=1, routed)           0.071     2.990    pixel_o[5]
    SLICE_X8Y81          FDCE                                         r  pixel_shift_reg_x_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.769     3.333    clk_i_IBUF_BUFG
    SLICE_X8Y81          FDCE                                         r  pixel_shift_reg_x_reg[69]/C
                         clock pessimism             -0.431     2.902    
    SLICE_X8Y81          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.964    pixel_shift_reg_x_reg[69]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 laplacian_core/pixel_reg_x_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_core/sobel_y_px6_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.060ns (33.593%)  route 0.119ns (66.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.542ns (routing 0.832ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.919ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.542     2.857    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  laplacian_core/pixel_reg_x_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.917 r  laplacian_core/pixel_reg_x_reg[52]/Q
                         net (fo=4, routed)           0.119     3.035    gradient_core/Q[15]
    SLICE_X4Y81          FDCE                                         r  gradient_core/sobel_y_px6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.753     3.317    gradient_core/clk_i_IBUF_BUFG
    SLICE_X4Y81          FDCE                                         r  gradient_core/sobel_y_px6_reg[4]/C
                         clock pessimism             -0.371     2.945    
    SLICE_X4Y81          FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.007    gradient_core/sobel_y_px6_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pixel_shift_reg_x_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_shift_reg_x_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.544%)  route 0.126ns (68.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.543ns (routing 0.832ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.919ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.543     2.858    clk_i_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  pixel_shift_reg_x_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.916 r  pixel_shift_reg_x_reg[54]/Q
                         net (fo=2, routed)           0.126     3.042    pixel_shift_reg_x[54]
    SLICE_X8Y82          FDCE                                         r  pixel_shift_reg_x_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.757     3.321    clk_i_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  pixel_shift_reg_x_reg[46]/C
                         clock pessimism             -0.371     2.949    
    SLICE_X8Y82          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.009    pixel_shift_reg_x_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_shift_reg_x_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_shift_reg_x_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      0.959ns (routing 0.506ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.568ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.959     2.064    clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  pixel_shift_reg_x_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.103 r  pixel_shift_reg_x_reg[28]/Q
                         net (fo=2, routed)           0.046     2.149    pixel_shift_reg_x[28]
    SLICE_X7Y88          FDCE                                         r  pixel_shift_reg_x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.089     2.475    clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  pixel_shift_reg_x_reg[20]/C
                         clock pessimism             -0.405     2.070    
    SLICE_X7Y88          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.116    pixel_shift_reg_x_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 laplacian_core/pixel_7_shift_reg/shift_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_core/sobel_y_dsp1/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clki
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.312%)  route 0.075ns (55.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.315ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      1.538ns (routing 0.832ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.919ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.538     2.852    laplacian_core/pixel_7_shift_reg/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  laplacian_core/pixel_7_shift_reg/shift_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.912 r  laplacian_core/pixel_7_shift_reg/shift_reg_reg[6][0]/Q
                         net (fo=2, routed)           0.075     2.988    gradient_core/sobel_y_dsp1/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[7]
    SLICE_X6Y80          FDRE                                         r  gradient_core/sobel_y_dsp1/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.751     3.315    gradient_core/sobel_y_dsp1/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X6Y80          FDRE                                         r  gradient_core/sobel_y_dsp1/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.422     2.893    
    SLICE_X6Y80          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.955    gradient_core/sobel_y_dsp1/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clki
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         5.000       3.710      BUFGCE_X0Y76  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X5Y89   gradient_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X5Y89   laplacian_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X9Y81   rgb_to_gray/SRL16E_inst/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X1Y94   statistics_core_gradient/mean_shift_reg/shift_reg_reg[0][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X1Y97   statistics_core_gradient/mean_shift_reg/shift_reg_reg[10][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X1Y97   statistics_core_gradient/mean_shift_reg/shift_reg_reg[11][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X4Y102  statistics_core_gradient/mean_shift_reg/shift_reg_reg[12][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X4Y102  statistics_core_gradient/mean_shift_reg/shift_reg_reg[15][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         5.000       3.936      SLICE_X4Y93   statistics_core_gradient/mean_shift_reg/shift_reg_reg[1][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   gradient_core/SRLC32E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   gradient_core/SRLC32E_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   laplacian_core/SRLC32E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   laplacian_core/SRLC32E_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X9Y81   rgb_to_gray/SRL16E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X9Y81   rgb_to_gray/SRL16E_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y94   statistics_core_gradient/mean_shift_reg/shift_reg_reg[0][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y94   statistics_core_gradient/mean_shift_reg/shift_reg_reg[0][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y97   statistics_core_gradient/mean_shift_reg/shift_reg_reg[10][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y97   statistics_core_gradient/mean_shift_reg/shift_reg_reg[10][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   gradient_core/SRLC32E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   gradient_core/SRLC32E_inst/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   laplacian_core/SRLC32E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X5Y89   laplacian_core/SRLC32E_inst/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X9Y81   rgb_to_gray/SRL16E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X9Y81   rgb_to_gray/SRL16E_inst/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y94   statistics_core_gradient/mean_shift_reg/shift_reg_reg[0][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y94   statistics_core_gradient/mean_shift_reg/shift_reg_reg[0][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y97   statistics_core_gradient/mean_shift_reg/shift_reg_reg[10][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.500       1.968      SLICE_X1Y97   statistics_core_gradient/mean_shift_reg/shift_reg_reg[10][6]_srl7_statistics_core_laplacian_mean_shift_reg_shift_reg_reg_c_5/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clki
  To Clock:  clki

Setup :            0  Failing Endpoints,  Worst Slack        3.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[32]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.145ns (9.097%)  route 1.449ns (90.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 7.847 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.832ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.899     4.912    statistics_core_gradient/AR[0]
    SLICE_X5Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.533     7.847    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[32]/C
                         clock pessimism              0.371     8.219    
                         clock uncertainty           -0.035     8.183    
    SLICE_X5Y97          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.117    statistics_core_gradient/vsum_shifted_reg[32]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[33]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.145ns (9.097%)  route 1.449ns (90.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 7.847 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.832ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.899     4.912    statistics_core_gradient/AR[0]
    SLICE_X5Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.533     7.847    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[33]/C
                         clock pessimism              0.371     8.219    
                         clock uncertainty           -0.035     8.183    
    SLICE_X5Y97          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     8.117    statistics_core_gradient/vsum_shifted_reg[33]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[34]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.145ns (9.097%)  route 1.449ns (90.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 7.847 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.832ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.899     4.912    statistics_core_gradient/AR[0]
    SLICE_X5Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.533     7.847    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[34]/C
                         clock pessimism              0.371     8.219    
                         clock uncertainty           -0.035     8.183    
    SLICE_X5Y97          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     8.117    statistics_core_gradient/vsum_shifted_reg[34]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[35]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.145ns (9.097%)  route 1.449ns (90.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 7.847 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.832ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.899     4.912    statistics_core_gradient/AR[0]
    SLICE_X5Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.533     7.847    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[35]/C
                         clock pessimism              0.371     8.219    
                         clock uncertainty           -0.035     8.183    
    SLICE_X5Y97          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     8.117    statistics_core_gradient/vsum_shifted_reg[35]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[24]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.145ns (9.275%)  route 1.418ns (90.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 7.844 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.832ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.869     4.882    statistics_core_gradient/AR[0]
    SLICE_X4Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.530     7.844    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[24]/C
                         clock pessimism              0.371     8.216    
                         clock uncertainty           -0.035     8.180    
    SLICE_X4Y97          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.114    statistics_core_gradient/vsum_shifted_reg[24]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[25]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.145ns (9.275%)  route 1.418ns (90.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 7.844 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.832ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.869     4.882    statistics_core_gradient/AR[0]
    SLICE_X4Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.530     7.844    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[25]/C
                         clock pessimism              0.371     8.216    
                         clock uncertainty           -0.035     8.180    
    SLICE_X4Y97          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     8.114    statistics_core_gradient/vsum_shifted_reg[25]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[26]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.145ns (9.275%)  route 1.418ns (90.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 7.844 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.832ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.869     4.882    statistics_core_gradient/AR[0]
    SLICE_X4Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.530     7.844    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[26]/C
                         clock pessimism              0.371     8.216    
                         clock uncertainty           -0.035     8.180    
    SLICE_X4Y97          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     8.114    statistics_core_gradient/vsum_shifted_reg[26]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/vsum_shifted_reg[27]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.145ns (9.275%)  route 1.418ns (90.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 7.844 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.832ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.869     4.882    statistics_core_gradient/AR[0]
    SLICE_X4Y97          FDCE                                         f  statistics_core_gradient/vsum_shifted_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.530     7.844    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  statistics_core_gradient/vsum_shifted_reg[27]/C
                         clock pessimism              0.371     8.216    
                         clock uncertainty           -0.035     8.180    
    SLICE_X4Y97          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     8.114    statistics_core_gradient/vsum_shifted_reg[27]
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/htsum_shifted_reg[4]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.145ns (9.672%)  route 1.354ns (90.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 7.842 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.832ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.805     4.818    statistics_core_gradient/AR[0]
    SLICE_X4Y95          FDCE                                         f  statistics_core_gradient/htsum_shifted_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.528     7.842    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  statistics_core_gradient/htsum_shifted_reg[4]/C
                         clock pessimism              0.371     8.214    
                         clock uncertainty           -0.035     8.178    
    SLICE_X4Y95          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.112    statistics_core_gradient/htsum_shifted_reg[4]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 gradient_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_gradient/htsum_shifted_reg[8]/CLR
                            (recovery check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clki rise@5.000ns - clki rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.145ns (9.672%)  route 1.354ns (90.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 7.842 - 5.000 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.832ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    gradient_core/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  gradient_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.398 f  gradient_core/valid_o_reg/Q
                         net (fo=13, routed)          0.550     3.947    gradient_core/gradient_valid_x
    SLICE_X5Y91          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.013 f  gradient_core/htsum_shifted[17]_i_1__0/O
                         net (fo=63, routed)          0.805     4.818    statistics_core_gradient/AR[0]
    SLICE_X4Y95          FDCE                                         f  statistics_core_gradient/htsum_shifted_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.528     7.842    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  statistics_core_gradient/htsum_shifted_reg[8]/C
                         clock pessimism              0.371     8.214    
                         clock uncertainty           -0.035     8.178    
    SLICE_X4Y95          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     8.112    statistics_core_gradient/htsum_shifted_reg[8]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  3.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/htsum_shifted_reg[0]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.074ns (21.530%)  route 0.270ns (78.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.568ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.212     2.410    statistics_core_laplacian/AR[0]
    SLICE_X10Y90         FDCE                                         f  statistics_core_laplacian/htsum_shifted_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.091     2.477    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  statistics_core_laplacian/htsum_shifted_reg[0]/C
                         clock pessimism             -0.364     2.113    
    SLICE_X10Y90         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.093    statistics_core_laplacian/htsum_shifted_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/htsum_shifted_reg[1]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.074ns (21.530%)  route 0.270ns (78.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.568ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.212     2.410    statistics_core_laplacian/AR[0]
    SLICE_X10Y90         FDCE                                         f  statistics_core_laplacian/htsum_shifted_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.091     2.477    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  statistics_core_laplacian/htsum_shifted_reg[1]/C
                         clock pessimism             -0.364     2.113    
    SLICE_X10Y90         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.093    statistics_core_laplacian/htsum_shifted_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/vsum_shifted_reg[12]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.074ns (19.635%)  route 0.303ns (80.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.245     2.443    statistics_core_laplacian/AR[0]
    SLICE_X11Y94         FDCE                                         f  statistics_core_laplacian/vsum_shifted_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.104     2.489    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  statistics_core_laplacian/vsum_shifted_reg[12]/C
                         clock pessimism             -0.364     2.125    
    SLICE_X11Y94         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.105    statistics_core_laplacian/vsum_shifted_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/vsum_shifted_reg[13]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.074ns (19.635%)  route 0.303ns (80.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.245     2.443    statistics_core_laplacian/AR[0]
    SLICE_X11Y94         FDCE                                         f  statistics_core_laplacian/vsum_shifted_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.104     2.489    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  statistics_core_laplacian/vsum_shifted_reg[13]/C
                         clock pessimism             -0.364     2.125    
    SLICE_X11Y94         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.105    statistics_core_laplacian/vsum_shifted_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/vsum_shifted_reg[14]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.074ns (19.635%)  route 0.303ns (80.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.245     2.443    statistics_core_laplacian/AR[0]
    SLICE_X11Y94         FDCE                                         f  statistics_core_laplacian/vsum_shifted_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.104     2.489    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  statistics_core_laplacian/vsum_shifted_reg[14]/C
                         clock pessimism             -0.364     2.125    
    SLICE_X11Y94         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.105    statistics_core_laplacian/vsum_shifted_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/vsum_shifted_reg[15]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.074ns (19.635%)  route 0.303ns (80.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.245     2.443    statistics_core_laplacian/AR[0]
    SLICE_X11Y94         FDCE                                         f  statistics_core_laplacian/vsum_shifted_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.104     2.489    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  statistics_core_laplacian/vsum_shifted_reg[15]/C
                         clock pessimism             -0.364     2.125    
    SLICE_X11Y94         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.105    statistics_core_laplacian/vsum_shifted_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/htsum_shifted_reg[10]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.074ns (20.154%)  route 0.293ns (79.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.568ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.235     2.433    statistics_core_laplacian/AR[0]
    SLICE_X9Y91          FDCE                                         f  statistics_core_laplacian/htsum_shifted_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.095     2.481    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  statistics_core_laplacian/htsum_shifted_reg[10]/C
                         clock pessimism             -0.394     2.087    
    SLICE_X9Y91          FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.067    statistics_core_laplacian/htsum_shifted_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/htsum_shifted_reg[12]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.074ns (20.154%)  route 0.293ns (79.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.568ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.235     2.433    statistics_core_laplacian/AR[0]
    SLICE_X9Y91          FDCE                                         f  statistics_core_laplacian/htsum_shifted_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.095     2.481    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  statistics_core_laplacian/htsum_shifted_reg[12]/C
                         clock pessimism             -0.394     2.087    
    SLICE_X9Y91          FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.067    statistics_core_laplacian/htsum_shifted_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/htsum_shifted_reg[8]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.074ns (20.154%)  route 0.293ns (79.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.568ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.235     2.433    statistics_core_laplacian/AR[0]
    SLICE_X9Y91          FDCE                                         f  statistics_core_laplacian/htsum_shifted_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.095     2.481    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  statistics_core_laplacian/htsum_shifted_reg[8]/C
                         clock pessimism             -0.394     2.087    
    SLICE_X9Y91          FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.067    statistics_core_laplacian/htsum_shifted_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 laplacian_core/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            statistics_core_laplacian/htsum_shifted_reg[9]/CLR
                            (removal check against rising-edge clock clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clki rise@0.000ns - clki rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.074ns (20.154%)  route 0.293ns (79.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.568ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  laplacian_core/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.105 f  laplacian_core/valid_o_reg/Q
                         net (fo=14, routed)          0.058     2.163    laplacian_core/laplacian_valid_x
    SLICE_X9Y90          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.198 f  laplacian_core/htsum_shifted[17]_i_1/O
                         net (fo=63, routed)          0.235     2.433    statistics_core_laplacian/AR[0]
    SLICE_X9Y91          FDCE                                         f  statistics_core_laplacian/htsum_shifted_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.095     2.481    statistics_core_laplacian/clk_i_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  statistics_core_laplacian/htsum_shifted_reg[9]/C
                         clock pessimism             -0.394     2.087    
    SLICE_X9Y91          FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.067    statistics_core_laplacian/htsum_shifted_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.366    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clki
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 0.990ns (30.130%)  route 2.295ns (69.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  statistics_core_gradient/mean_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.398 r  statistics_core_gradient/mean_o_reg[7]/Q
                         net (fo=1, routed)           2.295     5.693    gradient_mean_o_OBUF[7]
    F17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     6.603 r  gradient_mean_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.603    gradient_mean_o[7]
    F17                                                               r  gradient_mean_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.973ns (30.071%)  route 2.263ns (69.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.919ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.737     3.301    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  statistics_core_gradient/mean_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.380 r  statistics_core_gradient/mean_o_reg[2]/Q
                         net (fo=1, routed)           2.263     5.643    gradient_mean_o_OBUF[2]
    D16                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.894     6.537 r  gradient_mean_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.537    gradient_mean_o[2]
    D16                                                               r  gradient_mean_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.219ns  (logic 0.965ns (29.975%)  route 2.254ns (70.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.919ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.735     3.299    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  statistics_core_gradient/mean_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.378 r  statistics_core_gradient/mean_o_reg[15]/Q
                         net (fo=1, routed)           2.254     5.632    gradient_mean_o_OBUF[13]
    H18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     6.517 r  gradient_mean_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.517    gradient_mean_o[15]
    H18                                                               r  gradient_mean_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[15]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.212ns  (logic 0.968ns (30.146%)  route 2.244ns (69.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.919ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.735     3.299    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  statistics_core_gradient/mean_o_reg[15]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.378 r  statistics_core_gradient/mean_o_reg[15]_lopt_replica_2/Q
                         net (fo=1, routed)           2.244     5.622    lopt_2
    H17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.889     6.511 r  gradient_mean_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.511    gradient_mean_o[14]
    H17                                                               r  gradient_mean_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.098ns  (logic 0.989ns (31.935%)  route 2.109ns (68.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.919ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.737     3.301    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  statistics_core_gradient/mean_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.382 r  statistics_core_gradient/mean_o_reg[3]/Q
                         net (fo=1, routed)           2.109     5.491    gradient_mean_o_OBUF[3]
    E16                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.908     6.399 r  gradient_mean_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.399    gradient_mean_o[3]
    E16                                                               r  gradient_mean_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/var_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_var_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.075ns  (logic 0.992ns (32.265%)  route 2.083ns (67.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.919ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.752     3.316    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X2Y103         FDCE                                         r  statistics_core_gradient/var_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.395 r  statistics_core_gradient/var_o_reg[11]/Q
                         net (fo=1, routed)           2.083     5.478    gradient_var_o_OBUF[11]
    B26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.913     6.391 r  gradient_var_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.391    gradient_var_o[11]
    B26                                                               r  gradient_var_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.080ns  (logic 0.970ns (31.496%)  route 2.110ns (68.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.919ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.745     3.309    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  statistics_core_gradient/mean_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.388 r  statistics_core_gradient/mean_o_reg[12]/Q
                         net (fo=1, routed)           2.110     5.498    gradient_mean_o_OBUF[12]
    E17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891     6.389 r  gradient_mean_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.389    gradient_mean_o[12]
    E17                                                               r  gradient_mean_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.088ns  (logic 0.966ns (31.279%)  route 2.122ns (68.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.919ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.737     3.301    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  statistics_core_gradient/mean_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.380 r  statistics_core_gradient/mean_o_reg[8]/Q
                         net (fo=1, routed)           2.122     5.502    gradient_mean_o_OBUF[8]
    F18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.887     6.388 r  gradient_mean_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.388    gradient_mean_o[8]
    F18                                                               r  gradient_mean_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.071ns  (logic 0.967ns (31.487%)  route 2.104ns (68.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.919ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.737     3.301    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  statistics_core_gradient/mean_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.382 r  statistics_core_gradient/mean_o_reg[9]/Q
                         net (fo=1, routed)           2.104     5.486    gradient_mean_o_OBUF[9]
    F19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     6.371 r  gradient_mean_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.371    gradient_mean_o[9]
    F19                                                               r  gradient_mean_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statistics_core_gradient/mean_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gradient_mean_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.047ns  (logic 0.989ns (32.458%)  route 2.058ns (67.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.919ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.755     3.319    statistics_core_gradient/clk_i_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  statistics_core_gradient/mean_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.395 r  statistics_core_gradient/mean_o_reg[0]/Q
                         net (fo=1, routed)           2.058     5.453    gradient_mean_o_OBUF[0]
    C17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.913     6.366 r  gradient_mean_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.366    gradient_mean_o[0]
    C17                                                               r  gradient_mean_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.506ns, distribution 0.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.971     2.076    clk_i_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  pixel_shift_reg_x_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.115 r  pixel_shift_reg_x_reg[44]/Q
                         net (fo=2, routed)           0.059     2.174    pixel_shift_reg_x[44]
    SLICE_X7Y84          LDCE                                         r  pixel_hold_reg_x_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[63]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.506ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.970     2.076    clk_i_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  pixel_shift_reg_x_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.116 r  pixel_shift_reg_x_reg[63]/Q
                         net (fo=2, routed)           0.068     2.184    pixel_shift_reg_x[63]
    SLICE_X6Y81          LDCE                                         r  pixel_hold_reg_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.039ns (31.683%)  route 0.084ns (68.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.506ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.959     2.064    clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  pixel_shift_reg_x_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.103 r  pixel_shift_reg_x_reg[28]/Q
                         net (fo=2, routed)           0.084     2.187    pixel_shift_reg_x[28]
    SLICE_X7Y88          LDCE                                         r  pixel_hold_reg_x_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.039ns (30.544%)  route 0.089ns (69.456%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.506ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.959     2.064    clk_i_IBUF_BUFG
    SLICE_X7Y88          FDCE                                         r  pixel_shift_reg_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.103 r  pixel_shift_reg_x_reg[12]/Q
                         net (fo=2, routed)           0.089     2.192    pixel_shift_reg_x[12]
    SLICE_X7Y88          LDCE                                         r  pixel_hold_reg_x_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.506ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.961     2.066    clk_i_IBUF_BUFG
    SLICE_X6Y88          FDCE                                         r  pixel_shift_reg_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.105 r  pixel_shift_reg_x_reg[6]/Q
                         net (fo=1, routed)           0.088     2.193    pixel_shift_reg_x[6]
    SLICE_X6Y88          LDCE                                         r  pixel_hold_reg_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.506ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.960     2.065    clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  pixel_shift_reg_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.104 r  pixel_shift_reg_x_reg[18]/Q
                         net (fo=2, routed)           0.090     2.194    pixel_shift_reg_x[18]
    SLICE_X5Y88          LDCE                                         r  pixel_hold_reg_x_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.506ns, distribution 0.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.962     2.067    clk_i_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  pixel_shift_reg_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.106 r  pixel_shift_reg_x_reg[5]/Q
                         net (fo=1, routed)           0.088     2.194    pixel_shift_reg_x[5]
    SLICE_X8Y88          LDCE                                         r  pixel_hold_reg_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.129ns  (logic 0.038ns (29.457%)  route 0.091ns (70.543%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.506ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.960     2.065    clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  pixel_shift_reg_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.103 r  pixel_shift_reg_x_reg[2]/Q
                         net (fo=1, routed)           0.091     2.194    pixel_shift_reg_x[2]
    SLICE_X5Y88          LDCE                                         r  pixel_hold_reg_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[66]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.039ns (32.586%)  route 0.081ns (67.414%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.506ns, distribution 0.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.971     2.076    clk_i_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  pixel_shift_reg_x_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.115 r  pixel_shift_reg_x_reg[66]/Q
                         net (fo=2, routed)           0.081     2.196    pixel_shift_reg_x[66]
    SLICE_X5Y81          LDCE                                         r  pixel_hold_reg_x_reg[66]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_shift_reg_x_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pixel_hold_reg_x_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.040ns (31.346%)  route 0.088ns (68.654%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.506ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        0.963     2.069    clk_i_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  pixel_shift_reg_x_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.109 r  pixel_shift_reg_x_reg[25]/Q
                         net (fo=2, routed)           0.088     2.196    pixel_shift_reg_x[25]
    SLICE_X8Y87          LDCE                                         r  pixel_hold_reg_x_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clki

Max Delay          1378 Endpoints
Min Delay          1378 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[44]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[46]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[47]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.613ns (13.329%)  route 3.983ns (86.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.832ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.021     4.595    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.535     2.849    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 0.613ns (13.338%)  route 3.980ns (86.662%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.832ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.018     4.592    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.534     2.848    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 0.613ns (13.338%)  route 3.980ns (86.662%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.832ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1058, routed)        2.962     3.476    statistics_core_laplacian/rst_i_IBUF
    SLICE_X6Y94          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.574 r  statistics_core_laplacian/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          1.018     4.592    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.534     2.848    statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X10Y91         FDRE                                         r  statistics_core_laplacian/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.059ns (51.754%)  route 0.055ns (48.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.568ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[13]/G
    SLICE_X8Y88          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  pixel_hold_reg_x_reg[13]/Q
                         net (fo=1, routed)           0.055     0.114    laplacian_core/pixel_reg_x_reg[71]_0[13]
    SLICE_X8Y88          FDCE                                         r  laplacian_core/pixel_reg_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.093     2.479    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X8Y88          FDCE                                         r  laplacian_core/pixel_reg_x_reg[13]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.099ns (routing 0.568ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[24]/G
    SLICE_X6Y85          LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  pixel_hold_reg_x_reg[24]/Q
                         net (fo=1, routed)           0.057     0.116    laplacian_core/pixel_reg_x_reg[71]_0[24]
    SLICE_X7Y85          FDCE                                         r  laplacian_core/pixel_reg_x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.099     2.485    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  laplacian_core/pixel_reg_x_reg[24]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[45]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.059ns (49.580%)  route 0.060ns (50.420%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.568ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[45]/G
    SLICE_X8Y84          LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  pixel_hold_reg_x_reg[45]/Q
                         net (fo=1, routed)           0.060     0.119    laplacian_core/pixel_reg_x_reg[71]_0[45]
    SLICE_X8Y84          FDCE                                         r  laplacian_core/pixel_reg_x_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.096     2.482    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X8Y84          FDCE                                         r  laplacian_core/pixel_reg_x_reg[45]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.060ns (50.000%)  route 0.060ns (50.000%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.099ns (routing 0.568ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[19]/G
    SLICE_X8Y85          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  pixel_hold_reg_x_reg[19]/Q
                         net (fo=1, routed)           0.060     0.120    laplacian_core/pixel_reg_x_reg[71]_0[19]
    SLICE_X7Y85          FDCE                                         r  laplacian_core/pixel_reg_x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.099     2.485    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  laplacian_core/pixel_reg_x_reg[19]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[41]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.167%)  route 0.061ns (50.833%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.568ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[41]/G
    SLICE_X7Y83          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  pixel_hold_reg_x_reg[41]/Q
                         net (fo=1, routed)           0.061     0.120    laplacian_core/pixel_reg_x_reg[71]_0[41]
    SLICE_X7Y83          FDCE                                         r  laplacian_core/pixel_reg_x_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.101     2.487    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDCE                                         r  laplacian_core/pixel_reg_x_reg[41]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[56]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.167%)  route 0.061ns (50.833%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.568ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[56]/G
    SLICE_X6Y81          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  pixel_hold_reg_x_reg[56]/Q
                         net (fo=1, routed)           0.061     0.120    laplacian_core/pixel_reg_x_reg[71]_0[56]
    SLICE_X6Y81          FDCE                                         r  laplacian_core/pixel_reg_x_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.097     2.483    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  laplacian_core/pixel_reg_x_reg[56]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[61]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.059ns (47.581%)  route 0.065ns (52.419%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.568ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[61]/G
    SLICE_X7Y83          LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  pixel_hold_reg_x_reg[61]/Q
                         net (fo=1, routed)           0.065     0.124    laplacian_core/pixel_reg_x_reg[71]_0[61]
    SLICE_X7Y83          FDCE                                         r  laplacian_core/pixel_reg_x_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.101     2.487    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDCE                                         r  laplacian_core/pixel_reg_x_reg[61]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[63]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.059ns (47.581%)  route 0.065ns (52.419%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.568ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[63]/G
    SLICE_X6Y81          LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  pixel_hold_reg_x_reg[63]/Q
                         net (fo=1, routed)           0.065     0.124    laplacian_core/pixel_reg_x_reg[71]_0[63]
    SLICE_X6Y81          FDCE                                         r  laplacian_core/pixel_reg_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.097     2.483    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  laplacian_core/pixel_reg_x_reg[63]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[40]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.568ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[40]/G
    SLICE_X6Y85          LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  pixel_hold_reg_x_reg[40]/Q
                         net (fo=1, routed)           0.064     0.125    laplacian_core/pixel_reg_x_reg[71]_0[40]
    SLICE_X6Y84          FDCE                                         r  laplacian_core/pixel_reg_x_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.100     2.485    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  laplacian_core/pixel_reg_x_reg[40]/C

Slack:                    inf
  Source:                 pixel_hold_reg_x_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            laplacian_core/pixel_reg_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clki  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.619%)  route 0.066ns (52.381%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.094ns (routing 0.568ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          LDCE                         0.000     0.000 r  pixel_hold_reg_x_reg[1]/G
    SLICE_X8Y87          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  pixel_hold_reg_x_reg[1]/Q
                         net (fo=1, routed)           0.066     0.126    laplacian_core/pixel_reg_x_reg[71]_0[1]
    SLICE_X8Y87          FDCE                                         r  laplacian_core/pixel_reg_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clki rise edge)       0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1700, routed)        1.094     2.480    laplacian_core/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  laplacian_core/pixel_reg_x_reg[1]/C





