/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~celloutsig_1_5z;
  assign celloutsig_0_8z = ~celloutsig_0_6z;
  assign celloutsig_0_10z = ~celloutsig_0_1z[4];
  assign celloutsig_0_16z = ~celloutsig_0_12z[4];
  assign celloutsig_1_9z = ~in_data[141];
  assign celloutsig_0_0z = ~((in_data[63] | in_data[40]) & (in_data[61] | in_data[92]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[164]) & (in_data[122] | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_18z = { celloutsig_1_11z[5:4], celloutsig_1_10z } & celloutsig_1_4z[4:2];
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z } & in_data[71:60];
  assign celloutsig_0_17z = { celloutsig_0_9z[9:7], celloutsig_0_5z, celloutsig_0_2z } & { celloutsig_0_1z[6:0], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_1z = in_data[87:80] & { in_data[64:58], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[15:11], celloutsig_1_4z, celloutsig_1_2z } & { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_2z = celloutsig_0_1z / { 1'h1, celloutsig_0_1z[5:0], celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_4z[17], celloutsig_1_5z, celloutsig_1_14z } == { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_13z } == { celloutsig_1_11z[3:1], celloutsig_1_16z };
  assign celloutsig_0_3z = celloutsig_0_2z[6:1] == celloutsig_0_1z[5:0];
  assign celloutsig_0_6z = in_data[82:79] == { in_data[76:74], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[141:139] == in_data[150:148];
  assign celloutsig_1_2z = { in_data[105:101], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } == in_data[183:176];
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_11z } < { celloutsig_1_7z[3:2], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_11z[3:0], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_14z } < { celloutsig_1_4z[14:7], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_1z[5:0] < in_data[14:9];
  assign celloutsig_0_7z = celloutsig_0_1z < { in_data[40:34], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_5z[1:0], celloutsig_0_5z, celloutsig_0_0z } < celloutsig_0_2z[5:0];
  assign celloutsig_1_3z = { in_data[105:100], celloutsig_1_2z, celloutsig_1_1z } < { in_data[181:176], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z[19:10], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z } < { celloutsig_1_7z[20:8], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_12z = { celloutsig_1_7z[9:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_10z } < { celloutsig_1_4z[6:2], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = | { celloutsig_1_6z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = in_data[13:11];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_9z[7], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 18'h00000;
    else if (clkin_data[32]) celloutsig_1_4z = in_data[142:125];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_11z = { celloutsig_1_6z[2], celloutsig_1_1z, celloutsig_1_6z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
