        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||.cy_m0p_image||, DATA, READONLY, ALIGN=0

||__tagsym$$used.0||
cy_m0p_image
        DCDU     0x08002000
        DCDU     0x100000eb
        DCDU     0x0000000d
        DCDU     0x1000014d
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x10000149
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x10000149
        DCDU     0x4c06b510
        DCDU     0x2b007823
        DCDU     0x4b05d107
        DCDU     0xd0022b00
        DCDU     0xe0004804
        DCDU     0x2301bf00
        DCDU     0xbd107023
        DCDU     0x080003b0
        DCDU     0x00000000
        DCDU     0x10001514
        DCDU     0xb5104b04
        DCDU     0xd0032b00
        DCDU     0x48044903
        DCDU     0xbf00e000
        DCDU     0x46c0bd10
        DCDU     0x00000000
        DCDU     0x080003b4
        DCDU     0x10001514
        DCDU     0x08803002
        DCDU     0x3001d003
        DCDU     0xd1fc3802
        DCDU     0x46c046c0
        DCDU     0xf3ef4770
        DCDU     0xb6728010
        DCDU     0xf3804770
        DCDU     0x47708810
        DCDU     0xf7ff4770
        DCDU     0xb672fffd
        DCDU     0x4d104c0f
        DCDU     0xda0942ac
        DCDU     0x68626821
        DCDU     0x3b0468a3
        DCDU     0x58c8db02
        DCDU     0xe7fa50d0
        DCDU     0xe7f3340c
        DCDU     0x4a0b490a
        DCDU     0x1a522000
        DCDU     0x3a04dd02
        DCDU     0xdcfc5088
        DCDU     0x49094808
        DCDU     0xf3bf6008
        DCDU     0xf0008f4f
        DCDU     0xf000feff
        DCDU     0xe7fefeaf
        DCDU     0x10001520
        DCDU     0x10001538
        DCDU     0x080003b0
        DCDU     0x080005c8
        DCDU     0x08000000
        DCDU     0xe000ed08
        DCDU     0xe7fee7fe
        DCDU     0x2004b500
        DCDU     0x42084671
        DCDU     0xf3efd002
        DCDU     0xe0018009
        DCDU     0x8008f3ef
        DCDU     0xf0003004
        DCDU     0xe7fefc93
        DCDU     0x60184b01
        DCDU     0x46c04770
        DCDU     0x080005c4
        DCDU     0x681b4b04
        DCDU     0x32ba001a
        DCDU     0x6a1b8812
        DCDU     0x18c04350
        DCDU     0x46c04770
        DCDU     0x080005c4
        DCDU     0x42984b1d
        DCDU     0xd810d00f
        DCDU     0xd02f2840
        DCDU     0x2800d805
        DCDU     0x2810d030
        DCDU     0x4819d028
        DCDU     0x2880e01e
        DCDU     0x2380d028
        DCDU     0x4298005b
        DCDU     0x4814d1f7
        DCDU     0x4b15e016
        DCDU     0xd0144298
        DCDU     0x23a0d808
        DCDU     0x4298061b
        DCDU     0x4b12d01c
        DCDU     0xd1ea4298
        DCDU     0xe00b20a0
        DCDU     0x42984b10
        DCDU     0x4b10d00a
        DCDU     0xd0094298
        DCDU     0x42984b0f
        DCDU     0x480fd1df
        DCDU     0x20a44770
        DCDU     0xe7fb03c0
        DCDU     0xe7f9480d
        DCDU     0xe7f7480d
        DCDU     0xe7f5480d
        DCDU     0xe7f3480d
        DCDU     0xe7f1480d
        DCDU     0xe7ef2000
        DCDU     0x00520006
        DCDU     0x005200ff
        DCDU     0xf0000001
        DCDU     0xa0000009
        DCDU     0xf0000004
        DCDU     0xf0000005
        DCDU     0xf0000003
        DCDU     0x00520001
        DCDU     0x00520002
        DCDU     0x00520003
        DCDU     0x00500001
        DCDU     0x00500002
        DCDU     0x00520005
        DCDU     0x2000b510
        DCDU     0xff9af7ff
        DCDU     0x681c4b0a
        DCDU     0x33bc0023
        DCDU     0x18c0681b
        DCDU     0x2b006803
        DCDU     0x4b07db0a
        DCDU     0xf7ff6818
        DCDU     0x2201ff99
        DCDU     0x609a6863
        DCDU     0x2a00689a
        DCDU     0xbd10d1fc
        DCDU     0xe7fc4802
        DCDU     0x080005c4
        DCDU     0x080003cc
        DCDU     0x00500002
        DCDU     0x681b4b06
        DCDU     0x681b33bc
        DCDU     0x681b18c3
        DCDU     0xda032b00
        DCDU     0x6041b289
        DCDU     0x47702000
        DCDU     0xe7fc4801
        DCDU     0x080005c4
        DCDU     0x008a0001
        DCDU     0x2b006803
        DCDU     0xb289da04
        DCDU     0x608160c2
        DCDU     0x47702000
        DCDU     0xe7fc4800
        DCDU     0x008a0001
        DCDU     0x681b4b06
        DCDU     0x681b33bc
        DCDU     0x681b18c3
        DCDU     0xda032b00
        DCDU     0x200068c3
        DCDU     0x4770600b
        DCDU     0xe7fc4801
        DCDU     0x080005c4
        DCDU     0x008a0001
        DCDU     0x681a4b02
        DCDU     0xd1002a00
        DCDU     0x47706018
        DCDU     0x080003e0
        DCDU     0x242cb5f0
        DCDU     0x4c154360
        DCDU     0x6824001f
        DCDU     0x18200a1d
        DCDU     0x402524ff
        DCDU     0x4c124027
        DCDU     0x68260c1b
        DCDU     0x6a346007
        DCDU     0x60836045
        DCDU     0x883636ba
        DCDU     0x193f4377
        DCDU     0x002f6107
        DCDU     0x016d3780
        DCDU     0x19e7017f
        DCDU     0x4d0a1964
        DCDU     0x041f6147
        DCDU     0x1964433b
        DCDU     0x23006023
        DCDU     0x9b056183
        DCDU     0x620161c2
        DCDU     0xd0012b00
        DCDU     0x8183881b
        DCDU     0x46c0bdf0
        DCDU     0x080003e0
        DCDU     0x080005c4
        DCDU     0x00001008
        DCDU     0x6883b5f0
        DCDU     0xad02b085
        DCDU     0x4b15802b
        DCDU     0x681b6802
        DCDU     0x8f1b6a06
        DCDU     0x189b6a47
        DCDU     0x6843806b
        DCDU     0x6a829500
        DCDU     0x00046ac1
        DCDU     0x69039303
        DCDU     0xf7ff68c0
        DCDU     0x2100ffb5
        DCDU     0x000a003b
        DCDU     0x00309100
        DCDU     0xffaef7ff
        DCDU     0x00286b21
        DCDU     0xfb30f000
        DCDU     0x5eab2200
        DCDU     0xdb062b00
        DCDU     0x4013221f
        DCDU     0x409a3a1e
        DCDU     0x4a030013
        DCDU     0xb0056013
        DCDU     0x46c0bdf0
        DCDU     0x080005c4
        DCDU     0xe000e100
        DCDU     0x252cb5f7
        DCDU     0x43684c13
        DCDU     0x43696826
        DCDU     0x69251834
        DCDU     0x18719301
        DCDU     0xd0192d00
        DCDU     0x28006988
        DCDU     0x682ed118
        DCDU     0xda152e00
        DCDU     0x24016867
        DCDU     0x684b0026
        DCDU     0x46b4409e
        DCDU     0xb29e6813
        DCDU     0x041b4663
        DCDU     0x6016431e
        DCDU     0x618c60ea
        DCDU     0x9b0140bc
        DCDU     0x624bb2a4
        DCDU     0xbdfe60ac
        DCDU     0xe7fc4802
        DCDU     0xe7fa4802
        DCDU     0x080003e0
        DCDU     0x008a0204
        DCDU     0x008a0207
        DCDU     0x2600b573
        DCDU     0x00046942
        DCDU     0x960168d5
        DCDU     0x42b30c2b
        DCDU     0x041bd021
        DCDU     0x68136013
        DCDU     0x69004b19
        DCDU     0x33bc681b
        DCDU     0x18c3681b
        DCDU     0x42b3681b
        DCDU     0xa901da15
        DCDU     0xff36f7ff
        DCDU     0xd10c42b0
        DCDU     0x69e29801
        DCDU     0x0c1e6803
        DCDU     0x429ab2db
        DCDU     0x6a22d905
        DCDU     0x589b009b
        DCDU     0xd0002b00
        DCDU     0x00314798
        DCDU     0xf7ff6920
        DCDU     0xb2adff05
        DCDU     0xd0092d00
        DCDU     0x601d6963
        DCDU     0x681b2500
        DCDU     0x42ab6a63
        DCDU     0x4798d005
        DCDU     0x61a56265
        DCDU     0x681b6963
        DCDU     0x6aa3bd73
        DCDU     0xd0f82b00
        DCDU     0xe7f64798
        DCDU     0x080005c4
        DCDU     0xb510232c
        DCDU     0x4a034343
        DCDU     0x18c06810
        DCDU     0xffb6f7ff
        DCDU     0x46c0bd10
        DCDU     0x080003e0
        DCDU     0x4b19b5f8
        DCDU     0x681b000f
        DCDU     0x3233001a
        DCDU     0x42827812
        DCDU     0x2900d927
        DCDU     0x251fd025
        DCDU     0x4015680a
        DCDU     0x0019d121
        DCDU     0x880c31ba
        DCDU     0x43604e11
        DCDU     0x08d26a1c
        DCDU     0x00291904
        DCDU     0x60346878
        DCDU     0xff7ef000
        DCDU     0x00200029
        DCDU     0xfec2f7ff
        DCDU     0x0029003a
        DCDU     0xf7ff6830
        DCDU     0x1e04fecf
        DCDU     0x0001d107
        DCDU     0xf7ff6830
        DCDU     0x0003feb7
        DCDU     0x2b000020
        DCDU     0x4804d000
        DCDU     0x4804bdf8
        DCDU     0x46c0e7fc
        DCDU     0x080005c4
        DCDU     0x080003e4
        DCDU     0x008a0101
        DCDU     0x008a0103
        DCDU     0x2a00b510
        DCDU     0x2900d10d
        DCDU     0x4b0bd114
        DCDU     0x0013681a
        DCDU     0x881b33ba
        DCDU     0x6a134358
        DCDU     0x4b0818c0
        DCDU     0x00086018
        DCDU     0x2900bd10
        DCDU     0x4b06d006
        DCDU     0x00196019
        DCDU     0xf7ff605a
        DCDU     0xe7f5ffab
        DCDU     0xe7f34803
        DCDU     0x080005c4
        DCDU     0x080003e4
        DCDU     0x08000378
        DCDU     0x008a0103
        DCDU     0x4f18b5f7
        DCDU     0x683b0004
        DCDU     0x68de9101
        DCDU     0x42836833
        DCDU     0x2500d926
        DCDU     0xd10242a9
        DCDU     0xfda5f7ff
        DCDU     0x68380005
        DCDU     0x2b006803
        DCDU     0x221fda1a
        DCDU     0x40222301
        DCDU     0x09644093
        DCDU     0x00a46872
        DCDU     0x68221914
        DCDU     0xd00d4213
        DCDU     0x6022439a
        DCDU     0x21002400
        DCDU     0xfe5ef7ff
        DCDU     0x2b009b01
        DCDU     0x0028d102
        DCDU     0xfd8df7ff
        DCDU     0xbdfe0020
        DCDU     0xe7f24c03
        DCDU     0xe7f34c03
        DCDU     0xe7f74c03
        DCDU     0x080003e4
        DCDU     0x00880102
        DCDU     0x00880103
        DCDU     0x008a0104
        DCDU     0x681b4b0a
        DCDU     0x681a68db
        DCDU     0xd90d4282
        DCDU     0x231f6859
        DCDU     0x40180942
        DCDU     0x40833b1e
        DCDU     0x58500092
        DCDU     0x1e434018
        DCDU     0x4b034198
        DCDU     0x477018c0
        DCDU     0xe7fc4802
        DCDU     0x080003e4
        DCDU     0x00880100
        DCDU     0x008a0104
        DCDU     0x681b4b05
        DCDU     0x3288001a
        DCDU     0x6812681b
        DCDU     0x6818189b
        DCDU     0xb2c00a00
        DCDU     0x46c04770
        DCDU     0x080005c4
        DCDU     0x681b4b04
        DCDU     0x3288001a
        DCDU     0x6812681b
        DCDU     0x6818189b
        DCDU     0x47700e00
        DCDU     0x080005c4
        DCDU     0x69184b02
        DCDU     0x0fc00740
        DCDU     0x46c04770
        DCDU     0x40270000
        DCDU     0x490522a6
        DCDU     0x588b00d2
        DCDU     0x43db2002
        DCDU     0xd002079b
        DCDU     0x58882301
        DCDU     0x47704018
        DCDU     0x40260000
        DCDU     0xf7ffb510
        DCDU     0x2300ffef
        DCDU     0xd1012802
        DCDU     0x681b4b01
        DCDU     0xbd100018
        DCDU     0x080003ec
        DCDU     0x00834a09
        DCDU     0x22d0189b
        DCDU     0x58980092
        DCDU     0x40102207
        DCDU     0xd1072804
        DCDU     0x009222c0
        DCDU     0x231f5898
        DCDU     0x20804003
        DCDU     0x43180040
        DCDU     0x46c04770
        DCDU     0x40260000
        DCDU     0xf7ffb510
        DCDU     0x2802ffe7
        DCDU     0xd805d01c
        DCDU     0xd0242800
        DCDU     0xd0142801
        DCDU     0xe0142000
        DCDU     0x33ff2312
        DCDU     0xd0144298
        DCDU     0x33ff2314
        DCDU     0xd0154298
        DCDU     0x42983b03
        DCDU     0x4a0cd1f2
        DCDU     0x58d34b0c
        DCDU     0xdaed2b00
        DCDU     0x02002080
        DCDU     0x4b0ae001
        DCDU     0xbd106818
        DCDU     0xffbaf7ff
        DCDU     0xf7ffe7fb
        DCDU     0x2800ffa1
        DCDU     0xe7f1d0e0
        DCDU     0x4b054a02
        DCDU     0x4805e7eb
        DCDU     0x46c0e7f1
        DCDU     0x40260000
        DCDU     0x0000050c
        DCDU     0x080003e8
        DCDU     0x0000053c
        DCDU     0x007a1200
        DCDU     0x4a1523b0
        DCDU     0x58d300db
        DCDU     0x0399b510
        DCDU     0x0fdb01db
        DCDU     0x71c30b89
        DCDU     0x60014b11
        DCDU     0x240f58d3
        DCDU     0x01db04d9
        DCDU     0x81030ddb
        DCDU     0x00db23b1
        DCDU     0x0cc958d3
        DCDU     0x00198081
        DCDU     0x72814021
        DCDU     0x40210919
        DCDU     0x02d972c1
        DCDU     0x0f9b009b
        DCDU     0x4b077383
        DCDU     0x58d30cc9
        DCDU     0x055a8181
        DCDU     0x0f5201db
        DCDU     0x71820ddb
        DCDU     0xbd108203
        DCDU     0x40260000
        DCDU     0x00000584
        DCDU     0x0000058c
        DCDU     0x4b10b510
        DCDU     0x681b1e42
        DCDU     0x781b333f
        DCDU     0xd9164293
        DCDU     0x241f227f
        DCDU     0x30ff3080
        DCDU     0x00804b0b
        DCDU     0x401a58c3
        DCDU     0x0c1a700a
        DCDU     0x0a184022
        DCDU     0x011a708a
        DCDU     0x40e24020
        DCDU     0x20007048
        DCDU     0x0f9b009b
        DCDU     0x710b70ca
        DCDU     0x4803bd10
        DCDU     0x46c0e7fc
        DCDU     0x080005c4
        DCDU     0x40260000
        DCDU     0x004a0001
        DCDU     0xb089b5f0
        DCDU     0x2214ac03
        DCDU     0x00202100
        DCDU     0xfdf6f000
        DCDU     0xf7ff0020
        DCDU     0x23b0ff9b
        DCDU     0x00db4a1a
        DCDU     0x230058d2
        DCDU     0xda03429a
        DCDU     0x3b027ba3
        DCDU     0x41931e5a
        DCDU     0x260079e5
        DCDU     0x41951e6a
        DCDU     0x42b33501
        DCDU     0x88a4d021
        DCDU     0xd01e42b4
        DCDU     0x00309b03
        DCDU     0xf7ff9301
        DCDU     0x002aff47
        DCDU     0x00070033
        DCDU     0x00200031
        DCDU     0xfcbcf000
        DCDU     0x0005000c
        DCDU     0x9a010033
        DCDU     0x00380031
        DCDU     0xfcb4f000
        DCDU     0x086a07e6
        DCDU     0x08634332
        DCDU     0x41591880
        DCDU     0x0023002a
        DCDU     0xfc8af000
        DCDU     0x00300006
        DCDU     0xbdf0b009
        DCDU     0x40260000
        DCDU     0x2600b5f0
        DCDU     0xb0854b24
        DCDU     0x0007681b
        DCDU     0x781b333f
        DCDU     0xd03e42b3
        DCDU     0xd03c42b0
        DCDU     0xd33a4283
        DCDU     0x00312205
        DCDU     0xf000a802
        DCDU     0xa902fda7
        DCDU     0xf7ff0038
        DCDU     0x003bff7d
        DCDU     0x33ff3380
        DCDU     0x009b4a19
        DCDU     0x42b3589b
        DCDU     0xab02da29
        DCDU     0x2b02791b
        DCDU     0xab02d025
        DCDU     0x42b4785c
        DCDU     0x789dd021
        DCDU     0xd01e42b5
        DCDU     0x0038781b
        DCDU     0xf7ff9301
        DCDU     0x002afef9
        DCDU     0x00070033
        DCDU     0x00200031
        DCDU     0xfc6ef000
        DCDU     0x0005000c
        DCDU     0x9a010033
        DCDU     0x00380031
        DCDU     0xfc66f000
        DCDU     0x086a07e6
        DCDU     0x08634332
        DCDU     0x41591880
        DCDU     0x0023002a
        DCDU     0xfc3cf000
        DCDU     0x00300006
        DCDU     0xbdf0b005
        DCDU     0x080005c4
        DCDU     0x40260000
        DCDU     0x1e04b510
        DCDU     0xf7ffd104
        DCDU     0x2800ff67
        DCDU     0xe008d006
        DCDU     0x681b4b06
        DCDU     0x781b333f
        DCDU     0xd2034283
        DCDU     0xf7ff0020
        DCDU     0xbd10fec7
        DCDU     0xff9cf7ff
        DCDU     0x46c0e7ef
        DCDU     0x080005c4
        DCDU     0xb51022e0
        DCDU     0x4b092401
        DCDU     0x00920080
        DCDU     0x588318c0
        DCDU     0x069b5880
        DCDU     0x409c0f9b
        DCDU     0x4018230f
        DCDU     0xffd8f7ff
        DCDU     0x18180863
        DCDU     0xf0000021
        DCDU     0xbd10fb7b
        DCDU     0x40260000
        DCDU     0xb5304b14
        DCDU     0x2407681a
        DCDU     0x332c0013
        DCDU     0x2b1f781b
        DCDU     0x0883d815
        DCDU     0x43a5001d
        DCDU     0xd10f1e2c
        DCDU     0x40203403
        DCDU     0x408140a0
        DCDU     0x009b6812
        DCDU     0x18d33220
        DCDU     0x21ff000a
        DCDU     0x681c4081
        DCDU     0x40114062
        DCDU     0x60194061
        DCDU     0x2380bd30
        DCDU     0x061b4020
        DCDU     0x23804318
        DCDU     0x6812019b
        DCDU     0x008918c9
        DCDU     0xe7f35088
        DCDU     0x080005c4
        DCDU     0x689a4b06
        DCDU     0x48060003
        DCDU     0x009b3310
        DCDU     0xd1024282
        DCDU     0x50995898
        DCDU     0x4a034770
        DCDU     0xe7fb58d0
        DCDU     0xe000ed00
        DCDU     0x08000000
        DCDU     0x10000000
        DCDU     0x0006b5f8
        DCDU     0x2800000d
        DCDU     0x2300d03a
        DCDU     0x28005ec0
        DCDU     0x8871db28
        DCDU     0xffb4f7ff
        DCDU     0x22ff2400
        DCDU     0x46942703
        DCDU     0x5ef02300
        DCDU     0xb2836871
        DCDU     0x00ff401f
        DCDU     0x40ba4666
        DCDU     0x40310189
        DCDU     0x40b943d2
        DCDU     0xdb152800
        DCDU     0x08834e11
        DCDU     0x199b009b
        DCDU     0x00b626c0
        DCDU     0x403a599f
        DCDU     0x51994311
        DCDU     0x689a4b0d
        DCDU     0x429a4b0d
        DCDU     0x0029d102
        DCDU     0xffbcf7ff
        DCDU     0xbdf80020
        DCDU     0xe7d84c0a
        DCDU     0x4033260f
        DCDU     0x4e063b08
        DCDU     0x009b089b
        DCDU     0x69de199b
        DCDU     0x43114032
        DCDU     0xe7e761d9
        DCDU     0xe7ed4c03
        DCDU     0xe000e100
        DCDU     0xe000ed00
        DCDU     0x08000000
        DCDU     0x00560001
        DCDU     0x0000e7fe
        DCDU     0x4b0a6802
        DCDU     0x601ab510
        DCDU     0x605a6842
        DCDU     0x609a6882
        DCDU     0x60da68c2
        DCDU     0x611a6902
        DCDU     0x615a6942
        DCDU     0x619a6982
        DCDU     0x61da69c2
        DCDU     0xffeaf7ff
        DCDU     0x46c0bd10
        DCDU     0x08000390
        DCDU     0x055b23b0
        DCDU     0x2021785a
        DCDU     0xd0012a00
        DCDU     0xb2c07858
        DCDU     0x23b04770
        DCDU     0x899a055b
        DCDU     0xd0022a00
        DCDU     0xb2808998
        DCDU     0x20804770
        DCDU     0xe7fb0040
        DCDU     0x4b27b57f
        DCDU     0x000d0086
        DCDU     0x290458f4
        DCDU     0x2901d001
        DCDU     0x2000d127
        DCDU     0x68a3e00f
        DCDU     0xd10b422b
        DCDU     0x002968e3
        DCDU     0x685b681a
        DCDU     0x93019202
        DCDU     0xa8029303
        DCDU     0x47986823
        DCDU     0x601c4b1c
        DCDU     0x2c006964
        DCDU     0x4b1bd00b
        DCDU     0xd1ea4298
        DCDU     0xd1e82d01
        DCDU     0x48184b17
        DCDU     0x4b18681a
        DCDU     0xb004519a
        DCDU     0x2d01bd70
        DCDU     0x4b14d1fb
        DCDU     0xd0f34298
        DCDU     0x519c4b13
        DCDU     0x2902e7f5
        DCDU     0x4b0fd106
        DCDU     0x1e18681b
        DCDU     0x691cd0ef
        DCDU     0x001ce003
        DCDU     0x2b006963
        DCDU     0x2000d1fb
        DCDU     0xd0e62c00
        DCDU     0x422b68a3
        DCDU     0x68e3d109
        DCDU     0x681a0029
        DCDU     0x9202685b
        DCDU     0x93039301
        DCDU     0x6823a802
        DCDU     0x69244798
        DCDU     0x46c0e7ee
        DCDU     0x08000430
        DCDU     0x0800042c
        DCDU     0x004200ff
        DCDU     0x08000418
        DCDU     0x681b4b1a
        DCDU     0x31880019
        DCDU     0x6809681a
        DCDU     0x68091851
        DCDU     0x00196201
        DCDU     0x6809318c
        DCDU     0x68121852
        DCDU     0x001a6242
        DCDU     0x78123246
        DCDU     0xd01f2a00
        DCDU     0x32e0689a
        DCDU     0x06d26812
        DCDU     0x22f2d51a
        DCDU     0x01d268db
        DCDU     0x6002589a
        DCDU     0x01d222f0
        DCDU     0x6042589a
        DCDU     0x589a4a0a
        DCDU     0x4a0a6082
        DCDU     0x60c2589a
        DCDU     0x589a4a09
        DCDU     0x4a096102
        DCDU     0x6142589a
        DCDU     0x589a4a08
        DCDU     0x4a086182
        DCDU     0x61c3589b
        DCDU     0x46c04770
        DCDU     0x080005c4
        DCDU     0x00007804
        DCDU     0x00007808
        DCDU     0x0000780c
        DCDU     0x00007810
        DCDU     0x00007814
        DCDU     0x00007818
        DCDU     0x681b4b1a
        DCDU     0x3288001a
        DCDU     0x68126819
        DCDU     0x6a01188a
        DCDU     0x001a6011
        DCDU     0x6819328c
        DCDU     0x188a6812
        DCDU     0x60116a41
        DCDU     0x3246001a
        DCDU     0x2a007812
        DCDU     0x689ad01e
        DCDU     0x681232e0
        DCDU     0xd51906d2
        DCDU     0x684122f0
        DCDU     0x01d268db
        DCDU     0x68815099
        DCDU     0x50994a0b
        DCDU     0x4a0b68c1
        DCDU     0x69015099
        DCDU     0x50994a0a
        DCDU     0x4a0a6941
        DCDU     0x69815099
        DCDU     0x50994a09
        DCDU     0x4a0969c1
        DCDU     0x68015099
        DCDU     0x509932e8
        DCDU     0x46c04770
        DCDU     0x080005c4
        DCDU     0x00007804
        DCDU     0x00007808
        DCDU     0x0000780c
        DCDU     0x00007810
        DCDU     0x00007814
        DCDU     0x00007818
        DCDU     0x0007b5f7
        DCDU     0xff08f7ff
        DCDU     0x00064d66
        DCDU     0x2b00686b
        DCDU     0xe07dd000
        DCDU     0xfa0ff7ff
        DCDU     0x9000686b
        DCDU     0xd0002b00
        DCDU     0x4c61e089
        DCDU     0x00136822
        DCDU     0x881933ba
        DCDU     0x434b2307
        DCDU     0x189b6a12
        DCDU     0x2a00681a
        DCDU     0x68dbdafc
        DCDU     0xd52100da
        DCDU     0x071b0f1b
        DCDU     0x93014859
        DCDU     0xff52f7ff
        DCDU     0x2e214958
        DCDU     0xe075d000
        DCDU     0x20906822
        DCDU     0x33880013
        DCDU     0x6813681c
        DCDU     0x191c0100
        DCDU     0x400b6823
        DCDU     0x60234303
        DCDU     0x338c0013
        DCDU     0x681b6812
        DCDU     0x681a18d3
        DCDU     0x43084011
        DCDU     0x4b4b6018
        DCDU     0x43139a01
        DCDU     0x4e482280
        DCDU     0x68310592
        DCDU     0x000a4313
        DCDU     0x881032ba
        DCDU     0x24002207
        DCDU     0x6a094342
        DCDU     0x60d31852
        DCDU     0x68536054
        DCDU     0xfec1f7ff
        DCDU     0x005b2380
        DCDU     0xd15d4298
        DCDU     0xf0000038
        DCDU     0x6832fb5b
        DCDU     0x33ba0013
        DCDU     0x23078819
        DCDU     0x6a12434b
        DCDU     0x681a189b
        DCDU     0xdafc2a00
        DCDU     0x00fb68df
        DCDU     0x0138d503
        DCDU     0xf7ff0900
        DCDU     0x4b36ff4f
        DCDU     0x401f6832
        DCDU     0x33ba0013
        DCDU     0x23078819
        DCDU     0x6a12434b
        DCDU     0x189b9800
        DCDU     0x60df2200
        DCDU     0xf7ff605a
        DCDU     0x2c00f9a2
        DCDU     0x686bd10f
        DCDU     0xd0032b00
        DCDU     0x20012108
        DCDU     0xfe9af7ff
        DCDU     0xbdfe0020
        DCDU     0x00082101
        DCDU     0xfe94f7ff
        DCDU     0xd1001e04
        DCDU     0x686be77a
        DCDU     0xd0032b00
        DCDU     0x20012102
        DCDU     0xfe8af7ff
        DCDU     0x429c4b22
        DCDU     0x4c22d0ec
        DCDU     0x2104e7ea
        DCDU     0xf7ff2001
        DCDU     0xe770fe81
        DCDU     0x22806820
        DCDU     0x33880003
        DCDU     0x6803681c
        DCDU     0x191c0052
        DCDU     0x400b6823
        DCDU     0x60234313
        DCDU     0x338c0003
        DCDU     0x681b6800
        DCDU     0x681818c3
        DCDU     0x430a4001
        DCDU     0xe788601a
        DCDU     0x001a6833
        DCDU     0x6a1932bc
        DCDU     0x18526812
        DCDU     0x29006811
        DCDU     0x33badb10
        DCDU     0x189a881b
        DCDU     0x2b006813
        DCDU     0x2304db0a
        DCDU     0x69114a0c
        DCDU     0x6113430b
        DCDU     0xd0012f01
        DCDU     0xe78cbf30
        DCDU     0xe78abf20
        DCDU     0xe7884c05
        DCDU     0x08000430
        DCDU     0x080005c4
        DCDU     0x080003f0
        DCDU     0xffff00ff
        DCDU     0xdfffffff
        DCDU     0x00420005
        DCDU     0x004200ff
        DCDU     0xe000ed00
        DCDU     0x208022c0
        DCDU     0x00524906
        DCDU     0x05c0588b
        DCDU     0x089b009b
        DCDU     0x508b4303
        DCDU     0x58882380
        DCDU     0x4303061b
        DCDU     0x4770508b
        DCDU     0x40260000
        DCDU     0xb662b510
        DCDU     0xf0004803
        DCDU     0x2000f8c1
        DCDU     0xff04f7ff
        DCDU     0x46c0e7fb
        DCDU     0x10002000
        DCDU     0x2000b510
        DCDU     0xfaf8f7ff
        DCDU     0x4770bd10
        DCDU     0x2000b510
        DCDU     0xfd46f7ff
        DCDU     0xd0251e04
        DCDU     0x60184b13
        DCDU     0xfbbcf7ff
        DCDU     0x00201c41
        DCDU     0xf8ccf000
        DCDU     0x00044b10
        DCDU     0xf7ff6018
        DCDU     0x1c41fba5
        DCDU     0xf0000020
        DCDU     0x4b0df8c3
        DCDU     0x60181e44
        DCDU     0x0020490c
        DCDU     0xf8bcf000
        DCDU     0x4b0b21fa
        DCDU     0x70183001
        DCDU     0x00200089
        DCDU     0xf8b4f000
        DCDU     0x30014b08
        DCDU     0x4b086018
        DCDU     0x601803c0
        DCDU     0x46c0bd10
        DCDU     0x08000084
        DCDU     0x08000088
        DCDU     0x08000080
        DCDU     0x000f4240
        DCDU     0x08000094
        DCDU     0x08000090
        DCDU     0x0800008c
        DCDU     0x4820b510
        DCDU     0xf91cf7ff
        DCDU     0x21e022b0
        DCDU     0x4c1e2030
        DCDU     0x58a300d2
        DCDU     0x005b0089
        DCDU     0x50a3085b
        DCDU     0x43835863
        DCDU     0x23805063
        DCDU     0x50a3045b
        DCDU     0x4a194b18
        DCDU     0x22a050e2
        DCDU     0x01923304
        DCDU     0x22ff50e2
        DCDU     0x50e24b16
        DCDU     0xff80f7ff
        DCDU     0x210122c0
        DCDU     0x58a30052
        DCDU     0x50a3438b
        DCDU     0xff9bf7ff
        DCDU     0xff9af7ff
        DCDU     0x20034b10
        DCDU     0x0013681a
        DCDU     0x881933ba
        DCDU     0x434b2307
        DCDU     0x21806a12
        DCDU     0x2200189b
        DCDU     0x605a60da
        DCDU     0xf7ff4a0a
        DCDU     0x480afac7
        DCDU     0xf99af7ff
        DCDU     0xf7ff4809
        DCDU     0xbd10f9d3
        DCDU     0x10001420
        DCDU     0x40260000
        DCDU     0x00000584
        DCDU     0x00020001
        DCDU     0x0000058c
        DCDU     0x080005c4
        DCDU     0x08000380
        DCDU     0x08000444
        DCDU     0x100014e0
        DCDU     0x4a032390
        DCDU     0x58d0015b
        DCDU     0x40182303
        DCDU     0x46c04770
        DCDU     0x40200000
        DCDU     0x2490b510
        DCDU     0xf877f7ff
        DCDU     0x01644b07
        DCDU     0x4907591a
        DCDU     0x4a074011
        DCDU     0x511a430a
        DCDU     0x68592210
        DCDU     0xd0fc4211
        DCDU     0xf86df7ff
        DCDU     0x46c0bd10
        DCDU     0x40200000
        DCDU     0x0000fffc
        DCDU     0x05fa0001
        DCDU     0x2590b5f8
        DCDU     0x016d4c0e
        DCDU     0xf7ff0007
        DCDU     0x5963f85a
        DCDU     0x43db0006
        DCDU     0xd101079b
        DCDU     0xffd8f7ff
        DCDU     0x009b2380
        DCDU     0x596350e7
        DCDU     0x401a4a07
        DCDU     0x43134b07
        DCDU     0x23105163
        DCDU     0x421a6862
        DCDU     0x0030d0fc
        DCDU     0xf847f7ff
        DCDU     0x46c0bdf8
        DCDU     0x40200000
        DCDU     0x0000fffc
        DCDU     0x05fa0003
        DCDU     0x08432200
        DCDU     0xd374428b
        DCDU     0x428b0903
        DCDU     0x0a03d35f
        DCDU     0xd344428b
        DCDU     0x428b0b03
        DCDU     0x0c03d328
        DCDU     0xd30d428b
        DCDU     0x020922ff
        DCDU     0x0c03ba12
        DCDU     0xd302428b
        DCDU     0x02091212
        DCDU     0x0b03d065
        DCDU     0xd319428b
        DCDU     0x0a09e000
        DCDU     0x428b0bc3
        DCDU     0x03cbd301
        DCDU     0x41521ac0
        DCDU     0x428b0b83
        DCDU     0x038bd301
        DCDU     0x41521ac0
        DCDU     0x428b0b43
        DCDU     0x034bd301
        DCDU     0x41521ac0
        DCDU     0x428b0b03
        DCDU     0x030bd301
        DCDU     0x41521ac0
        DCDU     0x428b0ac3
        DCDU     0x02cbd301
        DCDU     0x41521ac0
        DCDU     0x428b0a83
        DCDU     0x028bd301
        DCDU     0x41521ac0
        DCDU     0x428b0a43
        DCDU     0x024bd301
        DCDU     0x41521ac0
        DCDU     0x428b0a03
        DCDU     0x020bd301
        DCDU     0x41521ac0
        DCDU     0x09c3d2cd
        DCDU     0xd301428b
        DCDU     0x1ac001cb
        DCDU     0x09834152
        DCDU     0xd301428b
        DCDU     0x1ac0018b
        DCDU     0x09434152
        DCDU     0xd301428b
        DCDU     0x1ac0014b
        DCDU     0x09034152
        DCDU     0xd301428b
        DCDU     0x1ac0010b
        DCDU     0x08c34152
        DCDU     0xd301428b
        DCDU     0x1ac000cb
        DCDU     0x08834152
        DCDU     0xd301428b
        DCDU     0x1ac0008b
        DCDU     0x08434152
        DCDU     0xd301428b
        DCDU     0x1ac0004b
        DCDU     0x1a414152
        DCDU     0x4601d200
        DCDU     0x46104152
        DCDU     0xe7ff4770
        DCDU     0x2000b501
        DCDU     0xf806f000
        DCDU     0x46c0bd02
        DCDU     0xd0f72900
        DCDU     0x4770e776
        DCDU     0x46c04770
        DCDU     0xd1112b00
        DCDU     0xd10f2a00
        DCDU     0xd1002900
        DCDU     0xd0022800
        DCDU     0x43c92100
        DCDU     0xb4071c08
        DCDU     0xa1024802
        DCDU     0x90021840
        DCDU     0x46c0bd03
        DCDU     0xffffffd9
        DCDU     0x4668b403
        DCDU     0x9802b501
        DCDU     0xf830f000
        DCDU     0x469e9b01
        DCDU     0xbc0cb002
        DCDU     0x46c04770
        DCDU     0x46ceb5f0
        DCDU     0x04154647
        DCDU     0x002e0c2d
        DCDU     0x0407b580
        DCDU     0x0c3f0c14
        DCDU     0x0c034699
        DCDU     0x435d437e
        DCDU     0x43634367
        DCDU     0x0c34197f
        DCDU     0x469c19e4
        DCDU     0xd90342a5
        DCDU     0x025b2380
        DCDU     0x44c44698
        DCDU     0x4343464b
        DCDU     0x0c254351
        DCDU     0x44650436
        DCDU     0x04240c36
        DCDU     0x195b19a4
        DCDU     0x00201859
        DCDU     0x4690bc0c
        DCDU     0xbdf04699
        DCDU     0x464fb5f0
        DCDU     0x46d64646
        DCDU     0x0004b5c0
        DCDU     0x000db082
        DCDU     0x46984691
        DCDU     0xd82f428b
        DCDU     0x4641d02c
        DCDU     0xf0004648
        DCDU     0x0029f8cf
        DCDU     0x00200006
        DCDU     0xf8caf000
        DCDU     0x469c1a33
        DCDU     0x469a3b20
        DCDU     0xe076d500
        DCDU     0x4652464b
        DCDU     0x001f4093
        DCDU     0x4662464b
        DCDU     0x001e4093
        DCDU     0xd82842af
        DCDU     0x4653d025
        DCDU     0x41bd1ba4
        DCDU     0xda002b00
        DCDU     0x2200e07b
        DCDU     0x92002300
        DCDU     0x23019301
        DCDU     0x40934652
        DCDU     0x23019301
        DCDU     0x40934662
        DCDU     0xe0189300
        DCDU     0xd9d04282
        DCDU     0x23002200
        DCDU     0x93019200
        DCDU     0x2b009b0a
        DCDU     0x601cd001
        DCDU     0x9800605d
        DCDU     0xb0029901
        DCDU     0x4690bc1c
        DCDU     0x46a24699
        DCDU     0x42a3bdf0
        DCDU     0x2200d9d7
        DCDU     0x92002300
        DCDU     0x46639301
        DCDU     0xd0e92b00
        DCDU     0x469807fb
        DCDU     0x08724641
        DCDU     0x087b430a
        DCDU     0xe00e4666
        DCDU     0xd10142ab
        DCDU     0xd80c42a2
        DCDU     0x419d1aa4
        DCDU     0x19242001
        DCDU     0x2100416d
        DCDU     0x18243e01
        DCDU     0x2e00414d
        DCDU     0x42abd006
        DCDU     0x3e01d9ee
        DCDU     0x416d1924
        DCDU     0xd1f82e00
        DCDU     0x99019800
        DCDU     0x19004653
        DCDU     0x2b004169
        DCDU     0x002bdb23
        DCDU     0x40d34652
        DCDU     0x4664002a
        DCDU     0x001c40e2
        DCDU     0x00154653
        DCDU     0xdb2d2b00
        DCDU     0x46570026
        DCDU     0x003340be
        DCDU     0x46670026
        DCDU     0x003240be
        DCDU     0x41991a80
        DCDU     0x91019000
        DCDU     0x4662e7ac
        DCDU     0x1a9b2320
        DCDU     0x40da464a
        DCDU     0x00134661
        DCDU     0x408a4642
        DCDU     0x431f0017
        DCDU     0x4662e780
        DCDU     0x1a9b2320
        DCDU     0x4666002a
        DCDU     0x0023409a
        DCDU     0x431340f3
        DCDU     0x4662e7d4
        DCDU     0x21002320
        DCDU     0x22001a9b
        DCDU     0x92019100
        DCDU     0x40da2201
        DCDU     0xe7809201
        DCDU     0x46622320
        DCDU     0x1a9b0026
        DCDU     0x002f40de
        DCDU     0x466646b0
        DCDU     0x464640b7
        DCDU     0x4333003b
        DCDU     0x46c0e7c8
        DCDU     0x2301211c
        DCDU     0x4298041b
        DCDU     0x0c00d301
        DCDU     0x0a1b3910
        DCDU     0xd3014298
        DCDU     0x39080a00
        DCDU     0x4298091b
        DCDU     0x0900d301
        DCDU     0xa2023904
        DCDU     0x18405c10
        DCDU     0x46c04770
        DCDU     0x02020304
        DCDU     0x01010101
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x2900b510
        DCDU     0xf7ffd103
        DCDU     0x3020ffdd
        DCDU     0x1c08e002
        DCDU     0xffd8f7ff
        DCDU     0x46c0bd10
        DCDU     0x18120003
        DCDU     0xd1004293
        DCDU     0x70194770
        DCDU     0xe7f93301
        DCDU     0x46c0b5f8
        DCDU     0xbc08bcf8
        DCDU     0x4770469e
        DCDU     0x46c0b5f8
        DCDU     0xbc08bcf8
        DCDU     0x4770469e
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x08000261
        DCDU     0x40200000
        DCDU     0x40240000
        DCDU     0x40000000
        DCDU     0x00000000
        DCDU     0x40230000
        DCDU     0x40300000
        DCDU     0x40310000
        DCDU     0x409f0000
        DCDU     0x40220000
        DCDU     0x40100000
        DCDU     0x409d0000
        DCDU     0x20202020
        DCDU     0x10101020
        DCDU     0x801d1d10
        DCDU     0x00750017
        DCDU     0x020603ff
        DCDU     0x04360006
        DCDU     0x00002010
        DCDU     0x0000c07f
        DCDU     0x00000400
        DCDU     0x00000000
        DCDU     0x4b321900
        DCDU     0x00007d64
        DCDU     0x80000000
        DCDU     0x0b080040
        DCDU     0x00000010
        DCDU     0x01ff0000
        DCDU     0x1f000220
        DCDU     0x04008000
        DCDU     0x181008ff
        DCDU     0x14001000
        DCDU     0x1c001800
        DCDU     0x4c484440
        DCDU     0x00000050
        DCDU     0x00001008
        DCDU     0x00000008
        DCDU     0x00000004
        DCDU     0x00001004
        DCDU     0x00001200
        DCDU     0x00002104
        DCDU     0x00002100
        DCDU     0x00001600
        DCDU     0x02401140
        DCDU     0x130013c4
        DCDU     0x13a01380
        DCDU     0x13881340
        DCDU     0x002013a8
        DCDU     0x0000001c
        DCDU     0x00000003
        DCDU     0x00000001
        DCDU     0x00000001
        DCDU     0x00000000
        DCDU     0x00600305
        DCDU     0x00000004
        DCDU     0x00000001
        DCDU     0x00000000
        DCDU     0x00000001
        DCDU     0x00600406
        DCDU     0x00000008
        DCDU     0x080005a4
        DCDU     0x10000ea5
        DCDU     0x00000000
        DCDU     0x7ffffcf8
        DCDU     0x00000001
        DCDU     0x10000000
        DCDU     0x08000000
        DCDU     0x00000080
        DCDU     0x10001540
        DCDU     0x08000080
        DCDU     0x000002f8
        DCDU     0x080003b0
        DCDU     0x00000218
        DCDU     0x003d0900
        DCDU     0x007a1200
        DCDU     0x003d0900
        DCDU     0x07d00000
        DCDU     0x00000fa0
        DCDU     0x00000004
        DCDU     0x100000a9
        DCDU     0x10000081
        DCDU     0xb530b280
        DCDU     0xd02000c0
        DCDU     0x22074b10
        DCDU     0x0023681c
        DCDU     0x881b33ba
        DCDU     0x6a23435a
        DCDU     0x681918d3
        DCDU     0xdafc2900
        DCDU     0x4b0b213e
        DCDU     0x60192506
        DCDU     0x490b4b0a
        DCDU     0x21a36019
        DCDU     0x00c94b0a
        DCDU     0x490a505d
        DCDU     0x58585058
        DCDU     0x18126a20
        DCDU     0x60502000
        DCDU     0x2a00585a
        DCDU     0xbd30dafc
        DCDU     0x080005c4
        DCDU     0x40260104
        DCDU     0x40260108
        DCDU     0x00001f1e
        DCDU     0x40260000
        DCDU     0x0000051c
        DCDU     0x7843b510
        DCDU     0xd1112bff
        DCDU     0xf8ecf000
        DCDU     0x20030004
        DCDU     0xf8f8f000
        DCDU     0x685a68c3
        DCDU     0x68112301
        DCDU     0x60114319
        DCDU     0x42196811
        DCDU     0x0020d1fc
        DCDU     0xf90cf000
        DCDU     0xb5f7bd10
        DCDU     0x20009000
        DCDU     0xf0009101
        DCDU     0x4d3ff8e5
        DCDU     0x682b0006
        DCDU     0x3350001a
        DCDU     0x681432bc
        DCDU     0x1904781b
        DCDU     0xd05a2b00
        DCDU     0xf8e0f000
        DCDU     0x28030007
        DCDU     0xf000d01b
        DCDU     0x4a37f8c3
        DCDU     0x00054b37
        DCDU     0x2b0058d3
        DCDU     0x4a36da3e
        DCDU     0x00302101
        DCDU     0xf8f0f000
        DCDU     0xd1372800
        DCDU     0xf7ff9801
        DCDU     0x9b00ff8f
        DCDU     0xd03e2b00
        DCDU     0x2b006823
        DCDU     0xf000dbfc
        DCDU     0x0004f8b3
        DCDU     0x2006e02b
        DCDU     0xf8b6f000
        DCDU     0x33bc682b
        DCDU     0x18c0681b
        DCDU     0x2b006803
        DCDU     0x4c28da02
        DCDU     0xbdfe0020
        DCDU     0xf0002000
        DCDU     0x4b26f8b9
        DCDU     0xd0f64298
        DCDU     0x4a252300
        DCDU     0x68120019
        DCDU     0xf0002001
        DCDU     0x2500f8b7
        DCDU     0xd1ec42a8
        DCDU     0xf0002000
        DCDU     0x4a1ef8a9
        DCDU     0x42904b1f
        DCDU     0x429dd003
        DCDU     0x3501d0e3
        DCDU     0x429de7f4
        DCDU     0xe7ded1b9
        DCDU     0x2f034c17
        DCDU     0x2101d105
        DCDU     0xf0002000
        DCDU     0x2800f8b7
        DCDU     0x0028d1f9
        DCDU     0xf8a2f000
        DCDU     0x4c15e7d2
        DCDU     0xf000e7f1
        DCDU     0x4a0ef86d
        DCDU     0x21010005
        DCDU     0xf0000030
        DCDU     0x2800f89f
        DCDU     0x9b00d109
        DCDU     0xd0082b00
        DCDU     0x2b006823
        DCDU     0xf000dbfc
        DCDU     0x0004f865
        DCDU     0x4c06e7e5
        DCDU     0x4c09e7e3
        DCDU     0x46c0e7e1
        DCDU     0x080005c4
        DCDU     0x40260000
        DCDU     0x0000051c
        DCDU     0x080003cc
        DCDU     0x00520005
        DCDU     0x00880101
        DCDU     0x080003dc
        DCDU     0x000249f0
        DCDU     0x00500001
        DCDU     0xb5f74b18
        DCDU     0x4a18681b
        DCDU     0x2304685c
        DCDU     0x430b6911
        DCDU     0x28016113
        DCDU     0xbf30d024
        DCDU     0x33fc0023
        DCDU     0x2b00691b
        DCDU     0x20a3d11d
        DCDU     0x49124b11
        DCDU     0x00c04a12
        DCDU     0x581e680f
        DCDU     0x95016815
        DCDU     0x600d4d10
        DCDU     0x501d2506
        DCDU     0x6010203e
        DCDU     0x353e480e
        DCDU     0x581d501d
        DCDU     0xdafc2d00
        DCDU     0x34fc480c
        DCDU     0x600f6120
        DCDU     0x00c921a3
        DCDU     0x9b01505e
        DCDU     0xbdf76013
        DCDU     0xe7d9bf20
        DCDU     0x080005c4
        DCDU     0xe000ed00
        DCDU     0x40260000
        DCDU     0x40260108
        DCDU     0x40260104
        DCDU     0x00001f1e
        DCDU     0x0000051c
        DCDU     0xaaaaaaaa
        DCDU     0x00000000
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x100000db
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x10000239
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x10000175
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x10000fd1
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x100005e9
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x100003b9
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x100000e3
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x1000029d
        DCDU     0x4802b401
        DCDU     0xbc014684
        DCDU     0xbf004760
        DCDU     0x10000575
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000
        DCDU     0x00000000

        AREA ER_FLASH_VECTORS, DATA, READONLY, ALIGN=2

__Vectors
        DCD      0x080ff800
        DCD      0x100023db
        DCD      0x0000000d
        DCD      0x10002427
        DCD      0x10002429
        DCD      0x1000242b
        DCD      0x1000242d
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x1000242f
        DCD      0x10002431
        DCD      0x00000000
        DCD      0x10002433
        DCD      0x10002435
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
        DCD      0x10002437
__Vectors_End

        AREA ER_FLASH_CODE, CODE, READONLY, ALIGN=3

__main PROC
        BL       |L3.8|
        BL       |L3.216|
        ENDP

__scatterload                  ; Alternate entry point
__scatterload_rt2 PROC
__scatterload_rt2_thumb_only                  ; Alternate entry point
|L3.8|
        ADR      r0,|L3.52|
        LDM      r0,{r10,r11}
        ADD      r10,r10,r0
        ADD      r11,r11,r0
        SUB      r7,r10,#1
__scatterload_null                  ; Alternate entry point
        CMP      r10,r11
        BNE      |L3.30|
        BL       |L3.216|
|L3.30|
        ADR      lr,__scatterload_null + 1
        LDM      r10!,{r0-r3}
        TST      r3,#1
        IT       NE
        SUBNE    r3,r7,r3
        ORR      r3,r3,#1
        BX       r3
        ENDP

|L3.52|
        DCD      0x00003384
        DCD      0x000033b4
__decompress PROC
__decompress0                  ; Alternate entry point
        ADD      r2,r2,r1
|L3.62|
        LDRB     r4,[r0],#1
        ANDS     r5,r4,#0xf
        IT       EQ
        LDRBEQ   r5,[r0],#1
        LSRS     r4,r4,#4
        IT       EQ
        LDRBEQ   r4,[r0],#1
        SUBS     r5,r5,#1
        BEQ      |L3.100|
|L3.88|
        LDRB     r3,[r0],#1
        SUBS     r5,r5,#1
        STRB     r3,[r1],#1
        BNE      |L3.88|
|L3.100|
        SUBS     r4,r4,#1
        BEQ      |L3.112|
|L3.104|
        SUBS     r4,r4,#1
        STRB     r5,[r1],#1
        BNE      |L3.104|
|L3.112|
        CMP      r1,r2
        BCC      |L3.62|
        BX       lr
        ENDP

        MOVS     r0,r0
__scatterload_copy PROC
|L3.120|
        SUBS     r2,r2,#0x10
        ITT      CS
        LDMCS    r0!,{r3-r6}
        STMCS    r1!,{r3-r6}
        BHI      |L3.120|
        LSLS     r2,r2,#29
        ITT      CS
        LDMCS    r0!,{r4,r5}
        STMCS    r1!,{r4,r5}
        ITT      MI
        LDRMI    r4,[r0,#0]
        STRMI    r4,[r1,#0]
        BX       lr
        ENDP

        MOVS     r0,r0
__scatterload_zeroinit PROC
        MOVS     r3,#0
        MOVS     r4,#0
        MOVS     r5,#0
        MOVS     r6,#0
|L3.156|
        SUBS     r2,r2,#0x10
        IT       CS
        STMCS    r1!,{r3-r6}
        BHI      |L3.156|
        LSLS     r2,r2,#29
        IT       CS
        STMCS    r1!,{r4,r5}
        IT       MI
        STRMI    r3,[r1,#0]
        BX       lr
        ENDP

__rt_lib_init                  ; Alternate entry point
|L3.176|
        PUSH     {r0-r4,lr}
__rt_lib_init_fp_1                  ; Alternate entry point
        BL       |L3.11956|
__rt_lib_init_heap_2                  ; Alternate entry point
__rt_lib_init_preinit_1                  ; Alternate entry point
        LDR      r0,|symbol_number.799|
        LDR      r1,__lit__00000001
        BL       |L3.1784|
__rt_lib_init_atexit_1                  ; Alternate entry point
__rt_lib_init_clock_1                  ; Alternate entry point
__rt_lib_init_fp_trap_1                  ; Alternate entry point
__rt_lib_init_getenv_1                  ; Alternate entry point
__rt_lib_init_heap_1                  ; Alternate entry point
__rt_lib_init_lc_collate_1                  ; Alternate entry point
__rt_lib_init_lc_ctype_1                  ; Alternate entry point
__rt_lib_init_lc_monetary_1                  ; Alternate entry point
__rt_lib_init_lc_numeric_1                  ; Alternate entry point
__rt_lib_init_lc_time_1                  ; Alternate entry point
__rt_lib_init_rand_1                  ; Alternate entry point
__rt_lib_init_signal_1                  ; Alternate entry point
__rt_lib_init_stdio_2                  ; Alternate entry point
__rt_lib_init_user_alloc_1                  ; Alternate entry point
        BL       |L3.880|
__rt_lib_init_alloca_1                  ; Alternate entry point
__rt_lib_init_argv_1                  ; Alternate entry point
__rt_lib_init_cpp_2                  ; Alternate entry point
__rt_lib_init_exceptions_1                  ; Alternate entry point
__rt_lib_init_stdio_1                  ; Alternate entry point
        BL       |L3.748|
__rt_lib_init_cpp_1                  ; Alternate entry point
__rt_lib_init_return                  ; Alternate entry point
        POP      {r0-r4,pc}
|symbol_number.799|
        DCD      0x080028c0
__lit__00000001
        DCD      0x080fe800
__rt_lib_shutdown                  ; Alternate entry point
|L3.208|
        PUSH     {r4,lr}
__rt_lib_shutdown_cpp_1                  ; Alternate entry point
__rt_lib_shutdown_stdio_2                  ; Alternate entry point
        BL       |L3.1090|
__rt_lib_shutdown_fp_trap_1                  ; Alternate entry point
__rt_lib_shutdown_heap_1                  ; Alternate entry point
__rt_lib_shutdown_return                  ; Alternate entry point
__rt_lib_shutdown_signal_1                  ; Alternate entry point
__rt_lib_shutdown_stdio_1                  ; Alternate entry point
__rt_lib_shutdown_user_alloc_1                  ; Alternate entry point
        POP      {r4,pc}
__rt_entry                  ; Alternate entry point
__rt_entry_presh_1                  ; Alternate entry point
__rt_entry_sh                  ; Alternate entry point
|L3.216|
        LDR      sp,__lit__00000000
__rt_entry_li                  ; Alternate entry point
__rt_entry_postsh_1                  ; Alternate entry point
        BL       |L3.176|
__rt_entry_main                  ; Alternate entry point
__rt_entry_postli_1                  ; Alternate entry point
        BL       |L3.11456|
        BL       |L3.1696|
__lit__00000000
        DCD      0x080ff800
__rt_exit                  ; Alternate entry point
|L3.236|
        PUSH     {r0,r1}
__rt_exit_ls                  ; Alternate entry point
__rt_exit_prels_1                  ; Alternate entry point
        BL       |L3.208|
__rt_exit_exit                  ; Alternate entry point
        POP      {r0,r1}
        BL       |L3.9954|
Cy_OnResetUser PROC
|L3.248|
        BX       lr
        ENDP

Reset_Handler PROC
        BL       |L3.248|
        CPSID    i
        LDR      r1,|L3.344|
        LDR      r0,|L3.348|
        MOV      r2,#0x2e0
|L3.264|
        LDR      r3,[r1,#0]
        STR      r3,[r0,#0]
        ADDS     r0,r0,#4
        ADDS     r1,r1,#4
        SUBS     r2,r2,#1
        CMP      r2,#0
        BNE      |L3.264|
        LDR      r0,|L3.348|
        LDR      r1,|L3.352|
        STR      r0,[r1,#0]
        DSB      
        LDR      r0,|L3.356|
        BLX      r0
        LDR      r0,|L3.360|
        BLX      r0
|L3.296|
        B        |L3.296|
        ENDP

NMI_Handler PROC
|L3.298|
        B        |L3.298|
        ENDP

|L3.300|
        B        |L3.300|
HardFault_Wrapper PROC
|L3.302|
        MOVS     r0,#4
        MOV      r1,lr
        TST      r0,r1
        BEQ      |L3.318|
        MRS      r0,PSP
        BL       |L3.322|
|L3.318|
        MRS      r0,MSP
|L3.322|
        BL       |L3.7288|
        ENDP

HardFault_Handler PROC
        B        |L3.302|
        ENDP

MemManage_Handler PROC
        B        |L3.302|
        ENDP

BusFault_Handler PROC
        B        |L3.302|
        ENDP

UsageFault_Handler PROC
        B        |L3.302|
        ENDP

SVC_Handler PROC
|L3.334|
        B        |L3.334|
        ENDP

DebugMon_Handler PROC
|L3.336|
        B        |L3.336|
        ENDP

PendSV_Handler PROC
|L3.338|
        B        |L3.338|
        ENDP

SysTick_Handler PROC
|L3.340|
        B        |L3.340|
        ENDP

Default_Handler PROC
audioss_0_interrupt_i2s_IRQHandler                  ; Alternate entry point
audioss_0_interrupt_pdm_IRQHandler                  ; Alternate entry point
audioss_1_interrupt_i2s_IRQHandler                  ; Alternate entry point
cpuss_interrupt_crypto_IRQHandler                  ; Alternate entry point
cpuss_interrupt_fm_IRQHandler                  ; Alternate entry point
cpuss_interrupts_cm0_cti_0_IRQHandler                  ; Alternate entry point
cpuss_interrupts_cm0_cti_1_IRQHandler                  ; Alternate entry point
cpuss_interrupts_cm4_cti_0_IRQHandler                  ; Alternate entry point
cpuss_interrupts_cm4_cti_1_IRQHandler                  ; Alternate entry point
cpuss_interrupts_cm4_fp_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dmac_0_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dmac_1_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dmac_2_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dmac_3_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_0_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_10_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_11_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_12_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_13_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_14_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_15_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_16_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_17_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_18_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_19_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_1_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_20_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_21_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_22_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_23_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_24_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_25_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_26_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_27_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_28_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_2_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_3_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_4_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_5_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_6_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_7_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_8_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw0_9_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_0_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_10_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_11_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_12_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_13_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_14_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_15_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_16_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_17_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_18_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_19_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_1_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_20_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_21_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_22_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_23_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_24_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_25_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_26_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_27_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_28_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_2_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_3_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_4_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_5_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_6_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_7_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_8_IRQHandler                  ; Alternate entry point
cpuss_interrupts_dw1_9_IRQHandler                  ; Alternate entry point
cpuss_interrupts_fault_0_IRQHandler                  ; Alternate entry point
cpuss_interrupts_fault_1_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_0_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_10_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_11_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_12_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_13_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_14_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_15_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_1_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_2_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_3_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_4_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_5_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_6_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_7_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_8_IRQHandler                  ; Alternate entry point
cpuss_interrupts_ipc_9_IRQHandler                  ; Alternate entry point
csd_interrupt_IRQHandler                  ; Alternate entry point
ioss_interrupt_gpio_IRQHandler                  ; Alternate entry point
ioss_interrupt_vdd_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_0_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_10_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_11_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_12_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_13_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_14_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_1_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_2_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_3_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_4_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_5_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_6_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_7_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_8_IRQHandler                  ; Alternate entry point
ioss_interrupts_gpio_9_IRQHandler                  ; Alternate entry point
lpcomp_interrupt_IRQHandler                  ; Alternate entry point
pass_interrupt_sar_IRQHandler                  ; Alternate entry point
profile_interrupt_IRQHandler                  ; Alternate entry point
scb_0_interrupt_IRQHandler                  ; Alternate entry point
scb_10_interrupt_IRQHandler                  ; Alternate entry point
scb_11_interrupt_IRQHandler                  ; Alternate entry point
scb_12_interrupt_IRQHandler                  ; Alternate entry point
scb_1_interrupt_IRQHandler                  ; Alternate entry point
scb_2_interrupt_IRQHandler                  ; Alternate entry point
scb_3_interrupt_IRQHandler                  ; Alternate entry point
scb_4_interrupt_IRQHandler                  ; Alternate entry point
scb_5_interrupt_IRQHandler                  ; Alternate entry point
scb_6_interrupt_IRQHandler                  ; Alternate entry point
scb_7_interrupt_IRQHandler                  ; Alternate entry point
scb_8_interrupt_IRQHandler                  ; Alternate entry point
scb_9_interrupt_IRQHandler                  ; Alternate entry point
sdhc_0_interrupt_general_IRQHandler                  ; Alternate entry point
sdhc_0_interrupt_wakeup_IRQHandler                  ; Alternate entry point
sdhc_1_interrupt_general_IRQHandler                  ; Alternate entry point
sdhc_1_interrupt_wakeup_IRQHandler                  ; Alternate entry point
smif_interrupt_IRQHandler                  ; Alternate entry point
srss_interrupt_IRQHandler                  ; Alternate entry point
srss_interrupt_backup_IRQHandler                  ; Alternate entry point
srss_interrupt_mcwdt_0_IRQHandler                  ; Alternate entry point
srss_interrupt_mcwdt_1_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_0_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_1_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_2_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_3_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_4_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_5_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_6_IRQHandler                  ; Alternate entry point
tcpwm_0_interrupts_7_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_0_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_10_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_11_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_12_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_13_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_14_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_15_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_16_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_17_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_18_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_19_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_1_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_20_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_21_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_22_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_23_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_2_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_3_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_4_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_5_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_6_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_7_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_8_IRQHandler                  ; Alternate entry point
tcpwm_1_interrupts_9_IRQHandler                  ; Alternate entry point
usb_interrupt_hi_IRQHandler                  ; Alternate entry point
usb_interrupt_lo_IRQHandler                  ; Alternate entry point
usb_interrupt_med_IRQHandler                  ; Alternate entry point
        B        audioss_0_interrupt_i2s_IRQHandler
        ENDP

|L3.344|
        DCD      0x10002000
|L3.348|
        DCD      0x08002000
|L3.352|
        DCD      0xe000ed08
|L3.356|
        DCD      0x10004475
|L3.360|
        DCD      0x100022e1
        DCD      0x00000000
Cy_SysLib_DelayCycles PROC
|L3.368|
        ADDS     r0,r0,#2
        LSRS     r0,r0,#2
        BEQ      |L3.382|
|L3.374|
        ADDS     r0,r0,#1
        SUBS     r0,r0,#2
        BNE      |L3.374|
        NOP      
|L3.382|
        BX       lr
        ENDP

Cy_SysLib_EnterCriticalSection PROC
|L3.384|
        MRS      r0,PRIMASK
        CPSID    i
        BX       lr
        ENDP

Cy_SysLib_ExitCriticalSection PROC
|L3.392|
        MSR      PRIMASK,r0
        BX       lr
        ENDP

__use_no_semihosting PROC
        BX       lr
        ENDP

__aeabi_uldivmod                  ; Alternate entry point
_ll_udiv PROC
|L3.400|
        ORRS     r12,r3,r2
        BEQ.W    |L3.618|
        PUSH     {r4-r9,r11,lr}
        MOV      r6,#0
        CMP      r3,#0
        ITTTT    NE
        CLZNE    r5,r3
        LSLNE    r4,r3,r5
        LSRNE    r6,r4,r5
        EORNE    r6,r6,r3
        ITEE     NE
        ORRNE    r6,r6,r2
        CLZEQ    r5,r2
        LSLEQ    r4,r2,r5
        RSB      r5,r5,#0x20
        ITTT     NE
        LSRNE    r12,r2,r5
        ORRNE    r4,r4,r12
        ADDNE    r5,r5,#0x20
        ORRS     r12,r6,r4,LSL #16
        LSR      r4,r4,#16
        IT       NE
        ADDNE    r4,r4,#1
        MOV      r8,#0
        MOV      r9,#0
|L3.482|
        CMP      r0,r2
        SBCS     r12,r1,r3
        BCC      |L3.606|
        CMP      r1,#0
        ITTEE    NE
        CLZNE    r7,r1
        LSLNE    r6,r1,r7
        CLZEQ    r7,r0
        LSLEQ    r6,r0,r7
        RSB      r7,r7,#0x20
        ITTT     NE
        LSRNE    r12,r0,r7
        ORRNE    r6,r6,r12
        ADDNE    r7,r7,#0x20
        UDIV     r12,r6,r4
        SUB      r7,r7,r5
        SUBS     r7,r7,#0x10
        AND      r11,r7,#0x1f
        RSB      r6,r11,#0x20
        LSR      r6,r12,r6
        LSL      r11,r12,r11
        ITT      MI
        MOVMI    r11,r6
        MOVMI    r6,#0
        CMP      r7,#0x20
        ITT      GE
        MOVGE    r6,r11
        MOVGE    r11,#0
        ORRS     r12,r11,r6
        IT       EQ
        MOVEQ    r11,#1
        ADDS     r9,r9,r11
        ADC      r8,r8,r6
        UMULL    r7,r12,r11,r2
        MLA      r12,r6,r2,r12
        MLA      r12,r11,r3,r12
        SUBS     r0,r0,r7
        SBCS     r1,r1,r12
        B        |L3.482|
|L3.606|
        MOV      r3,r1
        MOV      r2,r0
        MOV      r1,r8
        MOV      r0,r9
        POP      {r4-r9,r11,pc}
|L3.618|
        PUSH     {r0,r1,r4,lr}
        ORRS     r0,r0,r1
        IT       NE
        MOVNE    r0,#0xffffffff
        MOV      r1,r0
        NOP.W    
        POP      {r2-r4,lr}
        BX       lr
        ENDP

__2printf PROC
|L3.640|
        PUSH     {r0-r3}
        LDR      r1,|L3.660|
        PUSH     {r4,lr}
        ADD      r2,sp,#0xc
        LDR      r0,[sp,#8]
        BL       |L3.788|
        POP      {r4}
        LDR      pc,[sp],#0x14
        ENDP

|L3.660|
        DCD      0x0800243c
__aeabi_memclr4                  ; Alternate entry point
__aeabi_memclr8                  ; Alternate entry point
__rt_memclr_w                  ; Alternate entry point
|L3.664|
        MOV      r2,#0
_memset_w PROC
        PUSH     {lr}
        MOV      r3,r2
        MOV      r12,r2
        MOV      lr,r2
        SUBS     r1,r1,#0x20
|L3.678|
        ITTT     CS
        STMCS    r0!,{r2,r3,r12,lr}
        STMCS    r0!,{r2,r3,r12,lr}
        SUBSCS   r1,r1,#0x20
        BCS.W    |L3.678|
        LSLS     r1,r1,#28
        IT       CS
        STMCS    r0!,{r2,r3,r12,lr}
        IT       MI
        STMMI    r0!,{r2,r3}
        POP      {lr}
        LSLS     r1,r1,#2
        IT       CS
        STRCS    r2,[r0],#4
        IT       EQ
        BXEQ     lr
        IT       MI
        STRHMI   r2,[r0],#2
        TST      r1,#0x40000000
        IT       NE
        STRBNE   r2,[r0],#1
        BX       lr
        ENDP

__use_two_region_memory PROC
        BX       lr
        ENDP

__rt_heap_escrow PROC
        BX       lr
        ENDP

__rt_heap_expand PROC
        BX       lr
        ENDP

__cpp_initialize__aeabi_ PROC
|L3.748|
        PUSH     {r4-r6,lr}
        LDR      r4,|L3.776|
        ADD      r4,r4,pc
        LDR      r5,|L3.780|
        ADD      r5,r5,pc
        B        |L3.770|
|L3.760|
        MOV      r0,r4
        LDR      r1,[r0,#0]
        ADD      r0,r0,r1
        BLX      r0
        ADDS     r4,r4,#4
|L3.770|
        CMP      r4,r5
        BNE      |L3.760|
        POP      {r4-r6,pc}
        ENDP

|L3.776|
        DCD      0x000030f4
|L3.780|
        DCD      0x000030f4
||__I$use$semihosting||                  ; Alternate entry point
__use_no_semihosting_swi PROC
        BX       lr
        ENDP

        MOVS     r0,r0
_printf_char_file PROC
|L3.788|
        LDR      r3,|L3.820|
        PUSH     {r4-r6,lr}
        MOV      r5,r1
        ADD      r3,r3,pc
        BL       |L3.834|
        MOV      r4,r0
        MOV      r0,r5
        BL       |L3.872|
        CBZ      r0,|L3.816|
        MOV      r0,#0xffffffff
        POP      {r4-r6,pc}
|L3.816|
        MOV      r0,r4
        POP      {r4-r6,pc}
        ENDP

|L3.820|
        DCD      0x0000253b
_printf_input_char PROC
        LDR      r1,[r0,#0x10]
        ADDS     r2,r1,#1
        STR      r2,[r0,#0x10]
        LDRB     r0,[r1,#0]
        BX       lr
        ENDP

_printf_char_common PROC
|L3.834|
        PUSH     {lr}
        SUB      sp,sp,#0x3c
        STRD     r3,r1,[sp,#4]
        MOVS     r1,#0
        STR      r1,[sp,#0x14]
        LDR      r1,|L3.868|
        ADD      r1,r1,pc
        STRD     r1,r0,[sp,#0xc]
        MOV      r1,r2
        MOV      r0,sp
        BL       |L3.1270|
        ADD      sp,sp,#0x3c
        POP      {pc}
        ENDP

        DCW      0x0000
|L3.868|
        DCD      0xffffffe5
ferror PROC
|L3.872|
        LDRB     r0,[r0,#0xc]
        AND      r0,r0,#0x80
        BX       lr
        ENDP

_initio PROC
|L3.880|
        PUSH     {r4,lr}
        LDR      r0,|L3.1148|
        MOVS     r1,#0x54
        BL       |L3.664|
        LDR      r0,|L3.1152|
        MOVS     r1,#0x54
        BL       |L3.664|
        LDR      r0,|L3.1156|
        MOVS     r1,#0x54
        BL       |L3.664|
        LDR      r1,|L3.1160|
        LDR      r0,|L3.1148|
        LDR      r2,|L3.1152|
        LDR      r3,|L3.1168|
        STR      r0,[r1,#0]
        LDR      r1,|L3.1164|
        STR      r2,[r1,#0]
        LDR      r1,|L3.1156|
        STR      r1,[r3,#0]
        ADDS     r3,r2,#1
        STR      r3,[r0,#0x50]
        ADDS     r0,r1,#1
        STR      r0,[r2,#0x50]
        MOVS     r0,#1
        STR      r0,[r1,#0x50]
        LDR      r0,|L3.1176|
        LDR      r2,|L3.1148|
        ADR      r1,|L3.1172|
        ADD      r0,r0,pc
        BL       _freopen_locked
        CBNZ     r0,|L3.960|
        LDR      r0,|L3.1176|
        ADD      r0,r0,pc
        SUBS     r0,r0,#0xa
        BL       |L3.1714|
|L3.960|
        LDR      r0,|L3.1184|
        LDR      r2,|L3.1152|
        ADR      r1,|L3.1180|
        ADD      r0,r0,pc
        BL       _freopen_locked
        CBNZ     r0,|L3.984|
        LDR      r0,|L3.1184|
        ADD      r0,r0,pc
        SUBS     r0,r0,#0xa
        BL       |L3.1714|
|L3.984|
        LDR      r0,|L3.1188|
        LDR      r2,|L3.1156|
        ADR      r1,|L3.1180|
        ADD      r0,r0,pc
        BL       _freopen_locked
        CBNZ     r0,|L3.1008|
        LDR      r0,|L3.1188|
        ADD      r0,r0,pc
        SUBS     r0,r0,#0xa
        BL       |L3.1714|
|L3.1008|
        MOVS     r3,#0x40
        LDR      r0,|L3.1148|
        LSLS     r4,r3,#3
        MOVS     r1,#0
        MOV      r2,r4
        BL       |L3.1310|
        CBZ      r0,|L3.1034|
        LDR      r0,|L3.1176|
        ADD      r0,r0,pc
        SUBS     r0,r0,#0x54
        BL       |L3.1714|
|L3.1034|
        LDR      r0,|L3.1152|
        MOV      r2,r4
        MOVS     r3,#0x40
        MOVS     r1,#0
        BL       |L3.1310|
        CBZ      r0,|L3.1058|
        LDR      r0,|L3.1184|
        ADD      r0,r0,pc
        SUBS     r0,r0,#0x54
        BL       |L3.1714|
|L3.1058|
        LDR      r0,|L3.1156|
        MOV      r2,r4
        MOVS     r3,#0x10
        MOVS     r1,#0
        BL       |L3.1310|
        CMP      r0,#0
        BEQ      |L3.1088|
        LDR      r0,|L3.1188|
        ADD      r0,r0,pc
        POP      {r4,lr}
        SUBS     r0,r0,#0x56
        B.W      |L3.1714|
|L3.1088|
        POP      {r4,pc}
        ENDP

_terminateio PROC
|L3.1090|
        LDR      r0,|L3.1156|
        PUSH     {r4-r6,lr}
        LDR      r0,[r0,#0x50]
        BIC      r4,r0,#1
        LDR      r0,|L3.1148|
        BL       |L3.1620|
        LDR      r0,|L3.1152|
        BL       |L3.1620|
        LDR      r0,|L3.1156|
        BL       |L3.1620|
        B        |L3.1140|
|L3.1120|
        LDR      r0,[r4,#0x50]
        BIC      r5,r0,#1
        MOV      r0,r4
        BL       |L3.1620|
        MOV      r0,r4
        BL       |L3.1192|
        MOV      r4,r5
|L3.1140|
        CMP      r4,#0
        BNE      |L3.1120|
        POP      {r4-r6,pc}
        ENDP

        DCW      0x0000
|L3.1148|
        DCD      0x080023e8
|L3.1152|
        DCD      0x0800243c
|L3.1156|
        DCD      0x08002490
|L3.1160|
        DCD      0x080022ec
|L3.1164|
        DCD      0x080022f0
|L3.1168|
        DCD      0x080022f4
|L3.1172|
        DCD      0x00000072
|L3.1176|
        DCD      0x00002b1c
|L3.1180|
        DCD      0x00000077
|L3.1184|
        DCD      0x00002b08
|L3.1188|
        DCD      0x00002af4
free PROC
|L3.1192|
        PUSH     {r4-r6,lr}
        MOV      r4,r0
        SUBS     r5,r0,#4
        BL       |L3.1728|
        LDR      r0,[r0,#0]
        CMP      r4,#0
        ITE      NE
        LDRNE    r4,[r0,#4]
        POPEQ    {r4-r6,pc}
|L3.1212|
        CMP      r4,#0
        IT       NE
        CMPNE    r4,r5
        ITT      CC
        MOVCC    r0,r4
        LDRCC    r4,[r4,#4]
        BCC      |L3.1212|
        LDR      r1,[r0,#0]
        ADDS     r2,r1,r0
        CMP      r2,r5
        IT       NE
        STRNE    r5,[r0,#4]
        BNE      |L3.1246|
        LDR      r2,[r5,#0]
        MOV      r5,r0
        ADD      r1,r1,r2
        STR      r1,[r0,#0]
|L3.1246|
        LDR      r0,[r5,#0]
        ADDS     r1,r0,r5
        CMP      r1,r4
        ITT      NE
        STRNE    r4,[r5,#4]
        POPNE    {r4-r6,pc}
        LDR      r1,[r4,#4]
        STR      r1,[r5,#4]
        LDR      r1,[r4,#0]
        ADD      r0,r0,r1
        STR      r0,[r5,#0]
        POP      {r4-r6,pc}
        ENDP

__printf PROC
|L3.1270|
        PUSH     {r4-r8,lr}
        MOV      r6,r0
        MOVS     r4,#0
        LDRD     r7,r0,[r6,#4]
        LDR      r5,[r6,#0xc]
        MOV      r8,r0
        MOV      r0,r6
        B        |L3.1298|
|L3.1290|
        MOV      r1,r8
        BLX      r7
        ADDS     r4,r4,#1
        MOV      r0,r6
|L3.1298|
        BLX      r5
        CMP      r0,#0
        BNE      |L3.1290|
        MOV      r0,r4
        POP      {r4-r8,pc}
        ENDP

setvbuf PROC
|L3.1310|
        PUSH     {r4-r6,lr}
        LDR      r4,[r0,#0xc]
        LSLS     r5,r4,#30
        BEQ      |L3.1358|
        LSLS     r5,r4,#9
        BMI      |L3.1358|
        CMP      r2,#0x100
        BEQ      |L3.1348|
        CMP      r2,#0x200
        BEQ      |L3.1348|
        CMP      r2,#0x400
        BNE      |L3.1358|
        MOVS     r3,#1
        ADD      r1,r0,#0x24
        B        |L3.1362|
|L3.1348|
        SUBS     r5,r3,#1
        MVN      r6,#0xff000000
        CMP      r5,r6
        BCC      |L3.1362|
|L3.1358|
        MOVS     r0,#1
        POP      {r4-r6,pc}
|L3.1362|
        STR      r1,[r0,#0x10]
        STR      r3,[r0,#0x1c]
        STR      r1,[r0,#4]
        BIC      r1,r4,#0xf00
        ORRS     r1,r1,r2
        STR      r1,[r0,#0xc]
        MOVS     r0,#0
        POP      {r4-r6,pc}
        ENDP

_freopen_locked                  ; Alternate entry point
freopen PROC
        PUSH     {r4-r8,lr}
        MOV      r4,r1
        MOV      r6,r2
        MOVS     r7,r0
        BEQ      |L3.1536|
        MOV      r0,r2
        BL       |L3.1620|
        LDRB     r0,[r4,#0]
        ADDS     r1,r4,#1
        CMP      r0,#0x61
        BEQ      |L3.1428|
        CMP      r0,#0x72
        BEQ      |L3.1416|
        CMP      r0,#0x77
        BNE      |L3.1536|
        B        |L3.1422|
|L3.1416|
        MOVS     r5,#1
        MOVS     r4,#0
        B        |L3.1434|
|L3.1422|
        MOVS     r5,#2
        MOVS     r4,#4
        B        |L3.1434|
|L3.1428|
        MOVS     r4,#8
        MOV      r5,#0x8002
|L3.1434|
        LDRB     r0,[r1],#1
        CMP      r0,#0x2b
        BEQ      |L3.1456|
        CMP      r0,#0x62
        BEQ      |L3.1466|
        LDRB     r0,[r1,#-1]
        CMP      r0,#0x74
        BEQ      |L3.1476|
        B        |L3.1480|
|L3.1456|
        ORR      r5,r5,#3
        ORR      r4,r4,#2
        B        |L3.1434|
|L3.1466|
        ORR      r5,r5,#4
        ORR      r4,r4,#1
        B        |L3.1434|
|L3.1476|
        ORR      r4,r4,#0x10
|L3.1480|
        MOV      r0,r7
        MOV      r1,r4
        BL       |L3.9964|
        ADDS     r1,r0,#1
        BEQ      |L3.1536|
        MOVS     r1,#0
        STR      r1,[r6,#0x10]
        STR      r1,[r6,#4]
        MOV      r1,#0x200
        STR      r5,[r6,#0xc]
        STR      r1,[r6,#0x1c]
        STR      r0,[r6,#0x14]
        LSLS     r0,r4,#28
        BPL      |L3.1522|
        MOV      r0,r6
        MOVS     r2,#2
        MOVS     r1,#0
        BL       |L3.1972|
|L3.1522|
        LDR      r0,[r6,#0x50]
        ORR      r0,r0,#1
        STR      r0,[r6,#0x50]
        MOV      r0,r6
|L3.1532|
        POP      {r4-r8,pc}
|L3.1536|
        MOVS     r0,#0
        B        |L3.1532|
        ENDP

fopen PROC
        PUSH     {r4-r8,lr}
        MOV      r5,r1
        MOV      r6,r0
        LDR      r4,|L3.1616|
|L3.1550|
        LDR      r0,[r4,#0x50]
        LSLS     r1,r0,#31
        BEQ      |L3.1566|
        LSRS     r1,r0,#1
        BEQ      |L3.1570|
        BIC      r4,r0,#1
        B        |L3.1550|
|L3.1566|
        MOV      r2,r4
        B        |L3.1600|
|L3.1570|
        MOVS     r0,#0x54
        BL       |L3.1878|
        MOVS     r7,r0
        BEQ      |L3.1610|
        LDR      r0,[r4,#0x50]
        ORR      r1,r7,#1
        ORRS     r0,r0,r1
        MOVS     r1,#0x54
        STR      r0,[r4,#0x50]
        MOV      r0,r7
        BL       |L3.664|
        MOV      r2,r7
|L3.1600|
        MOV      r1,r5
        MOV      r0,r6
        POP      {r4-r8,lr}
        B        _freopen_locked
|L3.1610|
        MOVS     r0,#0
        B        |L3.1532|
        ENDP

        DCW      0x0000
|L3.1616|
        DCD      0x080023e8
_fclose_internal PROC
fclose                  ; Alternate entry point
|L3.1620|
        PUSH     {r4-r10,lr}
        MOV      r4,r0
        MOV      r9,#0
        MOV      r7,#0xffffffff
        LDR      r5,[r0,#0xc]
        LDRD     r8,r6,[r4,#0x10]
        LSLS     r0,r5,#30
        BEQ      |L3.1660|
        MOV      r0,r4
        BL       |L3.2324|
        MOV      r0,r6
        BL       |L3.9950|
        CMP      r0,#0
        BGE      |L3.1666|
|L3.1660|
        MOV      r0,r7
|L3.1662|
        POP      {r4-r10,pc}
|L3.1666|
        LSLS     r0,r5,#20
        BPL      |L3.1676|
        MOV      r0,r8
        BL       |L3.1192|
|L3.1676|
        MOVS     r1,#0x4c
        MOV      r0,r4
        BL       |L3.664|
        LDR      r0,[r4,#0x50]
        BIC      r0,r0,#1
        STR      r0,[r4,#0x50]
        MOV      r0,r9
        B        |L3.1662|
        ENDP

exit PROC
|L3.1696|
        PUSH     {r4,lr}
        MOV      r4,r0
        NOP.W    
        MOV      r0,r4
        POP      {r4,lr}
        B.W      |L3.236|
        ENDP

__rt_SIGRTRED PROC
|L3.1714|
        PUSH     {r4,lr}
        BL       |L3.2472|
        POP      {r4,lr}
        B.W      |L3.2460|
        ENDP

__rt_heap_descriptor PROC
|L3.1728|
        LDR      r0,|L3.1732|
        BX       lr
|L3.1732|
        DCD      0x080024ec
        ENDP

__use_no_heap PROC
        BX       lr
        ENDP

||__heap$guard|| PROC
        BX       lr
        ENDP

_terminate_user_alloc PROC
        BX       lr
        ENDP

_init_user_alloc PROC
        BX       lr
        ENDP

__Heap_Full PROC
|L3.1744|
        PUSH     {r3-r5,lr}
        MOV      r4,r0
        MOV      r2,r1
        MOVS     r0,#0
        MOV      r1,sp
        NOP.W    
        CMP      r0,#0
        IT       EQ
        POPEQ    {r3-r5,pc}
        MOV      r2,r0
        LDR      r1,[sp,#0]
        MOV      r0,r4
        BL       |L3.2552|
        MOVS     r0,#1
        POP      {r3-r5,pc}
        ENDP

__Heap_Broken PROC
        MOVS     r0,#1
        B.W      |L3.2524|
        ENDP

_init_alloc PROC
|L3.1784|
        PUSH     {r3-r7,lr}
        NOP.W    
        MOV      r5,r0
        MOVS     r0,#0
        MOV      r4,r1
        MOVS     r0,#0x10
        NOP      
        MOV      r6,r0
        ADDS     r0,r5,r6
        CMP      r0,r4
        BLS      |L3.1836|
        MOV      r2,r6
        MOV      r1,sp
        MOVS     r0,#0
        NOP.W    
        MOVS     r7,r0
        IT       EQ
        BLEQ     |L3.2524|
        LDR      r0,[sp,#0]
        CMP      r0,r4
        IT       NE
        MOVNE    r5,r0
        ADDS     r4,r0,r7
|L3.1836|
        BL       |L3.1728|
        STR      r5,[r0,#0]
        MOV      r7,r0
        ADDS     r0,r6,#7
        BIC      r0,r0,#7
        ADDS     r6,r0,r5
        MOV      r0,r5
        BL       |L3.2538|
        CMP      r4,r6
        IT       EQ
        POPEQ    {r3-r7,pc}
        SUBS     r2,r4,r6
        MOV      r1,r6
        LDR      r0,[r7,#0]
        POP      {r3-r7,lr}
        B.W      |L3.2552|
        ENDP

malloc PROC
|L3.1878|
        PUSH     {r4-r6,lr}
        MOV      r6,r0
        BL       |L3.1728|
        LDR      r5,[r0,#0]
        ADD      r0,r6,#0xb
        BIC      r4,r0,#7
        CMP      r4,r6
        ITT      LS
        MOVLS    r0,#0
        POPLS    {r4-r6,pc}
|L3.1904|
        MOV      r3,r5
        LDR      r2,[r5,#4]
        CBZ      r2,|L3.1958|
|L3.1910|
        LDR      r0,[r2,#0]
        CMP      r0,r4
        BCC      |L3.1950|
        ADD      r1,r4,#8
        CMP      r0,r1
        ITT      CC
        LDRCC    r0,[r2,#4]
        STRCC    r0,[r3,#4]
        BCC      |L3.1946|
        LDR      r1,[r2,#4]
        ADDS     r0,r2,r4
        STR      r1,[r0,#4]
        LDR      r1,[r2,#0]
        SUBS     r1,r1,r4
        STR      r1,[r0,#0]
        STR      r0,[r3,#4]
        STR      r4,[r2,#0]
|L3.1946|
        ADDS     r0,r2,#4
        POP      {r4-r6,pc}
|L3.1950|
        MOV      r3,r2
        LDR      r2,[r2,#4]
        CMP      r2,#0
        BNE      |L3.1910|
|L3.1958|
        MOV      r1,r4
        MOV      r0,r5
        BL       |L3.1744|
        CMP      r0,#0
        BNE      |L3.1904|
        POP      {r4-r6,pc}
        ENDP

_fseek PROC
fseek                  ; Alternate entry point
|L3.1972|
        PUSH     {r4-r8,lr}
        MOV      r4,r0
        MOV      r6,r2
        MOV      r5,r1
        LDR      r7,[r0,#0x14]
        LDRB     r0,[r0,#0xc]
        LSLS     r0,r0,#30
        BEQ      |L3.2084|
        MOV      r0,r7
        BL       |L3.9960|
        CBNZ     r0,|L3.2084|
        CBZ      r6,|L3.2080|
        CMP      r6,#1
        BEQ      |L3.2010|
        CMP      r6,#2
        BNE      |L3.2084|
        B        |L3.2020|
|L3.2010|
        MOV      r0,r4
        BL       |L3.2604|
        ADD      r5,r5,r0
        B        |L3.2080|
|L3.2020|
        MOV      r0,r7
        BL       |L3.9956|
        LDR      r1,[r4,#0xc]
        CMP      r0,#0
        ORR      r1,r1,#0x10
        STR      r1,[r4,#0xc]
        BGE      |L3.2050|
        MOV      r0,r4
        BL       |L3.2220|
        MOVS     r0,#1
|L3.2046|
        POP      {r4-r8,pc}
|L3.2050|
        LSLS     r1,r1,#15
        BPL      |L3.2078|
        LDR      r2,[r4,#4]
        LDR      r1,[r4,#0x2c]
        CMP      r1,r2
        BHI      |L3.2064|
        MOV      r1,r2
|L3.2064|
        LDR      r2,[r4,#0x18]
        ADD      r1,r1,r2
        LDR      r2,[r4,#0x10]
        SUBS     r1,r1,r2
        CMP      r1,r0
        BLE      |L3.2078|
        MOV      r0,r1
|L3.2078|
        ADD      r5,r5,r0
|L3.2080|
        CMP      r5,#0
        BGE      |L3.2088|
|L3.2084|
        MOVS     r0,#2
        B        |L3.2046|
|L3.2088|
        LDR      r1,[r4,#0x2c]
        LDR      r0,[r4,#4]
        LDR      r2,[r4,#0xc]
        CMP      r1,r0
        BCS      |L3.2112|
        LSLS     r1,r2,#14
        STR      r0,[r4,#0x2c]
        BPL      |L3.2112|
        BIC      r1,r2,#0x20000
        ORR      r2,r1,#0x10
|L3.2112|
        LDR      r6,[r4,#0x18]
        MOVS     r7,#0
        CMP      r6,r5
        BGT      |L3.2160|
        LDR      r1,[r4,#0x2c]
        CMP      r1,r0
        BLS      |L3.2130|
        MOV      r3,r1
        B        |L3.2132|
|L3.2130|
        MOV      r3,r0
|L3.2132|
        ADD      r12,r3,r6
        LDR      r3,[r4,#0x10]
        SUB      r12,r12,r3
        CMP      r12,r5
        BLE      |L3.2160|
        CMP      r1,r0
        BLS      |L3.2154|
        MOV      r12,r1
        B        |L3.2156|
|L3.2154|
        MOV      r12,r0
|L3.2156|
        CMP      r12,r3
        BNE      |L3.2172|
|L3.2160|
        STR      r7,[r4,#8]
        STR      r7,[r4,#0]
        ORR      r0,r2,#0x20
        STR      r5,[r4,#0x28]
        B        |L3.2200|
|L3.2172|
        SUBS     r5,r5,r6
        LDR      r6,[r4,#0x1c]
        SUBS     r6,r5,r6
        CMP      r1,r0
        STR      r6,[r4,#8]
        BLS      |L3.2186|
        MOV      r0,r1
|L3.2186|
        SUBS     r0,r0,r3
        SUBS     r0,r5,r0
        STR      r0,[r4,#0]
        ADDS     r0,r3,r5
        STR      r0,[r4,#4]
        BIC      r0,r2,#0x20
|L3.2200|
        LDR      r1,|L3.2216|
        ANDS     r0,r0,r1
        STR      r0,[r4,#0xc]
        MOVS     r0,#0
        STRB     r7,[r4,#0x48]
        B        |L3.2046|
        ENDP

        DCW      0x0000
|L3.2216|
        DCD      0xffd7cfbf
_seterr PROC
|L3.2220|
        LDR      r1,[r0,#0xc]
        BIC      r1,r1,#0x200000
        ORR      r1,r1,#0x80
        STR      r1,[r0,#0xc]
        MOVS     r1,#0
        STR      r1,[r0,#8]
        STR      r1,[r0,#0]
        BX       lr
        ENDP

_writebuf PROC
|L3.2240|
        PUSH     {r4-r10,lr}
        MOV      r9,r0
        MOV      r4,r2
        MOV      r6,r1
        MOV      r8,#0xffffffff
        LDR      r0,|L3.2456|
        LDR      r5,[r2,#0xc]
        LDR      r7,[r2,#0x14]
        TST      r5,r0
        BEQ      |L3.2284|
        MOV      r0,r7
        LDR      r1,[r4,#0x18]
        BL       |L3.9968|
        CMP      r0,#0
        BLT      |L3.2312|
        LDR      r0,|L3.2456|
        MVNS     r0,r0
        ANDS     r5,r5,r0
        STR      r5,[r4,#0xc]
|L3.2284|
        MOV      r3,r5
        MOV      r2,r6
        MOV      r1,r9
        MOV      r0,r7
        BL       |L3.9974|
        LDR      r1,[r4,#0x18]
        BIC      r2,r0,#0x80000000
        SUBS     r2,r6,r2
        ADD      r1,r1,r2
        CMP      r0,#0
        STR      r1,[r4,#0x18]
        BEQ      |L3.2320|
|L3.2312|
        MOV      r0,r4
        BL       |L3.2220|
        MOV      r0,r8
|L3.2320|
        POP      {r4-r10,pc}
        ENDP

_fflush PROC
|L3.2324|
        PUSH     {r4-r6,lr}
        MOV      r4,r0
        LDR      r5,[r0,#0x10]
        LDR      r0,[r0,#0x2c]
        LDR      r1,[r4,#4]
        CMP      r0,r1
        BHI      |L3.2340|
        MOV      r0,r1
|L3.2340|
        LDR      r1,[r4,#0xc]
        BIC      r1,r1,#0x280000
        STR      r1,[r4,#0xc]
        LSLS     r1,r1,#15
        BPL      |L3.2390|
        CMP      r0,r5
        BEQ      |L3.2374|
        MOV      r2,r4
        SUBS     r1,r0,r5
        MOV      r0,r5
        BL       |L3.2240|
        CBZ      r0,|L3.2374|
        MOV      r0,#0xffffffff
        POP      {r4-r6,pc}
|L3.2374|
        MOVS     r0,#0
        STR      r5,[r4,#0x2c]
        STRD     r5,r0,[r4,#4]
        LDR      r0,[r4,#0xc]
        BIC      r0,r0,#0x10000
        STR      r0,[r4,#0xc]
|L3.2390|
        MOVS     r0,#0
        POP      {r4-r6,pc}
        ENDP

_deferredlazyseek PROC
        PUSH     {r4,lr}
        MOV      r4,r0
        LDR      r0,[r0,#0xc]
        BIC      r0,r0,#0x20
        STR      r0,[r4,#0xc]
        LDR      r1,[r4,#0x28]
        LDR      r0,[r4,#0x18]
        CMP      r0,r1
        BEQ      |L3.2442|
        MOV      r0,r4
        BL       |L3.2324|
        LDR      r0,[r4,#0xc]
        BIC      r0,r0,#0x3000
        ORR      r0,r0,#0x10
        STR      r0,[r4,#0xc]
        LDR      r0,[r4,#0x28]
        STR      r0,[r4,#0x18]
        LDR      r0,[r4,#0x10]
        STR      r0,[r4,#0x2c]
        STR      r0,[r4,#4]
|L3.2442|
        MOV      r1,#0x4040
        LDR      r0,[r4,#0xc]
        BICS     r0,r0,r1
        STR      r0,[r4,#0xc]
        POP      {r4,pc}
        ENDP

        DCW      0x0000
|L3.2456|
        DCD      0x00020010
__sig_exit PROC
|L3.2460|
        CMP      r0,#0
        BEQ      |L3.2468|
        B.W      |L3.9954|
|L3.2468|
        BX       lr
        ENDP

        MOVS     r0,r0
__rt_SIGRTRED_inner PROC
|L3.2472|
        PUSH     {r4,lr}
        MOV      r1,r0
        ADR      r0,|L3.2488|
        BL       |L3.2670|
        MOVS     r0,#1
        POP      {r4,pc}
        ENDP

        DCW      0x0000
|L3.2488|
        DCD      0x52474953
        DCD      0x44455254
        DCD      0x6552203a
        DCD      0x65726964
        DCD      0x203a7463
        DCD      0x276e6163
        DCD      0x706f2074
        DCD      0x203a6e65
        DCD      0x00000000
__rt_SIGRTMEM PROC
|L3.2524|
        PUSH     {r4,lr}
        BL       |L3.2720|
        POP      {r4,lr}
        B.W      |L3.2460|
        ENDP

__Heap_Initialize PROC
_maybe_terminate_alloc                  ; Alternate entry point
|L3.2538|
        MOVS     r1,#0
        STR      r1,[r0,#0]
        STRD     r1,r0,[r0,#4]
        BX       lr
        ENDP

__Heap_DescSize PROC
        MOVS     r0,#0x10
        BX       lr
        ENDP

__Heap_ProvideMemory PROC
|L3.2552|
        MOV      r3,r0
        LDR      r0,[r0,#4]
        MOV      r12,r1
|L3.2558|
        CMP      r0,#0
        IT       NE
        CMPNE    r0,r1
        ITT      CC
        MOVCC    r3,r0
        LDRCC    r0,[r0,#4]
        BCC      |L3.2558|
        LDR      r0,[r3,#0]
        ADD      r0,r0,r3
        CMP      r0,r1
        BEQ      |L3.2596|
        ADD      r0,r12,#3
        BIC      r0,r0,#7
        ADDS     r0,r0,#4
        SUBS     r1,r0,r1
        SUBS     r2,r2,r1
        MOV      r1,r0
|L3.2596|
        ADDS     r0,r1,#4
        STR      r2,[r1,#0]
        B.W      |L3.1192|
        ENDP

_ftell_internal PROC
ftell                  ; Alternate entry point
|L3.2604|
        PUSH     {r4,lr}
        MOV      r1,r0
        LDR      r2,[r0,#0xc]
        LSLS     r0,r2,#30
        BEQ      |L3.2622|
        LSLS     r0,r2,#26
        BPL      |L3.2634|
        LDR      r0,[r1,#0x28]
        B        |L3.2644|
|L3.2622|
        BL       |L3.2800|
        MOVS     r1,#1
        STR      r1,[r0,#0]
        SUBS     r0,r1,#2
        POP      {r4,pc}
|L3.2634|
        LDR      r3,[r1,#0x18]
        LDR      r0,[r1,#4]
        ADD      r0,r0,r3
        LDR      r3,[r1,#0x10]
        SUBS     r0,r0,r3
|L3.2644|
        LDRB     r3,[r1,#0x48]
        CBZ      r3,|L3.2658|
        LDRB     r1,[r1,#0x49]
        SUBS     r0,r0,r1
|L3.2656|
        POP      {r4,pc}
|L3.2658|
        LSLS     r1,r2,#12
        BPL      |L3.2656|
        CMP      r0,#0
        BLE      |L3.2656|
        SUBS     r0,r0,#1
        POP      {r4,pc}
        ENDP

__default_signal_display PROC
|L3.2670|
        PUSH     {r4-r6,lr}
        MOV      r5,r0
        MOV      r4,r1
        MOVS     r0,#0xa
        B        |L3.2682|
|L3.2680|
        ADDS     r5,r5,#1
|L3.2682|
        BL       |L3.9978|
        CBZ      r5,|L3.2702|
        LDRB     r0,[r5,#0]
        CMP      r0,#0
        BNE      |L3.2680|
        B        |L3.2702|
|L3.2696|
        ADDS     r4,r4,#1
        BL       |L3.9978|
|L3.2702|
        CBZ      r4,|L3.2710|
        LDRB     r0,[r4,#0]
        CMP      r0,#0
        BNE      |L3.2696|
|L3.2710|
        POP      {r4-r6,lr}
        MOVS     r0,#0xa
        B.W      |L3.9978|
        ENDP

__rt_SIGRTMEM_inner PROC
|L3.2720|
        PUSH     {r4,lr}
        CMP      r0,#1
        BEQ      |L3.2738|
        MOVS     r1,#0
|L3.2728|
        ADR      r0,|L3.2744|
        BL       |L3.2670|
        MOVS     r0,#1
        POP      {r4,pc}
|L3.2738|
        ADR      r1,|L3.2776|
        B        |L3.2728|
        ENDP

        DCW      0x0000
|L3.2744|
        DCD      0x52474953
        DCD      0x4d454d54
        DCD      0x754f203a
        DCD      0x666f2074
        DCD      0x61656820
        DCD      0x656d2070
        DCD      0x79726f6d
        DCD      0x00000000
|L3.2776|
        DCD      0x6548203a
        DCD      0x6d207061
        DCD      0x726f6d65
        DCD      0x6f632079
        DCD      0x70757272
        DCD      0x00646574
__aeabi_errno_addr PROC
||__errno$intlibspace||                  ; Alternate entry point
||__rt_errno_addr$intlibspace||                  ; Alternate entry point
|L3.2800|
        LDR      r0,|L3.2804|
        BX       lr
|L3.2804|
        DCD      0x080024e4
        ENDP

AES128_ECB_encrypt PROC
|L3.2808|
        B.W      |L3.10356|
        ENDP

Cy_GPIO_Pin_FastInit PROC
|L3.2812|
        PUSH     {r3-r7,lr}
        MOV      r7,r3
        MOV      r5,r2
        MOV      r6,r1
        MOV      r4,r0
        CMP      r1,#8
        BCC      |L3.2828|
        BKPT     #1
|L3.2828|
        CMP      r5,#0xf
        BHI      |L3.2840|
        BIC      r0,r5,#8
        CMP      r0,#1
        BNE      |L3.2842|
|L3.2840|
        BKPT     #1
|L3.2842|
        LDR      r2,[sp,#0x18]
        CMP      r7,#2
        BCC      |L3.2850|
        BKPT     #1
|L3.2850|
        CMP      r2,#0x20
        BCC      |L3.2856|
        BKPT     #1
|L3.2856|
        MOV      r0,r4
        MOV      r1,r6
        BL       |L3.3308|
        MOVS     r1,#1
        LDR      r2,[r4,#0]
        AND      r0,r7,#1
        LSLS     r1,r1,r6
        LSLS     r0,r0,r6
        BIC      r1,r2,r1
        LDR      r2,|symbol_number.452|
        ORRS     r0,r0,r1
        MOVS     r1,#0xf
        STR      r0,[r4,#0]
        LSLS     r0,r6,#2
        LDR      r2,[r2,#0]
        LSLS     r1,r1,r0
        LDRB     r2,[r2,#0x81]
        LDR      r3,[r2,r4]
        BIC      r1,r3,r1
        AND      r3,r5,#0xf
        LSL      r0,r3,r0
        ORRS     r0,r0,r1
        STR      r0,[r2,r4]
        POP      {r3-r7,pc}
        NOP      
        ENDP

Cy_GPIO_Pin_Init PROC
        PUSH     {r3-r9,lr}
        MOV      r5,r0
        LDR      r0,|symbol_number.446|
        CMP      r5,#0
        BEQ.W    |L3.3256|
        MOV      r6,r2
        CMP      r2,#0
        BEQ.W    |L3.3256|
        MOV      r9,r1
        CMP      r1,#8
        BCC      |L3.2950|
        BKPT     #1
|L3.2950|
        LDR      r0,[r6,#0]
        CMP      r0,#2
        BCC      |L3.2958|
        BKPT     #1
|L3.2958|
        LDR      r0,[r6,#4]
        CMP      r0,#0xf
        BHI      |L3.2972|
        ORR      r0,r0,#8
        CMP      r0,#9
        BNE      |L3.2974|
|L3.2972|
        BKPT     #1
|L3.2974|
        LDRB     r0,[r6,#8]
        CMP      r0,#0x20
        BCC      |L3.2982|
        BKPT     #1
|L3.2982|
        LDR      r0,[r6,#0xc]
        CMP      r0,#4
        BCC      |L3.2990|
        BKPT     #1
|L3.2990|
        LDR      r0,[r6,#0x10]
        CMP      r0,#2
        BCC      |L3.2998|
        BKPT     #1
|L3.2998|
        LDR      r0,[r6,#0x14]
        CMP      r0,#2
        BCC      |L3.3006|
        BKPT     #1
|L3.3006|
        LDR      r0,[r6,#0x20]
        CMP      r0,#2
        BCC      |L3.3014|
        BKPT     #1
|L3.3014|
        LDR      r0,[r6,#0x24]
        CMP      r0,#2
        BCC      |L3.3022|
        BKPT     #1
|L3.3022|
        LDR      r0,[r6,#0x28]
        CMP      r0,#2
        BCC      |L3.3030|
        BKPT     #1
|L3.3030|
        LDR      r0,[r6,#0x2c]
        CMP      r0,#4
        BCC      |L3.3038|
        BKPT     #1
|L3.3038|
        LDR      r0,[r6,#0x30]
        CMP      r0,#8
        BCC      |L3.3046|
        BKPT     #1
|L3.3046|
        LDR      r0,[r6,#0x1c]
        CMP      r0,#4
        BCC      |L3.3054|
        BKPT     #1
|L3.3054|
        LDR      r0,[r6,#0x18]
        CMP      r0,#2
        BCC      |L3.3064|
        BKPT     #1
        LDR      r0,[r6,#0x18]
|L3.3064|
        MOVS     r2,#0x10
        MOVS     r1,#1
        MOVS     r3,#3
        LDR      r8,||__arm_cp.92_0||
        AND      r0,r0,#1
        ADD      r2,r2,r9,LSL #1
        LSL      r1,r1,r9
        LSL      r0,r0,r9
        LSLS     r3,r3,r2
        ORRS     r1,r1,r3
        LDR      r3,[r8,#0]
        LDRB     r3,[r3,#0x83]
        LDR      r7,[r3,r5]
        BIC      r1,r7,r1
        ORRS     r0,r0,r1
        LDR      r1,[r6,#0x1c]
        AND      r1,r1,#3
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r1,r9
        STR      r0,[r3,r5]
        MOV      r0,r5
        LDR      r2,[r6,#4]
        BL       |L3.3264|
        LDRB     r2,[r6,#8]
        MOV      r0,r5
        MOV      r1,r9
        BL       |L3.3308|
        LDR      r2,[r6,#0xc]
        MOV      r0,r5
        MOV      r1,r9
        BL       |L3.3384|
        LDR      r2,[r6,#0x10]
        MOV      r0,r5
        MOV      r1,r9
        BL       |L3.3420|
        LDR      r2,[r6,#0x14]
        MOV      r0,r5
        MOV      r1,r9
        BL       |L3.3456|
        LDR      r0,[r8,#0]
        MOV      r2,#0x3f8
        ADD      r4,r6,#0x28
        AND      lr,r2,r9,LSL #2
        LDRB     r0,[r0,#0x84]
        LDR      r12,[r0,r5]
        LDRD     r3,r7,[r6,#0x20]
        LDM      r4,{r1,r2,r4}
        AND      r2,r2,#3
        AND      r3,r3,#1
        AND      r1,r1,#1
        BFI      r3,r7,#1,#1
        ORR      r1,r3,r1,LSL #2
        ORR      r1,r1,r2,LSL #3
        LSLS     r2,r4,#5
        UXTB     r2,r2
        ADD      r1,r1,r2
        BIC      r2,r12,#0xff
        LSL      r1,r1,lr
        ORRS     r1,r1,r2
        STR      r1,[r0,r5]
        MOV      r0,r5
        MOV      r1,r9
        LDR      r2,[r6,#0]
        BL       |L3.3492|
        MOVS     r0,#0
|L3.3256|
        POP      {r3-r9,pc}
        ENDP

|symbol_number.446|
        DCD      0x005a0001
Cy_GPIO_SetDrivemode PROC
|L3.3264|
        CMP      r1,#8
        BCC      |L3.3270|
        BKPT     #1
|L3.3270|
        CMP      r2,#0xf
        BHI      |L3.3282|
        BIC      r3,r2,#8
        CMP      r3,#1
        BNE      |L3.3284|
|L3.3282|
        BKPT     #1
|L3.3284|
        PUSH     {r4,r5,r7,lr}
        LDR      r4,|symbol_number.454|
        LSLS     r1,r1,#2
        MOVS     r3,#0xf
        AND      r2,r2,#0xf
        BL       |L3.8862|
        LDRB     r4,[r4,#0x81]
        B.W      |L3.8740|
        ENDP

Cy_GPIO_SetHSIOM PROC
|L3.3308|
        CMP      r1,#8
        BCC      |L3.3314|
        BKPT     #1
|L3.3314|
        TST      r2,#0xe0
        BEQ      |L3.3322|
        BKPT     #1
|L3.3322|
        PUSH     {r4,lr}
        LDR      r3,||__arm_cp.2_1||
        AND      r2,r2,#0x1f
        LDR      r3,[r3,#0]
        LDRD     r4,r3,[r3,#0x14]
        SUBS     r0,r0,r3
        MVN      r3,#0xf
        AND      r0,r3,r0,LSR #3
        CMP      r1,#4
        ADD      r0,r0,r4
        MVN      r4,#0x1f
        ADD      r4,r4,r1,LSL #3
        IT       CS
        ADDCS    r0,#4
        LDR      r3,[r0,#0]
        IT       CC
        LSLCC    r4,r1,#3
        MOVS     r1,#0x1f
        LSLS     r2,r2,r4
        LSLS     r1,r1,r4
        BIC      r1,r3,r1
        ORRS     r1,r1,r2
        STR      r1,[r0,#0]
        POP      {r4,pc}
        ENDP

Cy_GPIO_SetInterruptEdge PROC
|L3.3384|
        CMP      r1,#9
        BCC      |L3.3390|
        BKPT     #1
|L3.3390|
        CMP      r2,#4
        BCC      |L3.3396|
        BKPT     #1
|L3.3396|
        PUSH     {r4,r5,r7,lr}
        LDR      r4,|symbol_number.477|
        LSLS     r1,r1,#1
        MOVS     r3,#3
        AND      r2,r2,#3
        BL       |L3.8862|
        LDRB     r4,[r4,#0x80]
        B.W      |L3.8740|
        ENDP

Cy_GPIO_SetInterruptMask PROC
|L3.3420|
        CMP      r1,#9
        BCC      |L3.3426|
        BKPT     #1
|L3.3426|
        CMP      r2,#2
        BCC      |L3.3432|
        BKPT     #1
|L3.3432|
        AND      r2,r2,#1
        MOVS     r3,#1
        LSLS     r2,r2,r1
        LSL      r1,r3,r1
        LDR      r3,[r0,#0x18]
        BIC      r1,r3,r1
        ORRS     r1,r1,r2
        STR      r1,[r0,#0x18]
        BX       lr
        ENDP

Cy_GPIO_SetVtrip PROC
|L3.3456|
        CMP      r1,#8
        BCC      |L3.3462|
        BKPT     #1
|L3.3462|
        CMP      r2,#2
        BCC      |L3.3468|
        BKPT     #1
|L3.3468|
        PUSH     {r4,r5,r7,lr}
        LDR      r4,||__arm_cp.39_0||
        MOVS     r3,#1
        AND      r2,r2,#1
        BL       |L3.8862|
        LDRB     r4,[r4,#0x82]
        B.W      |L3.8740|
        NOP      
        ENDP

Cy_GPIO_Write PROC
|L3.3492|
        CMP      r1,#8
        BCC      |L3.3498|
        BKPT     #1
|L3.3498|
        CMP      r2,#2
        BCS      |L3.3514|
        MOVS     r3,#1
        LSL      r1,r3,r1
        CBNZ     r2,|L3.3522|
        STR      r1,[r0,#4]
        BX       lr
|L3.3514|
        MOVS     r2,#1
        BKPT     #1
        LSL      r1,r2,r1
|L3.3522|
        STR      r1,[r0,#8]
        BX       lr
        ENDP

        MOVS     r0,r0
Cy_IPC_Drv_GetIpcBaseAddress PROC
|L3.3528|
        LDR      r2,||__arm_cp.46_0||
        LDR      r1,[r2,#0]
        LDRB     r3,[r1,#0x33]
        CMP      r3,r0
        BHI      |L3.3544|
        BKPT     #1
        LDR      r1,[r2,#0]
|L3.3544|
        LDR      r2,[r1,#0x20]
        LDRH     r1,[r1,#0xba]
        MLA      r0,r1,r0,r2
        BX       lr
        ENDP

Cy_IPC_Drv_LockRelease PROC
|L3.3556|
        LDR      r2,||__arm_cp.34_0||
        LDR      r2,[r2,#0]
        LDR      r2,[r2,#0xbc]
        LDR      r2,[r2,r0]
        CMP      r2,#0xffffffff
        ITT      GT
        LDRGT    r0,|symbol_number.451|
        BXGT     lr
        CMP      r1,#0x10000
        BCC      |L3.3584|
        BKPT     #1
|L3.3584|
        UXTH     r1,r1
        STR      r1,[r0,#4]
        MOVS     r0,#0
        BX       lr
        ENDP

Cy_IPC_Drv_ReadMsgWord PROC
|L3.3592|
        CBNZ     r1,|L3.3596|
        BKPT     #1
|L3.3596|
        LDR      r2,||__arm_cp.44_0||
        LDR      r2,[r2,#0]
        LDR      r2,[r2,#0xbc]
        LDR      r2,[r2,r0]
        CMP      r2,#0xffffffff
        ITEEE    GT
        LDRGT    r0,|symbol_number.451|
        LDRLE    r0,[r0,#0xc]
        STRLE    r0,[r1,#0]
        MOVLE    r0,#0
        BX       lr
        NOP      
        ENDP

|symbol_number.452|
        DCD      0x08002750
Cy_IPC_Drv_SendMsgWord PROC
|L3.3628|
        LDR      r3,[r0,#0]
        CMP      r3,#0xffffffff
        ITT      GT
        LDRGT    r0,|symbol_number.451|
        BXGT     lr
        CMP      r1,#0x10000
        STR      r2,[r0,#0xc]
        BCC      |L3.3650|
        BKPT     #1
|L3.3650|
        UXTH     r1,r1
        STR      r1,[r0,#8]
        MOVS     r0,#0
        BX       lr
        NOP      
        ENDP

|symbol_number.451|
        DCD      0x008a0001
Cy_IPC_Pipe_Config PROC
|L3.3664|
        LDR      r1,|symbol_number.457|
        LDR      r2,[r1,#0]
        CBZ      r2,|L3.3672|
        BX       lr
|L3.3672|
        STR      r0,[r1,#0]
        BX       lr
        ENDP

Cy_IPC_Pipe_EndpointInit PROC
|L3.3676|
        PUSH     {r4-r9,lr}
        LDR      r4,|symbol_number.457|
        LDR      r8,[r4,#0]
        CMP      r8,#0
        BNE      |L3.3698|
        BKPT     #1
        LDR      r8,[r4,#0]
|L3.3698|
        LDR      r12,||__arm_cp.97_0||
        MOVS     r4,#0x2c
        UXTB     r7,r3
        UBFX     r9,r3,#8,#8
        MUL      r5,r0,r4
        MLA      r4,r0,r4,r8
        LDR      r6,[r12,#0]
        STR      r7,[r8,r5]
        LSRS     r5,r3,#16
        MOV      lr,r4
        LDRB     r3,[r6,#0x33]
        STR      r5,[lr,#8]!
        MOV      r5,r4
        STR      r9,[r5,#4]!
        CMP      r7,r3
        BCC      |L3.3758|
        BKPT     #1
        LDR      r9,[r5,#0]
        LDR      r6,[r12,#0]
|L3.3758|
        LDR      r3,[r6,#0x20]
        LDRH     r5,[r6,#0xba]
        MLA      r3,r7,r5,r3
        STR      r3,[r4,#0x10]
        LDR      r4,[r12,#0]
        LDRB     r3,[r4,#0x34]
        CMP      r9,r3
        BCC      |L3.3788|
        BKPT     #1
        LDR      r4,[r12,#0]
|L3.3788|
        MOVS     r3,#0x2c
        LDR      r5,[sp,#0x1c]
        MLA      r7,r0,r3,r8
        LDR      r3,[r4,#0x20]
        ADD      r3,r3,r9,LSL #5
        ADD      r4,r3,#0x1000
        STR      r4,[r7,#0x14]
        LDR      r4,[lr,#0]
        CMP      r4,#0x10000
        BCC      |L3.3822|
        BKPT     #1
        BKPT     #1
|L3.3822|
        PKHBT    r4,r4,r4,LSL #16
        MOV      r6,#0x1008
        STR      r4,[r3,r6]
        MOVS     r3,#0
        STR      r1,[r7,#0x20]
        STRD     r3,r2,[r7,#0x18]
        CBZ      r5,|L3.3852|
        MOVS     r1,#0x2c
        MLA      r0,r0,r1,r8
        LDRH     r1,[r5,#0]
        STRH     r1,[r0,#0xc]
|L3.3852|
        POP      {r4-r9,pc}
        ENDP

Cy_IPC_Pipe_ExecCallback PROC
|L3.3856|
        PUSH     {r2-r6,lr}
        MOV      r4,r0
        MOVS     r0,#0
        STR      r0,[sp,#4]
        CBNZ     r4,|L3.3868|
        BKPT     #1
|L3.3868|
        LDR      r0,[r4,#0x10]
        CBNZ     r0,|L3.3874|
        BKPT     #1
|L3.3874|
        LDR      r0,[r4,#0x14]
        CBNZ     r0,|L3.3880|
        BKPT     #1
|L3.3880|
        LDR      r0,[r4,#0x20]
        CBNZ     r0,|L3.3886|
        BKPT     #1
|L3.3886|
        LDR      r0,[r4,#0x14]
        LDR      r6,[r0,#0xc]
        CMP      r6,#0x10000
        BCC      |L3.3970|
        MOV      r1,#0xffff
        BIC      r1,r6,r1
        STR      r1,[r0,#0]
        LDR      r0,[r0,#0]
        LDR      r0,||__arm_cp.80_0||
        LDR      r0,[r0,#0]
        LDR      r1,[r0,#0xbc]
        LDR      r0,[r4,#0x10]
        LDR      r1,[r1,r0]
        CMP      r1,#0xffffffff
        BGT      |L3.3970|
        ADD      r1,sp,#4
        BL       |L3.3592|
        CBZ      r0,|L3.3938|
        MOVS     r5,#0
        B        |L3.3962|
|L3.3938|
        LDR      r0,[sp,#4]
        LDR      r2,[r0,#0]
        UXTB     r1,r2
        LSRS     r5,r2,#16
        LDR      r2,[r4,#0x1c]
        CMP      r2,r1
        BLS      |L3.3962|
        LDR      r2,[r4,#0x20]
        LDR      r1,[r2,r1,LSL #2]
        CBZ      r1,|L3.3962|
        BLX      r1
|L3.3962|
        LDR      r0,[r4,#0x10]
        MOV      r1,r5
        BL       |L3.3556|
|L3.3970|
        UXTH     r0,r6
        CBZ      r0,|L3.4002|
        LDR      r2,[r4,#0x14]
        LDR      r1,[r4,#0x24]
        STR      r0,[r2,#0]
        LDR      r0,[r2,#0]
        CBZ      r1,|L3.3992|
        BLX      r1
        MOVS     r0,#0
        STR      r0,[r4,#0x24]
        B        |L3.3998|
|L3.3992|
        LDR      r0,[r4,#0x28]
        CBZ      r0,|L3.3998|
        BLX      r0
|L3.3998|
        MOVS     r0,#0
        STR      r0,[r4,#0x18]
|L3.4002|
        LDR      r0,[r4,#0x14]
        LDR      r0,[r0,#0]
        POP      {r2-r6,pc}
        ENDP

Cy_IPC_Pipe_ExecuteCallback PROC
|L3.4008|
        LDR      r2,|symbol_number.457|
        LDR      r1,[r2,#0]
        CBNZ     r1,|L3.4018|
        BKPT     #1
        LDR      r1,[r2,#0]
|L3.4018|
        MOVS     r2,#0x2c
        MLA      r0,r0,r2,r1
        B.W      |L3.3856|
        ENDP

|symbol_number.457|
        DCD      0x08002754
Cy_IPC_Pipe_Init PROC
|L3.4032|
        PUSH     {r0-r8,lr}
        MOV      r4,r0
        CBNZ     r0,|L3.4042|
        BKPT     #1
|L3.4042|
        LDR      r0,[r4,#0x18]
        CMP      r0,#8
        BCC      |L3.4050|
        BKPT     #1
|L3.4050|
        LDR      r0,[r4,#0x2c]
        CBNZ     r0,|L3.4056|
        BKPT     #1
|L3.4056|
        LDR      r0,[r4,#0x30]
        CBNZ     r0,|L3.4062|
        BKPT     #1
|L3.4062|
        LDR      r6,||__arm_cp.35_0||
        LDR      r7,[r4,#0x18]
        LDRD     r0,r3,[r4,#0x20]
        LDRD     r2,r1,[r4,#0x28]
        LDRD     r5,r8,[r4,#0xc]
        LDR      r6,[r6,#0]
        STR      r7,[sp,#0xc]
        LDRH     r7,[r4,#0x14]
        LDRH     r6,[r6,#0x38]
        ADD      r6,r6,r7
        STRH     r6,[sp,#8]
        ADD      r7,sp,#8
        STR      r7,[sp,#0]
        BL       |L3.3676|
        MOVS     r0,#0
        MOVS     r1,#0
        MOVS     r2,#0
        MOV      r3,r8
        STR      r0,[sp,#0]
        MOV      r0,r5
        BL       |L3.3676|
        LDR      r1,[r4,#0x30]
        MOV      r0,r7
        BL       |L3.7140|
        LDRSH    r0,[sp,#8]
        BL       |L3.9180|
        POP      {r0-r8,pc}
        ENDP

|symbol_number.454|
        DCD      0x08002750
Cy_IPC_Sema_Init PROC
|L3.4140|
        PUSH     {r7,lr}
        CBNZ     r1,|L3.4158|
        CBNZ     r2,|L3.4158|
        BL       |L3.3528|
        LDR      r1,||__arm_cp.2_2||
        MOVS     r3,#0
        STR      r0,[r1,#0]
        B        |L3.4180|
|L3.4158|
        LDR      r3,|symbol_number.460|
        CBZ      r1,|L3.4180|
        CBZ      r2,|L3.4180|
        LDR      r3,|symbol_number.461|
        STRD     r1,r2,[r3,#0]
        MOV      r1,r3
        POP      {r7,lr}
        B.W      |L3.4192|
|L3.4180|
        MOV      r0,r3
        POP      {r7,pc}
        ENDP

|symbol_number.460|
        DCD      0x008a0103
|symbol_number.461|
        DCD      0x080022e4
Cy_IPC_Sema_InitExt PROC
|L3.4192|
        PUSH     {r3-r7,lr}
        LDR      r2,|symbol_number.492|
        LDR      r6,|symbol_number.463|
        MOV      r4,r1
        MOV      r1,r0
        LDR      r2,[r2,#0]
        ADDS     r0,r6,#2
        LDRB     r2,[r2,#0x33]
        CMP      r2,r1
        BLS      |L3.4222|
        CBZ      r4,|L3.4222|
        LDRB     r2,[r4,#0]
        LSLS     r2,r2,#27
        BEQ      |L3.4224|
|L3.4222|
        POP      {r3-r7,pc}
|L3.4224|
        MOV      r0,r1
        BL       |L3.3528|
        LDR      r7,||__arm_cp.2_2||
        MOV      r5,r0
        STR      r0,[r7,#0]
        LDRD     r1,r0,[r4,#0]
        LSRS     r1,r1,#3
        BL       |L3.664|
        MOV      r0,r5
        BL       |L3.8784|
        LDR      r0,[r7,#0]
        MOVS     r1,#0
        MOV      r2,r4
        BL       |L3.3628|
        CMP      r0,#0
        MOV      r0,r6
        BNE      |L3.4222|
        LDR      r0,[r7,#0]
        BL       |L3.8784|
        CMP      r0,#0
        IT       NE
        MOVNE    r0,r6
        POP      {r3-r7,pc}
        NOP      
        ENDP

|symbol_number.463|
        DCD      0x008a0101
||__arm_cp.2_1||
        DCD      0x08002750
||__arm_cp.2_2||
        DCD      0x080027f8
Cy_PDL_Init PROC
|L3.4296|
        LDR      r1,|symbol_number.492|
        STR      r0,[r1,#0]
        BX       lr
        NOP      
        ENDP

Cy_Prot_GetActivePC PROC
|L3.4304|
        LDR      r2,|symbol_number.492|
        LDR      r1,[r2,#0]
        LDR      r3,[r1,#0x48]
        LSRS     r3,r3,r0
        LSLS     r3,r3,#31
        BNE      |L3.4320|
        BKPT     #1
        LDR      r1,[r2,#0]
|L3.4320|
        LDR      r1,[r1,#0x10]
        ADD      r0,r1,r0,LSL #10
        MOV      r1,#0x4000
        LDR      r0,[r0,r1]
        AND      r0,r0,#0xf
        BX       lr
        NOP      
        ENDP

|symbol_number.477|
        DCD      0x08002750
Cy_SCB_Write PROC
|L3.4344|
        LDR      r2,[r0,#0]
        LSLS     r2,r2,#20
        MOV      r2,#0x80
        IT       PL
        MOVPL    r2,#0x40
        LDR      r3,[r0,#0x208]
        BFC      r3,#9,#23
        CMP      r2,r3
        ITEE     EQ
        MOVEQ    r0,#0
        STRNE    r1,[r0,#0x240]
        MOVNE    r0,#1
        BX       lr
        ENDP

        MOVS     r0,r0
Cy_SysClk_ClkBakSetSource PROC
|L3.4380|
        CMP      r0,#2
        BCC      |L3.4386|
        BKPT     #1
|L3.4386|
        LDR      r1,||__arm_cp.23_0||
        LDR      r2,[r1,#0]
        BFI      r2,r0,#8,#2
        STR      r2,[r1,#0]
        BX       lr
        NOP      
        ENDP

||__arm_cp.23_0||
        DCD      0x40270000
Cy_SysClk_ClkFastGetDivider PROC
|L3.4404|
        LDR      r0,|symbol_number.492|
        LDR      r0,[r0,#0]
        LDR      r1,[r0,#0]
        LDR      r0,[r0,#0x8c]
        LDR      r0,[r0,r1]
        UBFX     r0,r0,#8,#8
        BX       lr
        NOP      
        ENDP

Cy_SysClk_ClkFastSetDivider PROC
|L3.4424|
        LDR      r1,|symbol_number.492|
        LDR      r1,[r1,#0]
        LDR      r2,[r1,#0]
        LDR      r1,[r1,#0x8c]
        B.W      |L3.8828|
        NOP      
        ENDP

||__arm_cp.39_0||
        DCD      0x08002750
Cy_SysClk_ClkHfGetDivider PROC
|L3.4444|
        LDR      r1,|symbol_number.492|
        LDR      r1,[r1,#0]
        LDRB     r1,[r1,#0x40]
        CMP      r1,r0
        BHI      |L3.4458|
        BKPT     #1
|L3.4458|
        LDR      r1,||__arm_cp.43_2||
        LDR      r0,[r1,r0,LSL #2]
        UBFX     r0,r0,#4,#2
        BX       lr
        NOP      
        ENDP

||__arm_cp.46_0||
        DCD      0x08002750
Cy_SysClk_ClkHfGetFrequency PROC
|L3.4476|
        PUSH     {r4-r6,lr}
        MOV      r5,r0
        BL       |L3.4444|
        MOV      r4,r0
        LDR      r0,|symbol_number.492|
        LDR      r0,[r0,#0]
        LDRB     r0,[r0,#0x40]
        CMP      r0,r5
        BHI      |L3.4500|
        BKPT     #1
|L3.4500|
        MOVS     r0,#1
        LSL      r6,r0,r4
        LDR      r0,||__arm_cp.43_2||
        LDR      r0,[r0,r5,LSL #2]
        AND      r0,r0,#0xf
        BL       |L3.4672|
        ADD      r0,r0,r6,LSR #1
        LSRS     r0,r0,r4
        POP      {r4-r6,pc}
        ENDP

||__arm_cp.34_0||
        DCD      0x08002750
Cy_SysClk_ClkHfGetSource PROC
|L3.4532|
        LDR      r1,|symbol_number.492|
        LDR      r1,[r1,#0]
        LDRB     r1,[r1,#0x40]
        CMP      r1,r0
        BHI      |L3.4546|
        BKPT     #1
|L3.4546|
        LDR      r1,||__arm_cp.43_2||
        LDR      r0,[r1,r0,LSL #2]
        AND      r0,r0,#0xf
        BX       lr
        NOP      
        ENDP

||__arm_cp.44_0||
        DCD      0x08002750
Cy_SysClk_ClkHfSetDivider PROC
|L3.4564|
        MOV      r2,r0
        LDR      r0,||__arm_cp.79_1||
        CMP      r1,#3
        BHI      |L3.4600|
        LDR      r3,||__arm_cp.106_4||
        LDR      r3,[r3,#0]
        LDRB     r3,[r3,#0x40]
        CMP      r3,r2
        BLS      |L3.4600|
        LDR      r0,||__arm_cp.43_2||
        LDR      r3,[r0,r2,LSL #2]
        BFI      r3,r1,#4,#2
        STR      r3,[r0,r2,LSL #2]
        MOVS     r0,#0
|L3.4600|
        BX       lr
        NOP      
        ENDP

Cy_SysClk_ClkHfSetSource PROC
|L3.4604|
        MOV      r2,r0
        LDR      r0,||__arm_cp.79_1||
        CMP      r1,#0xf
        BHI      |L3.4642|
        LDR      r3,||__arm_cp.106_4||
        LDR      r3,[r3,#0]
        LDRB     r3,[r3,#0x40]
        CMP      r3,r2
        BLS      |L3.4642|
        LDR      r0,||__arm_cp.43_2||
        LDR      r3,[r0,r2,LSL #2]
        BIC      r3,r3,#0xf
        ORRS     r1,r1,r3
        STR      r1,[r0,r2,LSL #2]
        MOVS     r0,#0
|L3.4642|
        BX       lr
        ENDP

||__arm_cp.43_2||
        DCD      0x40260380
Cy_SysClk_ClkLfSetSource PROC
|L3.4648|
        CMP      r0,#4
        BCC      |L3.4654|
        BKPT     #1
|L3.4654|
        LDR      r1,||__arm_cp.32_0||
        LDR      r2,[r1,#0]
        BFI      r2,r0,#0,#2
        STR      r2,[r1,#0]
        BX       lr
        NOP      
        ENDP

||__arm_cp.32_0||
        DCD      0x40260500
Cy_SysClk_ClkPathGetFrequency PROC
|L3.4672|
        PUSH     {r4,lr}
        MOV      r4,r0
        LDR      r0,||__arm_cp.106_4||
        LDR      r1,[r0,#0]
        LDRB     r1,[r1,#0x3e]
        CMP      r1,r4
        BHI      |L3.4690|
        BKPT     #1
|L3.4690|
        CBZ      r4,|L3.4710|
        LDR      r0,[r0,#0]
        LDRB     r0,[r0,#0x3f]
        CMP      r0,r4
        BCC      |L3.4718|
        MOV      r0,r4
        BL       |L3.6748|
        B        |L3.4714|
|L3.4710|
        BL       |L3.5768|
|L3.4714|
        CBZ      r0,|L3.4718|
        POP      {r4,pc}
|L3.4718|
        MOV      r0,r4
        POP      {r4,lr}
        B.W      |L3.4776|
        ENDP

Cy_SysClk_ClkPathGetSource PROC
|L3.4728|
        LDR      r1,||__arm_cp.106_4||
        LDR      r1,[r1,#0]
        LDRB     r1,[r1,#0x3e]
        CMP      r1,r0
        BHI      |L3.4742|
        BKPT     #1
|L3.4742|
        LDR      r2,||__arm_cp.79_2||
        ADD      r1,r2,r0,LSL #2
        LDR      r1,[r1,#0x40]
        AND      r1,r1,#7
        CMP      r1,#4
        BNE      |L3.4768|
        LDR      r1,[r2,r0,LSL #2]
        MOVS     r0,#8
        BFI      r1,r0,#5,#27
|L3.4768|
        UXTH     r0,r1
        BX       lr
        ENDP

||__arm_cp.80_0||
        DCD      0x08002750
Cy_SysClk_ClkPathMuxGetFrequency PROC
|L3.4776|
        PUSH     {r7,lr}
        LDR      r1,||__arm_cp.106_4||
        LDR      r1,[r1,#0]
        LDRB     r1,[r1,#0x3e]
        CMP      r1,r0
        BHI      |L3.4792|
        BKPT     #1
|L3.4792|
        BL       |L3.4728|
        MOV      r1,#0x113
        CMP      r0,r1
        BEQ      |L3.4850|
        CMP      r0,#1
        BEQ      |L3.4856|
        CMP      r0,#2
        BEQ      |L3.4832|
        CMP      r0,#0x110
        BEQ      |L3.4862|
        MOV      r1,#0x111
        CMP      r0,r1
        BEQ      |L3.4876|
        CBNZ     r0,|L3.4892|
        LDR      r0,||__arm_cp.81_4||
        POP      {r7,pc}
|L3.4832|
        LDR      r0,||__arm_cp.81_2||
        LDR      r1,[r0,#0x24]
        AND      r1,r1,#3
        CMP      r1,#3
        BNE      |L3.4890|
        LDR      r0,||__arm_cp.106_1||
        LDR      r0,[r0,#0xc]
        POP      {r7,pc}
|L3.4850|
        LDR      r0,||__arm_cp.81_2||
        LDR      r0,[r0,#0x30]
        B        |L3.4866|
|L3.4856|
        LDR      r0,||__arm_cp.106_1||
        LDR      r0,[r0,#8]
        POP      {r7,pc}
|L3.4862|
        LDR      r0,||__arm_cp.81_2||
        LDR      r0,[r0,#0]
|L3.4866|
        MOV      r1,#0x8000
        AND      r0,r1,r0,LSR #16
        POP      {r7,pc}
|L3.4876|
        LDR      r0,||__arm_cp.81_1||
        MOV      r1,#0x8000
        LDR      r0,[r0,#0]
        AND      r0,r1,r0,LSL #13
        POP      {r7,pc}
|L3.4890|
        LDR      r0,[r0,#0x24]
|L3.4892|
        MOVS     r0,#0
        POP      {r7,pc}
        ENDP

||__arm_cp.81_1||
        DCD      0x40270010
||__arm_cp.81_2||
        DCD      0x4026050c
||__arm_cp.81_4||
        DCD      0x007a1200
Cy_SysClk_ClkPathSetSource PROC
|L3.4908|
        MOV      r2,r0
        LDR      r0,||__arm_cp.106_4||
        LDR      r0,[r0,#0]
        LDRB     r3,[r0,#0x3e]
        LDR      r0,||__arm_cp.79_1||
        CMP      r3,r2
        BLS      |L3.4968|
        CMP      r1,#5
        BCS      |L3.4940|
        LDR      r0,||__arm_cp.79_2||
        AND      r1,r1,#7
        ADD      r0,r0,r2,LSL #2
        B        |L3.4964|
|L3.4940|
        SUB      r3,r1,#0x100
        CMP      r3,#0x13
        BHI      |L3.4968|
        AND      r0,r1,#0x1f
        LDR      r1,||__arm_cp.79_2||
        STR      r0,[r1,r2,LSL #2]
        ADD      r0,r1,r2,LSL #2
        MOVS     r1,#4
|L3.4964|
        STR      r1,[r0,#0x40]
        MOVS     r0,#0
|L3.4968|
        BX       lr
        NOP      
        ENDP

||__arm_cp.79_1||
        DCD      0x004a0001
||__arm_cp.79_2||
        DCD      0x40260300
Cy_SysClk_ClkPeriGetDivider PROC
|L3.4980|
        LDR      r0,||__arm_cp.106_4||
        LDR      r0,[r0,#0]
        LDR      r1,[r0,#0]
        LDR      r0,[r0,#0x88]
        LDR      r0,[r0,r1]
        LSRS     r0,r0,#24
        BX       lr
        ENDP

||__arm_cp.35_0||
        DCD      0x08002750
Cy_SysClk_ClkPeriSetDivider PROC
|L3.5000|
        LDR      r1,||__arm_cp.106_4||
        LDR      r1,[r1,#0]
        LDR      r2,[r1,#0]
        LDR      r1,[r1,#0x88]
        LDR      r3,[r1,r2]
        BIC      r3,r3,#0xff000000
        ORR      r0,r3,r0,LSL #24
        STR      r0,[r1,r2]
        BX       lr
        ENDP

Cy_SysClk_ClkSlowSetDivider PROC
|L3.5024|
        LDR      r1,||__arm_cp.106_4||
        LDR      r1,[r1,#0]
        LDR      r2,[r1,#0]
        LDR      r1,[r1,#0x88]
        B.W      |L3.8828|
        NOP      
        ENDP

|symbol_number.492|
        DCD      0x08002750
Cy_SysClk_DeepSleepCallback PROC
        PUSH     {r3-r11,lr}
        LDR      r0,||__arm_cp.106_0||
        SUBS     r1,#1
        CMP      r1,#7
        ADD      r4,r0,#0xfd
        BHI.W    |L3.5516|
        TBB      [pc,r1]
        DCW      0x0d04
        DCD      0xe1e111e1
        DCW      0x6be1
        LDR      r0,||__arm_cp.106_1||
        LDRB     r1,[r0,#0]
        CMP      r1,#0
        BNE.W    |L3.5516|
        MOVS     r1,#1
        STRB     r1,[r0,#1]
|L3.5088|
        MOVS     r4,#0
        B        |L3.5516|
        LDR      r0,||__arm_cp.106_1||
        MOVS     r4,#0
        STRB     r4,[r0,#1]
        B        |L3.5516|
        LDR      r7,||__arm_cp.106_3||
        LDR      r11,||__arm_cp.106_1||
        LDR      r6,||__arm_cp.106_4||
        MOV      r8,#0
        MOV      r9,#2
        MOV      r10,#1
        MOVS     r4,#0
        ADD      r5,r7,#0xcc
        STR      r8,[r11,#2]
|L3.5130|
        LDR      r0,[r6,#0]
        LDRB     r0,[r0,#0x3f]
        CMP      r4,r0
        BHI      |L3.5088|
        CBZ      r4,|L3.5152|
        MOV      r0,r4
        BL       |L3.6880|
        CBNZ     r0,|L3.5158|
        B        |L3.5276|
|L3.5152|
        LDR      r0,[r7,#0x50]
        CMP      r0,#0
        BPL      |L3.5276|
|L3.5158|
        MOV      r0,r4
        BL       |L3.4728|
        CMP      r0,#2
        BNE      |L3.5222|
        CBZ      r4,|L3.5234|
        LDR      r0,[r5,r4,LSL #2]
        TST      r0,#0x30000000
        BEQ      |L3.5194|
        LDR      r0,[r5,r4,LSL #2]
        AND      r0,r0,#0x30000000
        CMP      r0,#0x10000000
        BNE      |L3.5208|
|L3.5194|
        LDRH     r1,[r11,#4]
        LSL      r0,r10,r4
        ORRS     r0,r0,r1
        STRH     r0,[r11,#4]
|L3.5208|
        LDR      r0,[r5,r4,LSL #2]
        BFI      r0,r9,#28,#2
        STR      r0,[r5,r4,LSL #2]
        B        |L3.5242|
|L3.5222|
        CBNZ     r4,|L3.5276|
        LDR      r0,[r7,#0x58]
        BFI      r0,r9,#28,#2
        STR      r0,[r7,#0x58]
        B        |L3.5276|
|L3.5234|
        LDR      r0,[r7,#0x58]
        BFI      r0,r9,#28,#2
        STR      r0,[r7,#0x58]
|L3.5242|
        LDR      r0,[r6,#0]
        LDRB     r0,[r0,#0x3e]
        CMP      r4,r0
        BCS      |L3.5262|
        LDR      r1,||__arm_cp.106_5||
        ADD      r0,r7,r4,LSL #2
        STR      r8,[r0,r1]
|L3.5262|
        LDRH     r1,[r11,#2]
        LSL      r0,r10,r4
        ORRS     r0,r0,r1
        STRH     r0,[r11,#2]
|L3.5276|
        ADDS     r4,#1
        B        |L3.5130|
        LDR      r11,||__arm_cp.106_1||
        MOV      r4,r0
        LDRH     r0,[r11,#2]
        CBZ      r0,|L3.5316|
        LDR      r1,||__arm_cp.106_2||
        LDR      r7,||__arm_cp.106_3||
|L3.5296|
        LDR      r0,[r7,#0]
        AND      r0,r0,#3
        CMP      r0,#3
        BEQ      |L3.5358|
        LDR      r0,[r7,#0]
        CMP      r1,#0
        BEQ      |L3.5510|
        SUBS     r1,#1
        B        |L3.5296|
|L3.5316|
        LDR      r0,||__arm_cp.106_3||
        LDR      r1,[r0,#0x50]
        CMP      r1,#0xffffffff
        BGT      |L3.5354|
        LDR      r2,||__arm_cp.106_6||
|L3.5328|
        LDR      r3,[r0,#0x60]
        MOV      r1,r2
        CBZ      r2,|L3.5342|
        ADDS     r2,r1,#1
        ANDS     r3,r3,#1
        BEQ      |L3.5328|
|L3.5342|
        CMP      r1,#0
        BEQ      |L3.5510|
        LDR      r1,[r0,#0x58]
        ORR      r1,r1,#0x30000000
        STR      r1,[r0,#0x58]
|L3.5354|
        MOVS     r4,#0
        B        |L3.5510|
|L3.5358|
        CMP      r1,#0
        BEQ      |L3.5510|
        LDR      r8,||__arm_cp.25_1||
        MOVS     r5,#0
        MOV      r9,#1
|L3.5372|
        LDR      r0,[r8,#0]
        LDRB     r2,[r0,#0x3f]
        CMP      r5,r2
        BHI      |L3.5510|
        LDRH     r2,[r11,#2]
        LSL      r6,r9,r5
        TST      r6,r2
        BEQ      |L3.5506|
        LDRB     r0,[r0,#0x3e]
        CMP      r5,r0
        BCS      |L3.5414|
        LDR      r2,||__arm_cp.106_5||
        ADD      r0,r7,r5,LSL #2
        MOVS     r3,#2
        STR      r3,[r0,r2]
|L3.5414|
        CBZ      r5,|L3.5442|
        ADD      r10,r1,#1
|L3.5420|
        MOV      r0,r5
        BL       |L3.6908|
        SUB      r1,r10,#1
        CBNZ     r0,|L3.5456|
        CMP      r10,#1
        MOV      r10,r1
        BNE      |L3.5420|
        B        |L3.5456|
|L3.5442|
        ADDS     r1,#1
|L3.5444|
        LDR      r0,[r7,#0x60]
        SUBS     r1,#1
        BEQ      |L3.5456|
        ANDS     r0,r0,#1
        BEQ      |L3.5444|
|L3.5456|
        CBZ      r1,|L3.5492|
        CBZ      r5,|L3.5496|
        SUBS     r0,r5,#1
        ADD      r2,r7,#0xd0
        LDR      r3,[r2,r0,LSL #2]
        LDRH     r4,[r11,#4]
        TST      r6,r4
        ITE      EQ
        ORREQ    r3,r3,#0x30000000
        BICNE    r3,r3,#0x30000000
        STR      r3,[r2,r0,LSL #2]
        B        |L3.5504|
|L3.5492|
        MOVS     r1,#0
        B        |L3.5506|
|L3.5496|
        LDR      r0,[r7,#0x58]
        ORR      r0,r0,#0x30000000
        STR      r0,[r7,#0x58]
|L3.5504|
        MOVS     r4,#0
|L3.5506|
        ADDS     r5,#1
        B        |L3.5372|
|L3.5510|
        MOVS     r0,#0
        STRB     r0,[r11,#1]
|L3.5516|
        MOV      r0,r4
        POP      {r3-r11,pc}
        NOP      
        ENDP

||__arm_cp.106_0||
        DCD      0x00420002
||__arm_cp.106_1||
        DCD      0x08002544
||__arm_cp.106_2||
        DCD      0x000f4240
||__arm_cp.106_3||
        DCD      0x40260530
||__arm_cp.106_4||
        DCD      0x08002750
||__arm_cp.106_5||
        DCD      0xfffffe10
||__arm_cp.106_6||
        DCD      0xfff0bdc0
Cy_SysClk_FllDisable PROC
|L3.5552|
        LDR      r0,||__arm_cp.88_0||
        MOVS     r2,#2
        LDR      r1,[r0,#8]
        BFI      r1,r2,#28,#2
        STR      r1,[r0,#8]
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x80000000
        STR      r1,[r0,#0]
        LDR      r1,[r0,#0xc]
        BIC      r1,r1,#0x80000000
        STR      r1,[r0,#0xc]
        MOVS     r0,#0
        BX       lr
        ENDP

Cy_SysClk_FllEnable PROC
|L3.5584|
        PUSH     {r3-r7,lr}
        LDR      r5,||__arm_cp.88_0||
        MOV      r4,r0
        MOV      r6,r4
        LDR      r0,[r5,#0xc]
        ORR      r0,r0,#0x80000000
        STR      r0,[r5,#0xc]
|L3.5600|
        LDR      r0,[r5,#0x10]
        CBZ      r6,|L3.5618|
        ANDS     r0,r0,#4
        BNE      |L3.5618|
        BL       |L3.8790|
        SUBS     r6,#1
        B        |L3.5600|
|L3.5618|
        LDR      r0,[r5,#8]
        MOVS     r1,#2
        BFI      r0,r1,#28,#2
        STR      r0,[r5,#8]
        CBZ      r4,|L3.5632|
        CBZ      r6,|L3.5640|
|L3.5632|
        LDR      r0,[r5,#0]
        ORR      r0,r0,#0x80000000
        STR      r0,[r5,#0]
|L3.5640|
        MOVS     r7,#0
|L3.5642|
        LDR      r0,[r5,#0x10]
        CMP      r6,r7
        BEQ      |L3.5662|
        ANDS     r0,r0,#1
        BNE      |L3.5662|
        BL       |L3.8790|
        ADDS     r7,#1
        B        |L3.5642|
|L3.5662|
        CBZ      r4,|L3.5676|
        CMP      r6,r7
        BNE      |L3.5676|
        BL       |L3.5552|
        LDR      r0,||__arm_cp.90_1||
        POP      {r3-r7,pc}
|L3.5676|
        LDR      r0,[r5,#8]
        ORR      r0,r0,#0x30000000
        STR      r0,[r5,#8]
        MOVS     r0,#0
        POP      {r3-r7,pc}
        ENDP

||__arm_cp.90_1||
        DCD      0x004a0002
Cy_SysClk_FllGetConfiguration PROC
|L3.5692|
        CBNZ     r0,|L3.5696|
        BKPT     #1
|L3.5696|
        LDR      r1,||__arm_cp.88_0||
        LDR      r2,[r1,#0]
        UBFX     r3,r2,#24,#1
        BFC      r2,#18,#14
        STRB     r3,[r0,#7]
        STR      r2,[r0,#0]
        LDR      r2,[r1,#4]
        UBFX     r3,r2,#16,#9
        BFC      r2,#13,#19
        STRH     r3,[r0,#8]
        STRH     r2,[r0,#4]
        LDR      r2,[r1,#8]
        UBFX     r3,r2,#28,#2
        STRB     r3,[r0,#0xe]
        UBFX     r3,r2,#8,#13
        STRH     r3,[r0,#0xc]
        AND      r3,r2,#0xf
        UXTB     r2,r2
        LSRS     r2,r2,#4
        STRB     r3,[r0,#0xa]
        STRB     r2,[r0,#0xb]
        LDR      r1,[r1,#0xc]
        UBFX     r2,r1,#16,#9
        UBFX     r1,r1,#8,#3
        STRH     r2,[r0,#0x10]
        STRB     r1,[r0,#6]
        BX       lr
        ENDP

Cy_SysClk_FllGetFrequency PROC
|L3.5768|
        PUSH     {r4-r8,lr}
        SUB      sp,sp,#0x18
        ADD      r4,sp,#4
        MOVS     r1,#0x14
        MOV      r0,r4
        BL       |L3.664|
        MOV      r0,r4
        BL       |L3.5692|
        LDR      r0,||__arm_cp.88_0||
        LDR      r1,[r0,#0]
        MOVS     r0,#0
        CMP      r1,#0xffffffff
        BGT      |L3.5866|
        LDRB     r1,[sp,#0x12]
        CMP      r1,#2
        BEQ      |L3.5866|
        LDRH     r1,[sp,#8]
        CBZ      r1,|L3.5866|
        LDRB     r0,[sp,#0xb]
        MOVS     r2,#2
        CMP      r0,#0
        IT       EQ
        MOVEQ    r2,#1
        UMULL    r4,r5,r2,r1
        LDR      r8,[sp,#4]
        LSRS.W   r6,r5,#1
        RRX      r7,r4
        MOVS     r0,#0
        BL       |L3.4776|
        UMLAL    r7,r6,r0,r8
        MOV      r2,r4
        MOV      r3,r5
        MOV      r0,r7
        MOV      r1,r6
        BL       |L3.400|
|L3.5866|
        ADD      sp,sp,#0x18
        POP      {r4-r8,pc}
        ENDP

Cy_SysClk_FllManualConfigure PROC
|L3.5872|
        CBNZ     r0,|L3.5876|
        BKPT     #1
|L3.5876|
        PUSH     {r4-r6,lr}
        LDR      r1,||__arm_cp.88_0||
        LDR      r2,[r1,#0]
        CMP      r2,#0
        BMI      |L3.6058|
        LDR      r2,[r0,#0]
        CMP      r2,#0x40000
        BCC      |L3.5898|
        BKPT     #1
        LDR      r2,[r0,#0]
|L3.5898|
        LDRB     r3,[r0,#7]
        BFC      r2,#18,#14
        CMP      r3,#0
        IT       NE
        ADDNE    r2,r2,#0x1000000
        STR      r2,[r1,#0]
        LDRH     r2,[r0,#4]
        CMP      r2,#0x2000
        BCC      |L3.5924|
        BKPT     #1
|L3.5924|
        LDRH     r2,[r0,#8]
        CMP      r2,#0x200
        BCC      |L3.5936|
        BKPT     #1
        LDRH     r2,[r0,#8]
|L3.5936|
        LDRH     r3,[r0,#4]
        BFC      r3,#13,#19
        BFI      r3,r2,#16,#9
        STR      r3,[r1,#4]
        LDRB     r2,[r0,#0xa]
        CMP      r2,#0x10
        BCC      |L3.5956|
        BKPT     #1
|L3.5956|
        LDRB     r2,[r0,#0xb]
        CMP      r2,#0x10
        BCC      |L3.5964|
        BKPT     #1
|L3.5964|
        LDRH     r2,[r0,#0xc]
        CMP      r2,#0x2000
        BCC      |L3.5976|
        BKPT     #1
        LDRH     r2,[r0,#0xc]
|L3.5976|
        LDRB     r4,[r0,#0xa]
        LDR      r3,||__arm_cp.88_3||
        LDRB     r5,[r0,#0xb]
        LDRB     r6,[r0,#0xe]
        AND      r4,r4,#0xf
        AND      r2,r3,r2,LSL #8
        LDRB     r3,[r0,#6]
        BFI      r4,r5,#4,#4
        ADD      r2,r2,r4
        AND      r4,r6,#3
        CMP      r3,#5
        ORR      r2,r2,r4,LSL #28
        STR      r2,[r1,#8]
        BCC      |L3.6016|
        BKPT     #1
|L3.6016|
        LDRH     r3,[r0,#0x10]
        LDR      r2,||__arm_cp.88_2||
        CMP      r3,#0x200
        BCC      |L3.6030|
        BKPT     #1
        LDRH     r3,[r0,#0x10]
|L3.6030|
        LDRB     r0,[r0,#6]
        LDR      r4,[r1,#0xc]
        BFI      r4,r0,#8,#3
        AND      r0,r2,r3,LSL #16
        STR      r4,[r1,#0xc]
        LDR      r2,[r1,#0xc]
        BFC      r2,#16,#9
        ADD      r0,r0,r2
        STR      r0,[r1,#0xc]
        MOVS     r0,#0
        POP      {r4-r6,pc}
|L3.6058|
        LDR      r0,||__arm_cp.70_2||
        POP      {r4-r6,pc}
        NOP      
        ENDP

||__arm_cp.88_0||
        DCD      0x40260580
||__arm_cp.88_2||
        DCD      0x01ff0000
||__arm_cp.88_3||
        DCD      0x001fff00
Cy_SysClk_IloDisable PROC
|L3.6076|
        LDR      r1,||__arm_cp.70_0||
        LDR      r0,||__arm_cp.71_0||
        LDR      r1,[r0,r1]
        LSLS     r1,r1,#31
        ITT      NE
        LDRNE    r0,||__arm_cp.70_2||
        BXNE     lr
        LDR      r1,[r0,#0]
        BIC      r1,r1,#0x80000000
        STR      r1,[r0,#0]
        MOVS     r0,#0
        BX       lr
        NOP      
        ENDP

||__arm_cp.70_0||
        DCD      0xfffffc74
||__arm_cp.70_2||
        DCD      0x004a0003
Cy_SysClk_IloEnable PROC
|L3.6112|
        LDR      r0,||__arm_cp.71_0||
        B.W      |L3.8852|
        NOP      
        ENDP

Cy_SysClk_IloHibernateOn PROC
|L3.6120|
        LDR      r1,||__arm_cp.71_0||
        LDR      r2,[r1,#0]
        BIC      r2,r2,#1
        ADD      r0,r0,r2
        STR      r0,[r1,#0]
        BX       lr
        NOP      
        ENDP

||__arm_cp.71_0||
        DCD      0x4026050c
Cy_SysClk_IloInit PROC
|L3.6140|
        PUSH     {r7,lr}
        BL       |L3.6112|
        MOVS     r0,#1
        POP      {r7,lr}
        B.W      |L3.6120|
        ENDP

Cy_SysClk_PeriphAssignDivider PROC
|L3.6156|
        PUSH     {r4,r5,r7,lr}
        MOV      r3,r0
        LDR      r0,||__arm_cp.97_1||
        CMP      r1,#3
        BHI      |L3.6208|
        LDR      r4,||__arm_cp.97_0||
        LDR      r4,[r4,#0]
        LDRB     r5,[r4,#0x42]
        CMP      r5,r3
        BLS      |L3.6208|
        CBNZ     r1,|L3.6184|
        CMP      r2,#8
        BCC      |L3.6210|
|L3.6184|
        CMP      r1,#1
        BNE      |L3.6192|
        CMP      r2,#0x10
        BCC      |L3.6210|
|L3.6192|
        CMP      r1,#2
        BNE      |L3.6200|
        CMP      r2,#4
        BCC      |L3.6210|
|L3.6200|
        CMP      r1,#3
        IT       EQ
        CMPEQ    r2,#0
        BEQ      |L3.6210|
|L3.6208|
        POP      {r4,r5,r7,pc}
|L3.6210|
        LDRB     r0,[r4,#0x75]
        LSL      r0,r1,r0
        LDRB     r1,[r4,#0x74]
        ANDS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,[r4,#8]
        ADD      r1,r1,r3,LSL #2
        STR      r0,[r1,#0xc00]
        MOVS     r0,#0
        POP      {r4,r5,r7,pc}
        ENDP

Cy_SysClk_PeriphDisableDivider PROC
|L3.6240|
        MOV      r2,r0
        LDR      r0,||__arm_cp.97_1||
        CMP      r2,#3
        BHI      |L3.6278|
        CBNZ     r2,|L3.6254|
        CMP      r1,#8
        BCC      |L3.6280|
|L3.6254|
        CMP      r2,#1
        BNE      |L3.6262|
        CMP      r1,#0x10
        BCC      |L3.6280|
|L3.6262|
        CMP      r2,#2
        BNE      |L3.6270|
        CMP      r1,#4
        BCC      |L3.6280|
|L3.6270|
        CMP      r2,#3
        IT       EQ
        CMPEQ    r1,#0
        BEQ      |L3.6280|
|L3.6278|
        BX       lr
|L3.6280|
        LDR      r0,||__arm_cp.97_0||
        LDR      r0,[r0,#0]
        LDRB     r3,[r0,#0x74]
        ANDS     r1,r1,r3
        LDRB     r3,[r0,#0x75]
        LDR      r0,[r0,#8]
        LSLS     r2,r2,r3
        ORRS     r1,r1,r2
        ORR      r1,r1,#0x40000000
        STR      r1,[r0,#0x400]
        MOVS     r0,#0
        BX       lr
        ENDP

Cy_SysClk_PeriphEnableDivider PROC
|L3.6312|
        PUSH     {r4,r5,r7,lr}
        LDR      r2,||__arm_cp.97_1||
        CMP      r0,#3
        BHI      |L3.6404|
        CBNZ     r0,|L3.6326|
        CMP      r1,#8
        BCC      |L3.6350|
|L3.6326|
        CMP      r0,#1
        BNE      |L3.6334|
        CMP      r1,#0x10
        BCC      |L3.6350|
|L3.6334|
        CMP      r0,#2
        BNE      |L3.6342|
        CMP      r1,#4
        BCC      |L3.6350|
|L3.6342|
        CMP      r0,#3
        IT       EQ
        CMPEQ    r1,#0
        BNE      |L3.6404|
|L3.6350|
        LDR      r2,||__arm_cp.97_0||
        MOVS     r5,#3
        LDR      r2,[r2,#0]
        LDRB     r4,[r2,#0x77]
        LDRB     r3,[r2,#0x74]
        ANDS     r1,r1,r3
        LSL      r4,r5,r4
        ORRS     r1,r1,r4
        LDRB     r4,[r2,#0x76]
        LSLS     r3,r3,r4
        ORRS     r1,r1,r3
        LDRB     r3,[r2,#0x75]
        LSLS     r0,r0,r3
        ORRS     r0,r0,r1
        LDR      r1,[r2,#8]
        MOVS     r2,#0
        ORR      r0,r0,#0x80000000
        STR      r0,[r1,#0x400]
        LDR      r0,[r1,#0x400]
|L3.6404|
        MOV      r0,r2
        POP      {r4,r5,r7,pc}
        ENDP

Cy_SysClk_PeriphSetDivider PROC
|L3.6408|
        MOV      r3,r0
        LDR      r0,||__arm_cp.97_1||
        CMP      r3,#1
        BEQ      |L3.6428|
        CBNZ     r3,|L3.6426|
        CMP      r1,#7
        IT       LS
        CMPLS    r2,#0xff
        BLS      |L3.6462|
|L3.6426|
        BX       lr
|L3.6428|
        CMP      r1,#0xf
        BHI      |L3.6426|
        MOVS     r3,#0
        CMP      r3,r2,LSR #16
        BNE      |L3.6426|
        LDR      r0,||__arm_cp.97_0||
        LDR      r0,[r0,#0]
        LDRH     r3,[r0,#0x7a]
        LDR      r0,[r0,#8]
        ADD      r0,r0,r3
        LDR      r3,[r0,r1,LSL #2]
        BFI      r3,r2,#8,#16
        B        |L3.6482|
|L3.6462|
        LDR      r0,||__arm_cp.97_0||
        LDR      r0,[r0,#0]
        LDRH     r3,[r0,#0x78]
        LDR      r0,[r0,#8]
        ADD      r0,r0,r3
        LDR      r3,[r0,r1,LSL #2]
        BFI      r3,r2,#8,#8
|L3.6482|
        STR      r3,[r0,r1,LSL #2]
        MOVS     r0,#0
        BX       lr
        NOP      
        ENDP

Cy_SysClk_PllDisable PROC
|L3.6492|
        PUSH     {r4,r5,r7,lr}
        SUBS     r4,r0,#1
        LDR      r0,||__arm_cp.97_0||
        LDR      r0,[r0,#0]
        LDRB     r0,[r0,#0x3f]
        CMP      r4,r0
        ITT      CS
        LDRCS    r0,||__arm_cp.97_1||
        POPCS    {r4,r5,r7,pc}
        LDR      r5,||__arm_cp.97_2||
        MOVS     r1,#2
        LDR      r0,[r5,r4,LSL #2]
        BFI      r0,r1,#28,#2
        STR      r0,[r5,r4,LSL #2]
        BL       |L3.8790|
        LDR      r0,[r5,r4,LSL #2]
        BIC      r0,r0,#0x80000000
        STR      r0,[r5,r4,LSL #2]
        MOVS     r0,#0
        POP      {r4,r5,r7,pc}
        ENDP

Cy_SysClk_PllEnable PROC
|L3.6548|
        PUSH     {r3-r9,lr}
        SUBS     r6,r0,#1
        LDR      r0,||__arm_cp.97_0||
        MOV      r7,r1
        LDR      r0,[r0,#0]
        LDRB     r1,[r0,#0x3f]
        LDR      r0,||__arm_cp.97_1||
        CMP      r6,r1
        BCS      |L3.6656|
        LDR      r1,||__arm_cp.97_2||
        MOV      r8,r0
        MOV      r5,r7
        LDR      r0,[r1,r6,LSL #2]
        MOV      r9,r1
        ADD      r4,r1,#0x40
        ORR      r0,r0,#0x80000000
        STR      r0,[r1,r6,LSL #2]
|L3.6594|
        LDR      r0,[r4,r6,LSL #2]
        CBZ      r5,|L3.6614|
        ANDS     r0,r0,#1
        BNE      |L3.6614|
        BL       |L3.8790|
        SUBS     r5,#1
        B        |L3.6594|
|L3.6614|
        LDR      r0,[r9,r6,LSL #2]
        MOV      r4,r9
        CBZ      r7,|L3.6660|
        CBNZ     r5,|L3.6660|
        MOVS     r1,#2
        BFI      r0,r1,#28,#2
        STR      r0,[r4,r6,LSL #2]
        BL       |L3.8790|
        LDR      r0,[r4,r6,LSL #2]
        BIC      r0,r0,#0x80000000
        STR      r0,[r4,r6,LSL #2]
        MOV      r0,r8
        ADD      r0,r8,#1
|L3.6656|
        POP      {r3-r9,pc}
|L3.6660|
        AND      r0,r0,#0x30000000
        CMP      r0,#0x20000000
        BNE      |L3.6682|
        LDR      r0,[r4,r6,LSL #2]
        ORR      r0,r0,#0x30000000
        STR      r0,[r4,r6,LSL #2]
|L3.6682|
        MOVS     r0,#0
        POP      {r3-r9,pc}
        ENDP

Cy_SysClk_PllGetConfiguration PROC
|L3.6688|
        LDR      r2,||__arm_cp.97_0||
        SUBS     r0,#1
        LDR      r2,[r2,#0]
        LDRB     r2,[r2,#0x3f]
        CMP      r0,r2
        ITT      CS
        LDRCS    r0,||__arm_cp.97_1||
        BXCS     lr
        LDR      r2,||__arm_cp.97_2||
        LDR      r0,[r2,r0,LSL #2]
        UBFX     r2,r0,#28,#2
        STRB     r2,[r1,#4]
        UBFX     r2,r0,#27,#1
        STRB     r2,[r1,#3]
        UBFX     r2,r0,#16,#5
        STRB     r2,[r1,#2]
        UBFX     r2,r0,#8,#5
        AND      r0,r0,#0x7f
        STRB     r0,[r1,#0]
        MOVS     r0,#0
        STRB     r2,[r1,#1]
        BX       lr
        NOP      
        ENDP

Cy_SysClk_PllGetFrequency PROC
|L3.6748|
        PUSH     {r1-r9,lr}
        MOVS     r5,#0
        CBZ      r0,|L3.6872|
        LDR      r1,|symbol_number.553|
        MOV      r4,r0
        LDR      r2,[r1,#0]
        LDRB     r0,[r2,#0x3f]
        CBZ      r0,|L3.6872|
        LDRB     r2,[r2,#0x3e]
        CMP      r2,r4
        BHI      |L3.6784|
        BKPT     #1
        LDR      r0,[r1,#0]
        LDRB     r0,[r0,#0x3f]
|L3.6784|
        MOVS     r5,#0
        CMP      r0,r4
        BCC      |L3.6872|
        STRB     r5,[sp,#8]
        STR      r5,[sp,#4]
        ADD      r1,sp,#4
        MOV      r0,r4
        BL       |L3.6688|
        MOV      r0,r4
        BL       |L3.6880|
        CBZ      r0,|L3.6872|
        LDRB     r0,[sp,#8]
        CMP      r0,#2
        BEQ      |L3.6872|
        LDRB     r0,[sp,#5]
        CBZ      r0,|L3.6872|
        LDRB     r1,[sp,#6]
        CBZ      r1,|L3.6872|
        UMULL    r5,r8,r1,r0
        LDRB     r9,[sp,#4]
        MOV      r0,r4
        LSRS     r7,r8,#1
        RRX      r6,r5
        BL       |L3.4776|
        UMLAL    r6,r7,r0,r9
        MOV      r2,r5
        MOV      r3,r8
        MOV      r0,r6
        MOV      r1,r7
        BL       |L3.400|
        MOV      r5,r0
|L3.6872|
        MOV      r0,r5
        POP      {r1-r9,pc}
        NOP      
        ENDP

Cy_SysClk_PllIsEnabled PROC
|L3.6880|
        LDR      r1,|symbol_number.553|
        SUBS     r0,#1
        LDR      r1,[r1,#0]
        LDRB     r1,[r1,#0x3f]
        CMP      r0,r1
        BCC      |L3.6896|
        BKPT     #1
|L3.6896|
        LDR      r1,||__arm_cp.97_2||
        LDR      r0,[r1,r0,LSL #2]
        LSRS     r0,r0,#31
        BX       lr
        NOP      
        ENDP

Cy_SysClk_PllLocked PROC
|L3.6908|
        LDR      r1,|symbol_number.553|
        SUBS     r0,#1
        LDR      r1,[r1,#0]
        LDRB     r1,[r1,#0x3f]
        CMP      r0,r1
        BCC      |L3.6924|
        BKPT     #1
|L3.6924|
        LDR      r1,||__arm_cp.92_1||
        LDR      r0,[r1,r0,LSL #2]
        AND      r0,r0,#1
        BX       lr
        ENDP

||__arm_cp.92_0||
        DCD      0x08002750
||__arm_cp.92_1||
        DCD      0x40260640
Cy_SysClk_PllManualConfigure PROC
|L3.6944|
        PUSH     {r3-r7,lr}
        MOV      r5,r0
        LDR      r0,|symbol_number.553|
        LDR      r4,||__arm_cp.97_1||
        LDR      r0,[r0,#0]
        LDRB     r0,[r0,#0x3f]
        CMP      r0,r5
        BCC      |L3.7066|
        MOV      r0,r5
        MOV      r6,r1
        BL       |L3.6880|
        CBZ      r0,|L3.6976|
        ADDS     r4,#2
        B        |L3.7066|
|L3.6976|
        LDRB     r0,[r6,#2]
        CMP      r0,#2
        BCC      |L3.7066|
        CMP      r0,#0x10
        BHI      |L3.7066|
        LDRB     r1,[r6,#1]
        CBZ      r1,|L3.7066|
        CMP      r1,#0x12
        BHI      |L3.7066|
        LDRB     r2,[r6,#3]
        MOVS     r7,#0x13
        LDRB     r3,[r6,#0]
        CMP      r2,#0
        IT       EQ
        MOVEQ    r7,#0x16
        CMP      r7,r3
        BHI      |L3.7066|
        MOVS     r7,#0x38
        CMP      r2,#0
        IT       EQ
        MOVEQ    r7,#0x70
        CMP      r7,r3
        BCC      |L3.7066|
        LDRB     r4,[r6,#4]
        SUBS     r5,#1
        LDR      r6,||__arm_cp.97_2||
        CMP      r4,#2
        BEQ      |L3.7052|
        LSLS     r1,r1,#8
        ORR      r0,r1,r0,LSL #16
        LDR      r1,||__arm_cp.97_3||
        ADD      r0,r0,r3
        ANDS     r0,r0,r1
        ORR      r0,r0,r2,LSL #27
        STR      r0,[r6,r5,LSL #2]
|L3.7052|
        LDR      r0,[r6,r5,LSL #2]
        BFI      r0,r4,#28,#2
        MOVS     r4,#0
        STR      r0,[r6,r5,LSL #2]
|L3.7066|
        MOV      r0,r4
        POP      {r3-r7,pc}
        NOP      
        ENDP

||__arm_cp.97_0||
        DCD      0x08002750
||__arm_cp.97_1||
        DCD      0x004a0001
||__arm_cp.97_2||
        DCD      0x40260600
||__arm_cp.97_3||
        DCD      0x001f1f7f
Cy_SysClk_WcoEnable PROC
|L3.7088|
        PUSH     {r4,r5,r7,lr}
        LDR      r5,||__arm_cp.56_0||
        MOV      r4,r0
        LDR      r0,[r5,#0]
        ORR      r0,r0,#8
        STR      r0,[r5,#0]
|L3.7102|
        LDR      r0,[r5,#0x10]
        CBZ      r4,|L3.7120|
        ANDS     r0,r0,#4
        BNE      |L3.7120|
        BL       |L3.8790|
        SUBS     r4,#1
        B        |L3.7102|
|L3.7120|
        LDR      r0,||__arm_cp.56_1||
        CMP      r4,#0
        IT       NE
        MOVNE    r0,#0
        POP      {r4,r5,r7,pc}
        NOP      
        ENDP

||__arm_cp.56_0||
        DCD      0x40270000
||__arm_cp.56_1||
        DCD      0x004a0002
Cy_SysInt_Init PROC
|L3.7140|
        PUSH     {r4-r6,lr}
        CBZ      r0,|L3.7204|
        LDR      r2,[r0,#4]
        CMP      r2,#8
        BCC      |L3.7154|
        BKPT     #1
        LDR      r2,[r0,#4]
|L3.7154|
        LDRSH    r3,[r0,#0]
        LDR      r6,|symbol_number.542|
        LDR      r4,|symbol_number.541|
        AND      r5,r3,#0xf
        SUBS     r5,#4
        ADD      r5,r5,r6
        ADDS     r5,r5,#0x10
        CMP      r3,#0xffffffff
        IT       GT
        ADDGT    r5,r3,r4
        LDR      r3,|symbol_number.543|
        LSLS     r2,r2,#5
        STRB     r2,[r5,#0]
        LDR      r2,[r6,#0]
        CMP      r2,r3
        BNE      |L3.7200|
        LDRSH    r0,[r0,#0]
        BL       |L3.7216|
|L3.7200|
        MOVS     r0,#0
        POP      {r4-r6,pc}
|L3.7204|
        LDR      r0,|symbol_number.540|
        POP      {r4-r6,pc}
        ENDP

|symbol_number.540|
        DCD      0x00560001
|symbol_number.541|
        DCD      0xe000e400
Cy_SysInt_SetVector PROC
|L3.7216|
        LDR      r2,|symbol_number.542|
        LDR      r3,[r2,#0]
        LDR      r2,|symbol_number.543|
        CMP      r3,r2
        BNE      |L3.7240|
        CBNZ     r1,|L3.7230|
        BKPT     #1
|L3.7230|
        ADD      r2,r2,r0,LSL #2
        LDR      r0,[r2,#0x40]
        STR      r1,[r2,#0x40]
        BX       lr
|L3.7240|
        LDR      r1,|symbol_number.544|
        ADD      r0,r1,r0,LSL #2
        LDR      r0,[r0,#0x40]
        BX       lr
        NOP      
        ENDP

|symbol_number.542|
        DCD      0xe000ed08
|symbol_number.543|
        DCD      0x08002000
|symbol_number.544|
        DCD      0x10002000
Cy_SysIpcPipeIsrCm4 PROC
        MOVS     r0,#1
        B        |L3.4008|
        ENDP

        MOVS     r0,r0
Cy_SysLib_DelayUs PROC
|L3.7272|
        LDR      r1,|symbol_number.546|
        LDRB     r1,[r1,#0]
        MULS     r0,r1,r0
        B        |L3.368|
        NOP      
        ENDP

|symbol_number.546|
        DCD      0x080022f8
Cy_SysLib_FaultHandler PROC
|L3.7288|
        PUSH     {r4-r9,lr}
        LDR      r2,|symbol_number.551|
        ADD      lr,r0,#8
        LDRD     r9,r4,[r0,#0]
        LDR      r8,[r0,#0x1c]
        LDR      r1,||__arm_cp.11_1||
        LDM      lr,{r5-r7,r12,lr}
        LDR      r3,[r2,#4]
        STR      r3,[r1,#0x20]
        LDR      r3,[r2,#8]
        STR      r3,[r1,#0x24]
        LDR      r3,[r2,#0]
        STRD     r9,r4,[r1,#0]
        STR      r8,[r1,#0x1c]
        STR      r3,[r1,#0x28]
        ADD      r3,r1,#8
        STM      r3,{r5-r7,r12,lr}
        LDR      r3,[r2,#0x10]
        STR      r3,[r1,#0x2c]
        LDR      r2,[r2,#0x14]
        STR      r2,[r1,#0x30]
        VMRS     r2,FPSCR
        TST      r2,#0x90
        BEQ      |L3.7426|
        LDR      r2,[r0,#0x20]
        STR      r2,[r1,#0x34]
        LDR      r2,[r0,#0x24]
        STR      r2,[r1,#0x38]
        LDR      r2,[r0,#0x28]
        STR      r2,[r1,#0x3c]
        LDR      r2,[r0,#0x2c]
        STR      r2,[r1,#0x40]
        LDR      r2,[r0,#0x30]
        STR      r2,[r1,#0x44]
        LDR      r2,[r0,#0x34]
        STR      r2,[r1,#0x48]
        LDR      r2,[r0,#0x38]
        STR      r2,[r1,#0x4c]
        LDR      r2,[r0,#0x3c]
        STR      r2,[r1,#0x50]
        LDR      r2,[r0,#0x40]
        STR      r2,[r1,#0x54]
        LDR      r2,[r0,#0x44]
        STR      r2,[r1,#0x58]
        LDR      r2,[r0,#0x48]
        STR      r2,[r1,#0x5c]
        LDR      r2,[r0,#0x4c]
        STR      r2,[r1,#0x60]
        LDR      r2,[r0,#0x50]
        STR      r2,[r1,#0x64]
        LDR      r2,[r0,#0x54]
        STR      r2,[r1,#0x68]
        LDR      r2,[r0,#0x58]
        STR      r2,[r1,#0x6c]
        LDR      r2,[r0,#0x5c]
        STR      r2,[r1,#0x70]
        LDR      r0,[r0,#0x60]
        STR      r0,[r1,#0x74]
|L3.7426|
        POP      {r4-r9,lr}
        B.W      |L3.7532|
        NOP      
        ENDP

|symbol_number.551|
        DCD      0xe000ed24
||__arm_cp.11_1||
        DCD      0x0800282c
Cy_SysLib_GetDevice PROC
|L3.7444|
        LDR      r0,||__arm_cp.15_0||
        LDRH     r1,[r0,#0]
        CBZ      r1,|L3.7454|
        LDRH     r0,[r0,#0]
        BX       lr
|L3.7454|
        MOV      r0,#0x100
        BX       lr
        ENDP

||__arm_cp.15_0||
        DCD      0x1600000c
Cy_SysLib_GetDeviceRevision PROC
|L3.7464|
        LDR      r0,||__arm_cp.14_0||
        LDRB     r1,[r0,#0]
        CBZ      r1,|L3.7474|
        LDRB     r0,[r0,#0]
        BX       lr
|L3.7474|
        MOVS     r0,#0x21
        BX       lr
        NOP      
        ENDP

||__arm_cp.14_0||
        DCD      0x16000001
Cy_SysLib_GetResetReason PROC
|L3.7484|
        LDR      r1,||__arm_cp.8_0||
        LDR      r2,||__arm_cp.8_1||
        LDR      r0,[r1,#0]
        LDR      r2,[r2,#0]
        LSLS     r2,r2,#24
        IT       NE
        ORRNE    r0,r0,#0x40000
        LDR      r2,[r1,#4]
        LSLS     r2,r2,#16
        IT       NE
        ORRNE    r0,r0,#0x10000
        LDR      r1,[r1,#4]
        CMP      r1,#0x10000
        IT       CS
        ORRCS    r0,r0,#0x20000
        BX       lr
        ENDP

||__arm_cp.8_0||
        DCD      0x40260800
||__arm_cp.8_1||
        DCD      0x40260004
Cy_SysLib_ProcessingFault PROC
|L3.7532|
        B        |L3.7532|
        BX       lr
        ENDP

Cy_SysLib_ResetBackupDomain PROC
|L3.7536|
        LDR      r0,|symbol_number.547|
        MOV      r1,#0x80000000
        STR      r1,[r0,#0]
        LDR      r1,|symbol_number.548|
        LDR      r0,[r0,#0]
        AND      r0,r1,r0,ASR #31
        BX       lr
        NOP      
        ENDP

|symbol_number.547|
        DCD      0x40270048
|symbol_number.548|
        DCD      0x00460003
Cy_SysLib_SetWaitStates PROC
|L3.7564|
        PUSH     {r4-r6,lr}
        MOVS     r2,#0x64
        CMP      r0,#0
        IT       NE
        MOVNE    r2,#0x19
        MOVS     r3,#0
        CMP      r2,r1
        LDR      r2,||__arm_cp.22_1||
        IT       CC
        MOVCC    r3,#1
        LDR      r2,[r2,#0]
        LDR      r4,[r2,#0]
        LDRH     r5,[r2,#0xac]
        LDR      r6,[r4,r5]
        BIC      r6,r6,#3
        ADD      r6,r6,r3
        STR      r6,[r4,r5]
        LDR      r4,[r2,#0]
        LDR      r6,[r4,r5]
        BIC      r6,r6,#0x300
        STR      r6,[r4,r5]
        LDRH     r4,[r2,#0xae]
        LDR      r5,[r2,#0]
        LDR      r6,[r5,r4]
        BIC      r6,r6,#3
        ADD      r3,r3,r6
        STR      r3,[r5,r4]
        LDR      r3,[r2,#0]
        LDR      r5,[r3,r4]
        BIC      r5,r5,#0x300
        STR      r5,[r3,r4]
        CBZ      r0,|L3.7656|
        MOVS     r0,#2
        CMP      r1,#0x22
        IT       CC
        MOVCC    r0,#1
        CMP      r1,#0x11
        IT       CC
        MOVCC    r0,#0
        B        |L3.7716|
|L3.7656|
        LDRB     r0,[r2,#0x55]
        CMP      r0,r1
        BCS      |L3.7702|
        LDRB     r0,[r2,#0x56]
        CMP      r0,r1
        BCS      |L3.7706|
        LDRB     r0,[r2,#0x57]
        CMP      r0,r1
        BCS      |L3.7710|
        LDRB     r0,[r2,#0x58]
        CMP      r0,r1
        BCS      |L3.7714|
        LDRB     r3,[r2,#0x59]
        MOVS     r0,#4
        CMP      r3,r1
        IT       CC
        MOVCC    r0,#5
        B        |L3.7716|
|L3.7702|
        MOVS     r0,#0
        B        |L3.7716|
|L3.7706|
        MOVS     r0,#1
        B        |L3.7716|
|L3.7710|
        MOVS     r0,#2
        B        |L3.7716|
|L3.7714|
        MOVS     r0,#3
|L3.7716|
        LDR      r1,[r2,#4]
        LDR      r2,[r1,#0]
        BIC      r2,r2,#0xf
        ADD      r0,r0,r2
        STR      r0,[r1,#0]
        POP      {r4-r6,pc}
        NOP      
        ENDP

|symbol_number.553|
        DCD      0x08002750
Cy_SysPm_LdoSetVoltage PROC
|L3.7736|
        PUSH     {r4-r8,lr}
        MOV      r5,r0
        CBZ      r0,|L3.7750|
        CMP      r5,#1
        BEQ      |L3.7750|
        BKPT     #1
|L3.7750|
        BL       |L3.8632|
        CBZ      r0,|L3.7780|
        LDR      r4,||__arm_cp.16_4||
        LDR      r6,||__arm_cp.16_6||
        LDR      r7,||__arm_cp.16_3||
        BL       |L3.384|
        MOV      r8,r0
        CBZ      r5,|L3.7784|
        BL       |L3.8052|
        CBZ      r0,|L3.7806|
        MOVS     r0,#0x50
        B        |L3.7810|
|L3.7780|
        LDR      r6,||__arm_cp.12_0||
        B        |L3.7876|
|L3.7784|
        MOVS     r0,#0
        STR      r0,[r6,#0]
        MOVS     r0,#1
        LDRB     r4,[r4,#0]
        BL       |L3.8208|
        MOV      r6,r0
        CBNZ     r0,|L3.7870|
        BL       |L3.8904|
        B        |L3.7834|
|L3.7806|
        LDR      r0,||__arm_cp.16_5||
        LDR      r0,[r0,#0]
|L3.7810|
        STR      r0,[r6,#0]
        MOVS     r1,#0xb
        LDRB     r4,[r4,#1]
        LDR      r0,[r7,#0]
        BFI      r0,r1,#0,#5
        STR      r0,[r7,#0]
        MOVS     r0,#3
        BL       |L3.7272|
        BL       |L3.8936|
|L3.7834|
        LDR      r0,[r7,#0]
        BFI      r0,r4,#0,#5
        STR      r0,[r7,#0]
        CBZ      r5,|L3.7864|
        MOVS     r0,#7
        BL       |L3.7272|
        BL       |L3.8872|
        MOVS     r0,#0
        BL       |L3.8208|
        MOV      r6,r0
        B        |L3.7870|
|L3.7864|
        BL       |L3.8984|
        MOVS     r6,#0
|L3.7870|
        MOV      r0,r8
        BL       |L3.392|
|L3.7876|
        MOV      r0,r6
        POP      {r4-r8,pc}
        NOP      
        ENDP

||__arm_cp.12_0||
        DCD      0x00420003
Cy_SysPm_PmicDisableOutput PROC
|L3.7888|
        LDR      r0,||__arm_cp.61_0||
        LDR      r1,[r0,#0]
        AND      r1,r1,#0xff00
        CMP      r1,#0x3a00
        BNE      |L3.7914|
        LDR      r1,[r0,#0]
        LDR      r2,||__arm_cp.59_1||
        ANDS     r1,r1,r2
        ADD      r1,r1,#0x3a00
        STR      r1,[r0,#0]
|L3.7914|
        BX       lr
        ENDP

||__arm_cp.59_1||
        DCD      0xdfffc5ff
Cy_SysPm_PmicUnlock PROC
|L3.7920|
        LDR      r0,||__arm_cp.61_0||
        MOVS     r2,#0x3a
        LDR      r1,[r0,#0]
        BFI      r1,r2,#8,#8
        STR      r1,[r0,#0]
        BX       lr
        NOP      
        ENDP

||__arm_cp.61_0||
        DCD      0x40270044
Cy_SysPm_RegisterCallback PROC
|L3.7940|
        PUSH     {r4,r5,r7,lr}
        CBZ      r0,|L3.8016|
        LDR      r1,[r0,#0xc]
        CBZ      r1,|L3.8016|
        LDR      r1,[r0,#0]
        CBZ      r1,|L3.8016|
        LDRB     r1,[r0,#4]
        LDR      r2,|symbol_number.580|
        ADD      r2,r2,r1,LSL #2
        LDR      r3,[r2,#8]
        CBZ      r3,|L3.8020|
        MOV      r1,r3
|L3.7966|
        CMP      r3,r0
        BEQ      |L3.7988|
        LDR      r4,[r3,#0x14]
        CBZ      r4,|L3.7988|
        LDRB     r3,[r0,#0x18]
        LDRB     r5,[r4,#0x18]
        CMP      r5,r3
        IT       LS
        MOVLS    r1,r4
        MOV      r3,r4
        B        |L3.7966|
|L3.7988|
        CMP      r3,r0
        BEQ      |L3.8016|
        LDR      r3,[r1,#0x10]
        CBNZ     r3,|L3.8030|
        LDRB     r3,[r1,#0x18]
        LDRB     r4,[r0,#0x18]
        CMP      r4,r3
        BCS      |L3.8030|
        MOVS     r3,#0
        STRD     r3,r1,[r0,#0x10]
        STR      r0,[r1,#0x10]
        STR      r0,[r2,#8]
        B        |L3.8042|
|L3.8016|
        MOVS     r0,#0
        POP      {r4,r5,r7,pc}
|L3.8020|
        MOVS     r1,#0
        STR      r0,[r2,#8]
        STRD     r1,r1,[r0,#0x10]
        B        |L3.8042|
|L3.8030|
        LDR      r2,[r1,#0x14]
        STR      r1,[r0,#0x10]
        STR      r2,[r0,#0x14]
        CBZ      r2,|L3.8040|
        STR      r0,[r2,#0x10]
|L3.8040|
        STR      r0,[r1,#0x14]
|L3.8042|
        MOVS     r0,#1
        POP      {r4,r5,r7,pc}
        NOP      
        ENDP

|symbol_number.580|
        DCD      0x08002558
Cy_SysPm_SystemIsMinRegulatorCurrentSet PROC
|L3.8052|
        LDR      r1,||__arm_cp.16_0||
        LDR      r0,|symbol_number.579|
        LDR      r2,[r1,#0]
        LSLS     r2,r2,#8
        IT       PL
        ADDPL    r0,r0,#0x1000000
        LDR      r1,[r1,#0]
        ANDS     r1,r1,r0
        SUBS     r0,r1,r0
        CLZ      r0,r0
        LSRS     r0,r0,#5
        BX       lr
        ENDP

|symbol_number.579|
        DCD      0x52040000
Cy_SysPm_SystemSetNormalRegulatorCurrent PROC
|L3.8084|
        PUSH     {r4,lr}
        LDR      r4,||__arm_cp.16_0||
        LDR      r1,||__arm_cp.16_1||
        LDR      r0,[r4,#0]
        LSRS     r0,r0,#23
        BFI      r1,r0,#24,#1
        LDR      r0,[r4,#0]
        ANDS     r0,r0,r1
        STR      r0,[r4,#0]
        MOVS     r0,#8
        BL       |L3.7272|
        MVN      r1,#0x63
|L3.8114|
        LDR      r2,[r4,#0]
        MOV      r0,r1
        CBZ      r1,|L3.8128|
        ADDS     r1,r0,#1
        CMP      r2,#0xffffffff
        BGT      |L3.8114|
|L3.8128|
        CBZ      r0,|L3.8174|
        LDR      r0,[r4,#0]
        BIC      r0,r0,#0x4000000
        STR      r0,[r4,#0]
        MOVS     r0,#1
        BL       |L3.7272|
        LDR      r0,[r4,#0]
        LSLS     r0,r0,#8
        BMI      |L3.8170|
        LDR      r0,||__arm_cp.16_3||
        LDR      r1,||__arm_cp.16_4||
        LDR      r0,[r0,#0]
        BL       |L3.8842|
        BEQ      |L3.8170|
        LDR      r0,||__arm_cp.16_5||
        LDR      r1,||__arm_cp.16_6||
        LDR      r0,[r0,#0]
        STR      r0,[r1,#0]
|L3.8170|
        MOVS     r0,#0
        POP      {r4,pc}
|L3.8174|
        LDR      r0,||__arm_cp.16_2||
        POP      {r4,pc}
        NOP      
        ENDP

||__arm_cp.16_0||
        DCD      0x40260000
||__arm_cp.16_1||
        DCD      0xacfbffff
||__arm_cp.16_2||
        DCD      0x00420002
||__arm_cp.16_3||
        DCD      0x4026ff1c
||__arm_cp.16_4||
        DCD      0x16000740
||__arm_cp.16_5||
        DCD      0x16001810
||__arm_cp.16_6||
        DCD      0x40267f30
Cy_SysPm_WriteVoltageBitForFlash PROC
|L3.8208|
        PUSH     {r3-r7,lr}
        MOV      r5,r0
        CMP      r0,#2
        BCC      |L3.8218|
        BKPT     #1
|L3.8218|
        BL       |L3.7464|
        MOV      r7,r0
        BL       |L3.7444|
        MOV      r6,r0
        MOVS     r0,#0xe
        BL       |L3.4304|
        CMP      r7,#0x22
        BHI      |L3.8270|
        CMP      r6,#0x100
        BNE      |L3.8270|
        CBNZ     r0,|L3.8270|
        LDR      r0,||__arm_cp.25_1||
        MOV      r1,#0xf018
        MOVS     r4,#0
        LDR      r0,[r0,#0]
        LDR      r0,[r0,#4]
        LDR      r2,[r0,r1]
        BFI      r2,r5,#24,#1
        STR      r2,[r0,r1]
        B        |L3.8282|
|L3.8270|
        LDR      r4,||__arm_cp.22_0||
        CMP      r7,#0x23
        BCC      |L3.8282|
        CMP      r6,#0x100
        BEQ      |L3.8288|
|L3.8282|
        CMP      r6,#0x100
        BEQ      |L3.8380|
|L3.8288|
        LDR      r7,||__arm_cp.25_1||
        LDR      r0,[r7,#0]
        LDRB     r1,[r0,#0x33]
        CMP      r1,#1
        BHI      |L3.8304|
        BKPT     #1
        LDR      r0,[r7,#0]
|L3.8304|
        LDR      r1,||__arm_cp.22_2||
        LDR      r3,||__arm_cp.22_3||
        CMP      r5,#0
        IT       EQ
        ADDEQ    r3,r1,#0x24000000
        ADD      r2,r1,#2
        ITT      EQ
        MOVEQ    r2,#1
        MOVTEQ   r2,#0xc00
        CMP      r6,#0x100
        IT       EQ
        MOVEQ    r2,r3
        LDRH     r1,[r0,#0xba]
        LDR      r0,[r0,#0x20]
        ADDS     r5,r0,r1
        MOVS     r1,#1
        MOV      r0,r5
        BL       |L3.3628|
        CBNZ     r0,|L3.8380|
        LDR      r0,[r7,#0]
        LDR      r0,[r0,#0xbc]
|L3.8360|
        LDR      r1,[r5,r0]
        CMP      r1,#0
        BMI      |L3.8360|
        LDR      r0,[r5,#0xc]
        AND      r0,r0,#0xff000000
        SUBS     r0,r0,#0xa0000000
        IT       EQ
        MOVEQ    r4,r0
|L3.8380|
        MOV      r0,r4
        POP      {r3-r7,pc}
        ENDP

||__arm_cp.22_0||
        DCD      0x00420004
||__arm_cp.22_1||
        DCD      0x08002750
||__arm_cp.22_2||
        DCD      0x0c000001
||__arm_cp.22_3||
        DCD      0x30000101
Cy_SysTick_Enable PROC
|L3.8400|
        LDR      r0,|symbol_number.596|
        LDR      r1,[r0,#0]
        ORR      r1,r1,#2
        STR      r1,[r0,#0]
        LDR      r1,[r0,#0]
        ORR      r1,r1,#1
        STR      r1,[r0,#0]
        BX       lr
        ENDP

Cy_SysTick_Init PROC
|L3.8420|
        PUSH     {r4,lr}
        MOV      r4,r1
        CMP      r1,#0x1000000
        BCC      |L3.8432|
        BKPT     #1
|L3.8432|
        LDR      r2,|symbol_number.595|
        MOVS     r1,#0
        MOVS     r3,#0
|L3.8438|
        CMP      r3,#5
        BEQ      |L3.8450|
        STR      r1,[r2,r3,LSL #2]
        ADDS     r3,#1
        B        |L3.8438|
|L3.8450|
        LDR      r1,|symbol_number.592|
        LDR      r2,|symbol_number.593|
        STR      r2,[r1,#0x3c]
        BL       |L3.8544|
        CMP      r4,#0x1000000
        BCC      |L3.8468|
        BKPT     #1
|L3.8468|
        LDR      r1,|symbol_number.596|
        BIC      r0,r4,#0xff000000
        STR      r0,[r1,#4]
        MOVS     r0,#0
        STR      r0,[r1,#8]
        LDR      r0,[r1,#0]
        ORR      r0,r0,#2
        STR      r0,[r1,#0]
        LDR      r0,[r1,#0]
        ORR      r0,r0,#1
        STR      r0,[r1,#0]
        POP      {r4,pc}
        NOP      
        ENDP

|symbol_number.592|
        DCD      0x08002000
|symbol_number.593|
        DCD      0x1000441d
Cy_SysTick_ServiceCallbacks PROC
        PUSH     {r4,r5,r7,lr}
        LDR      r0,|symbol_number.596|
        LDR      r0,[r0,#0]
        LSLS     r0,r0,#15
        BMI      |L3.8520|
|L3.8518|
        POP      {r4,r5,r7,pc}
|L3.8520|
        LDR      r5,|symbol_number.595|
        MOVS     r4,#0
|L3.8524|
        CMP      r4,#5
        BEQ      |L3.8518|
        LDR      r0,[r5,r4,LSL #2]
        CBZ      r0,|L3.8536|
        BLX      r0
|L3.8536|
        ADDS     r4,#1
        B        |L3.8524|
        ENDP

|symbol_number.595|
        DCD      0x080025b4
Cy_SysTick_SetClockSource PROC
|L3.8544|
        LDR      r1,|symbol_number.596|
        CMP      r0,#4
        BNE      |L3.8558|
        LDR      r0,[r1,#0]
        ORR      r0,r0,#4
        B        |L3.8584|
|L3.8558|
        MOV      r2,#0x3000000
        AND      r0,r2,r0,LSL #24
        LDR      r2,||__arm_cp.25_1||
        LDR      r2,[r2,#0]
        LDR      r3,[r2,#0]
        LDR      r2,[r2,#0xa4]
        STR      r0,[r2,r3]
        LDR      r0,[r1,#0]
        BIC      r0,r0,#4
|L3.8584|
        STR      r0,[r1,#0]
        BX       lr
        ENDP

|symbol_number.596|
        DCD      0xe000e010
Cy_SystemInit PROC
|L3.8592|
        BX       lr
        ENDP

        MOVS     r0,r0
Cy_SystemInitFpuEnable PROC
        PUSH     {r7,lr}
        BL       |L3.384|
        LDR      r1,||__arm_cp.4_0||
        LDR      r2,[r1,#0]
        ORR      r2,r2,#0xf00000
        STR      r2,[r1,#0]
        DSB      
        ISB      
        POP      {r7,lr}
        B        |L3.392|
        ENDP

||__arm_cp.4_0||
        DCD      0xe000ed88
IsVoltageChangePossible PROC
|L3.8632|
        PUSH     {r4,r5,r7,lr}
        LDR      r5,||__arm_cp.25_1||
        LDR      r0,[r5,#0]
        LDR      r1,[r0,#0]
        LDR      r0,[r0,#0x9c]
        LDR      r4,[r0,r1]
        BL       |L3.7444|
        CMP      r0,#0x100
        BNE      |L3.8686|
        MOVS     r0,#0xe
        BL       |L3.4304|
        MOV      r4,r0
        BL       |L3.7464|
        MOVS     r1,#0
        CMP      r0,#0x22
        CLZ      r0,r4
        IT       HI
        MOVHI    r1,#1
        LSRS     r0,r0,#5
        ORRS     r0,r0,r1
        POP      {r4,r5,r7,pc}
|L3.8686|
        LDR      r0,[r5,#0]
        LDR      r1,[r0,#0]
        LDR      r2,[r0,#0x9c]
        LDR      r3,[r2,r1]
        BIC      r3,r3,#0xc00
        STR      r3,[r2,r1]
        MOV      r1,#0xc00
        LDR      r2,[r0,#0]
        LDR      r3,[r0,#0x9c]
        BICS     r1,r1,r4
        LDR      r5,[r3,r2]
        ORRS     r1,r1,r5
        STR      r1,[r3,r2]
        LDR      r1,[r0,#0]
        LDR      r0,[r0,#0x9c]
        LDR      r0,[r0,r1]
        EORS     r0,r0,r4
        ANDS     r0,r0,#0xc00
        IT       NE
        MOVNE    r0,#1
        POP      {r4,r5,r7,pc}
        ENDP

OUTLINED_FUNCTION_0 PROC
|L3.8740|
        LDR      r5,[r4,r0]
        BIC      r3,r5,r3
        ORRS     r1,r1,r3
        STR      r1,[r4,r0]
        POP      {r4,r5,r7,pc}
        ENDP

|symbol_number.583| PROC
|L3.8752|
        LDR      r1,[r0,#4]
        LDR      r2,[r2,#0]
        LDR      r3,[r2,#0]
        LDR      r4,[r2,#0x9c]
        LDR      r5,[r4,r3]
        LSRS     r5,r5,#8
        BFI      r1,r5,#8,#2
        STR      r1,[r4,r3]
        LDR      r1,[r2,#0]
        LDR      r2,[r2,#0xa0]
        LDR      r0,[r0,#0]
        STR      r0,[r2,r1]
        POP      {r4,r5,r7,pc}
        ENDP

OUTLINED_FUNCTION_1 PROC
|L3.8784|
        MOVS     r1,#0
        B        |L3.3556|
        ENDP

|symbol_number.529| PROC
|L3.8790|
        MOVS     r0,#1
        B.W      |L3.7272|
        ENDP

|symbol_number.584| PROC
|L3.8796|
        LDR      r0,[r0,#0]
        LDR      r1,[r0,#0]
        LDR      r2,[r0,#0x9c]
        LDR      r3,[r2,r1]
        BFI      r3,r4,#0,#4
        STR      r3,[r2,r1]
        LDR      r1,[r0,#0]
        LDR      r0,[r0,#0xa0]
        LDR      r2,[r0,r1]
        BFI      r2,r4,#0,#4
        STR      r2,[r0,r1]
        POP      {r4,r5,r7,pc}
        ENDP

OUTLINED_FUNCTION_2 PROC
|L3.8828|
        LDR      r3,[r1,r2]
        BIC      r3,r3,#0xff00
        ORR      r0,r3,r0,LSL #8
        STR      r0,[r1,r2]
        BX       lr
        ENDP

|symbol_number.585| PROC
|L3.8842|
        LDRB     r1,[r1,#0]
        AND      r0,r0,#0x1f
        CMP      r0,r1
        BX       lr
        ENDP

OUTLINED_FUNCTION_3 PROC
|L3.8852|
        LDR      r1,[r0,#0]
        ORR      r1,r1,#0x80000000
        STR      r1,[r0,#0]
        BX       lr
        ENDP

OUTLINED_FUNCTION_4 PROC
|L3.8862|
        LSLS     r3,r3,r1
        LSL      r1,r2,r1
        LDR      r4,[r4,#0]
        BX       lr
        ENDP

SetReadMarginTrimLp PROC
|L3.8872|
        PUSH     {r4,r5,r7,lr}
        BL       |L3.7444|
        CMP      r0,#0x100
        BNE      |L3.8892|
        LDR      r0,||__arm_cp.25_1||
        MOVS     r4,#3
        B.W      |L3.8796|
|L3.8892|
        LDR      r0,||__arm_cp.26_0||
        LDR      r2,||__arm_cp.25_1||
        B.W      |L3.8752|
        ENDP

||__arm_cp.26_0||
        DCD      0x16001820
SetReadMarginTrimUlp PROC
|L3.8904|
        PUSH     {r4,r5,r7,lr}
        BL       |L3.7444|
        CMP      r0,#0x100
        BNE      |L3.8924|
        LDR      r0,||__arm_cp.25_1||
        MOVS     r4,#2
        B.W      |L3.8796|
|L3.8924|
        LDR      r0,|symbol_number.571|
        LDR      r2,||__arm_cp.25_1||
        B.W      |L3.8752|
        ENDP

|symbol_number.571|
        DCD      0x16001844
SetWriteAssistTrimLp PROC
|L3.8936|
        PUSH     {r4,r5,r7,lr}
        BL       |L3.7444|
        CMP      r0,#0x100
        BNE      |L3.8970|
        LDR      r0,||__arm_cp.25_1||
        MOVS     r3,#4
        LDR      r0,[r0,#0]
        LDR      r1,[r0,#0]
        LDR      r0,[r0,#0x9c]
        LDR      r2,[r0,r1]
        BFI      r2,r3,#12,#3
        STR      r2,[r0,r1]
        POP      {r4,r5,r7,pc}
|L3.8970|
        LDR      r0,||__arm_cp.24_0||
        LDR      r2,||__arm_cp.25_1||
        B.W      |L3.8752|
        NOP      
        ENDP

||__arm_cp.24_0||
        DCD      0x1600184c
SetWriteAssistTrimUlp PROC
|L3.8984|
        PUSH     {r4,lr}
        BL       |L3.7444|
        CMP      r0,#0x100
        BNE      |L3.9006|
        MOV      r0,#0x6000
        MVN      r1,#0x7000
        B        |L3.9018|
|L3.9006|
        LDR      r0,||__arm_cp.25_0||
        MOV      r1,#0x300
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x300
|L3.9018|
        LDR      r2,||__arm_cp.25_1||
        LDR      r2,[r2,#0]
        LDR      r3,[r2,#0]
        LDR      r2,[r2,#0x9c]
        LDR      r4,[r2,r3]
        ANDS     r1,r1,r4
        ORRS     r0,r0,r1
        STR      r0,[r2,r3]
        POP      {r4,pc}
        NOP      
        ENDP

||__arm_cp.25_0||
        DCD      0x1600181c
||__arm_cp.25_1||
        DCD      0x08002750
SystemCoreClockUpdate PROC
|L3.9048|
        PUSH     {r4,r5,r7,lr}
        MOVS     r0,#0
        BL       |L3.4476|
        CBZ      r0,|L3.9116|
        LDR      r5,|symbol_number.259|
        MOV      r4,r0
        STR      r0,[r5,#8]
        BL       |L3.4980|
        ADDS     r0,#1
        UDIV     r0,r4,r0
        STR      r0,[r5,#0xc]
        BL       |L3.4404|
        ADDS     r0,#1
        LDR      r2,||__arm_cp.13_3||
        MOV      r1,#0x3e8
        UDIV     r0,r4,r0
        STR      r0,[r5,#4]
        SUBS     r0,#1
        UDIV     r1,r0,r1
        UDIV     r0,r0,r2
        ADDS     r0,#1
        ADDS     r1,#1
        STRB     r0,[r5,#0]
        LSLS     r0,r1,#15
        STRD     r1,r0,[r5,#0x10]
|L3.9116|
        POP      {r4,r5,r7,pc}
        NOP      
        ENDP

|symbol_number.259|
        DCD      0x080022f8
SystemInit PROC
        PUSH     {r7,lr}
        LDR      r0,|symbol_number.256|
        BL       |L3.4296|
        BL       |L3.8592|
        BL       |L3.9048|
        MOVS     r0,#3
        MOVS     r1,#0
        MOVS     r2,#0
        BL       |L3.4140|
        LDR      r0,|symbol_number.257|
        BL       |L3.3664|
        LDR      r0,|symbol_number.258|
        POP      {r7,lr}
        B        |L3.4032|
        NOP      
        ENDP

|symbol_number.256|
        DCD      0x1000542c
|symbol_number.257|
        DCD      0x080025c8
|symbol_number.258|
        DCD      0x100053f8
__NVIC_EnableIRQ PROC
|L3.9180|
        CMP      r0,#0
        BMI      |L3.9202|
        AND      r1,r0,#0x1f
        MOVS     r2,#1
        LSRS     r0,r0,#5
        LSL      r1,r2,r1
        LDR      r2,|symbol_number.456|
        STR      r1,[r2,r0,LSL #2]
|L3.9202|
        BX       lr
        ENDP

|symbol_number.456|
        DCD      0xe000e100
_cyhal_get_bit_position PROC
|L3.9208|
        PUSH     {r4-r10,lr}
        MOV      r6,r2
        MOV      r5,r1
        MOV      r7,r0
        CMP      r0,#4
        LDR      r0,||__arm_cp.7_0||
        MOV      r8,r3
        ITTT     EQ
        MOVEQ    r6,r1
        MOVEQ    r5,#0xd
        MOVEQ    r7,#5
        CMP      r7,#0x1c
        ITEEE    HI
        MOVHI    r9,#0x131
        ADDLS    r1,r7,#1
        UXTBLS   r1,r1
        LDRHLS   r9,[r0,r1,LSL #1]
        LDRH     r10,[r0,r7,LSL #1]
        MOVS     r0,#1
        LDR      r1,||__arm_cp.7_1||
        LSLS     r0,r0,r7
        TST      r0,r1
        BEQ      |L3.9312|
        MOV      r0,r7
        BL       |L3.9412|
        STRH     r9,[r8,#0]
        CBZ      r0,|L3.9322|
        MOV      r4,r0
        MOV      r0,r7
        BL       |L3.9360|
        CMP      r5,r0
        BCS      |L3.9326|
        LDRB     r1,[r4,r5]
        ADD      r2,r10,r6
        ADD      r1,r1,r2
        ADDS     r2,r5,#1
        CMP      r2,r0
        STRH     r1,[r8,#0]
        BCS      |L3.9330|
        LDRB     r0,[r4,r2]
        ADD      r9,r10,r0
        B        |L3.9330|
|L3.9312|
        ADD      r1,r10,r5
        STRH     r1,[r8,#0]
        B        |L3.9330|
|L3.9322|
        MOV      r1,r9
        B        |L3.9330|
|L3.9326|
        LDRH     r1,[r8,#0]
|L3.9330|
        UXTH     r2,r9
        UXTH     r1,r1
        LDR      r0,||__arm_cp.7_2||
        CMP      r1,r2
        IT       CC
        MOVCC    r0,#0
        POP      {r4-r10,pc}
        ENDP

||__arm_cp.7_0||
        DCD      0x1000551e
||__arm_cp.7_1||
        DCD      0x0c000b28
||__arm_cp.7_2||
        DCD      0x04020100
_cyhal_get_block_offset_length PROC
|L3.9360|
        MOV      r1,r0
        SUBS     r2,r0,#3
        MOVS     r0,#1
        CMP      r2,#8
        BHI      |L3.9386|
        TBB      [pc,r2]
        DCW      0x0a05
        DCD      0x050a0a0f
        DCD      0x00110a0d
|L3.9384|
        BX       lr
|L3.9386|
        CMP      r1,#0x1a
        BEQ      |L3.9400|
        CMP      r1,#0x1b
        BEQ      |L3.9384|
        MOVS     r0,#0
        BKPT     #1
        BX       lr
|L3.9400|
        MOVS     r0,#2
        BX       lr
        MOVS     r0,#0x1a
        BX       lr
        MOVS     r0,#0x10
        BX       lr
        ENDP

_cyhal_get_block_offsets PROC
|L3.9412|
        SUBS     r1,r0,#3
        CMP      r1,#8
        BHI      |L3.9438|
        LDR      r0,||__arm_cp.5_0||
        TBB      [pc,r1]
        DCD      0x0d050d0f
        DCD      0x0d12100d
        DCW      0x0014
        LDR      r0,||__arm_cp.5_6||
        BX       lr
|L3.9438|
        CMP      r0,#0x1a
        BEQ      |L3.9468|
        CMP      r0,#0x1b
        ITT      EQ
        LDREQ    r0,||__arm_cp.5_3||
        BXEQ     lr
        MOVS     r0,#0
        BKPT     #1
        BX       lr
        LDR      r0,||__arm_cp.5_5||
        BX       lr
        LDR      r0,||__arm_cp.5_4||
        BX       lr
        LDR      r0,||__arm_cp.5_2||
        BX       lr
|L3.9468|
        LDR      r0,||__arm_cp.5_1||
        BX       lr
        ENDP

||__arm_cp.5_0||
        DCD      0x100054ec
||__arm_cp.5_1||
        DCD      0x1000551a
||__arm_cp.5_2||
        DCD      0x1000550a
||__arm_cp.5_3||
        DCD      0x1000551c
||__arm_cp.5_4||
        DCD      0x10005508
||__arm_cp.5_5||
        DCD      0x10005507
||__arm_cp.5_6||
        DCD      0x100054ed
_cyhal_scb_pm_transition_pending PROC
|L3.9500|
        LDR      r0,|symbol_number.363|
        LDRB     r0,[r0,#0]
        BX       lr
        NOP      
        ENDP

|symbol_number.363|
        DCD      0x08002748
_cyhal_syspm_backtrack_all_pm_callbacks PROC
|L3.9512|
        PUSH     {r4-r6,lr}
        MOV      r4,r2
        MOV      r5,r1
        MOV      r6,r0
|L3.9520|
        CMP      r6,r5
        IT       EQ
        POPEQ    {r4-r6,pc}
        LDR      r3,[r6,#0]
        CBZ      r3,|L3.9552|
        LDRB     r0,[r6,#4]
        ANDS     r0,r0,r4
        CMP      r0,r4
        BNE      |L3.9552|
        LDRB     r0,[r6,#5]
        LSLS     r0,r0,#30
        BMI      |L3.9552|
        LDR      r2,[r6,#8]
        MOV      r0,r4
        MOVS     r1,#2
        BLX      r3
|L3.9552|
        LDR      r6,[r6,#0xc]
        B        |L3.9520|
        ENDP

_cyhal_syspm_call_all_pm_callbacks PROC
|L3.9556|
        PUSH     {r4-r8,lr}
        MOV      r4,r3
        MOV      r5,r2
        MOV      r8,r1
        MOV      r6,r0
        MOV      r7,#0x789
|L3.9572|
        CMP      r6,r7
        BEQ      |L3.9622|
        LDR      r3,[r6,#0]
        CBZ      r3,|L3.9618|
        LDRB     r0,[r6,#4]
        ANDS     r0,r0,r5
        CMP      r0,r5
        BNE      |L3.9618|
        LDRB     r0,[r6,#5]
        ANDS     r0,r0,r4
        CMP      r0,r4
        BEQ      |L3.9618|
        LDR      r2,[r6,#8]
        MOV      r0,r5
        MOV      r1,r4
        BLX      r3
        SUBS     r1,r4,#1
        IT       NE
        MOVNE    r1,#1
        ORRS     r0,r0,r1
        STRB     r0,[r8,#0]
        BEQ      |L3.9622|
|L3.9618|
        LDR      r6,[r6,#0xc]
        B        |L3.9572|
|L3.9622|
        MOV      r0,r6
        POP      {r4-r8,pc}
        ENDP

_cyhal_syspm_common_cb PROC
        PUSH     {r3-r11,lr}
        LDR      r0,[r0,#4]
        LDR      r4,||__arm_cp.13_0||
        MOV      r8,r1
        CMP      r1,#1
        UXTB     r6,r0
        IT       EQ
        CMPEQ    r6,#2
        BEQ      |L3.9736|
|L3.9648|
        MOV      r0,r8
        BL       |L3.9928|
        MOV      r7,r0
        MOVS     r0,#1
        MOV      r11,r4
        STRB     r0,[sp,#3]
        LDR      r0,||__arm_cp.3_0||
        ADDS     r1,r0,#4
        CMP      r7,#2
        BEQ      |L3.9680|
        CMP      r7,#8
        BEQ      |L3.9680|
        LDR      r1,||__arm_cp.3_0||
        ADDS     r0,r1,#4
|L3.9680|
        LDR      r4,[r0,#0]
        LDR      r5,[r1,#0]
        ADD      r1,sp,#3
        MOV      r2,r6
        MOV      r3,r7
        MOV      r0,r4
        BL       |L3.9556|
        MOV      r9,r0
        LDRB     r0,[sp,#3]
        CBZ      r0,|L3.9746|
        ADD      r1,sp,#3
        MOV      r0,r5
        MOV      r2,r6
        MOV      r3,r7
        BL       |L3.9556|
        MOV      r1,r0
        LDRB     r0,[sp,#3]
        CLZ      r0,r0
        LSR      r10,r0,#5
        B        |L3.9752|
|L3.9736|
        LDR      r0,||__arm_cp.13_1||
        LDRH     r0,[r0,#2]
        CMP      r0,#0
        BNE      |L3.9906|
        B        |L3.9648|
|L3.9746|
        MOV      r10,#1
        MOV      r1,r5
|L3.9752|
        CMP      r7,#1
        BNE      |L3.9782|
        CMP      r10,#0
        BEQ      |L3.9782|
        MOV      r0,r5
        MOV      r2,r6
        BL       |L3.9512|
        MOV      r0,r4
        MOV      r1,r9
        MOV      r2,r6
        BL       |L3.9512|
        B        |L3.9838|
|L3.9782|
        CMP      r6,#0x10
        IT       EQ
        CMPEQ    r7,#4
        BEQ      |L3.9820|
        CMP      r6,#8
        MOV      r4,r11
        IT       EQ
        CMPEQ    r7,#8
        BNE      |L3.9840|
        MOVS     r0,#0
        BL       |L3.4476|
        LDR      r1,||__arm_cp.13_3||
        UDIV     r1,r0,r1
        MOVS     r0,#0
        BL       |L3.7564|
        B        |L3.9840|
|L3.9820|
        MOVS     r0,#0
        BL       |L3.4476|
        LDR      r1,||__arm_cp.13_3||
        UDIV     r1,r0,r1
        MOVS     r0,#1
        BL       |L3.7564|
|L3.9838|
        MOV      r4,r11
|L3.9840|
        CMP      r10,#0
        BNE      |L3.9906|
        CMP      r6,#2
        IT       NE
        CMPNE    r6,#1
        BNE      |L3.9904|
        CMP      r8,#8
        BEQ      |L3.9888|
        CMP      r8,#4
        BNE      |L3.9904|
        LDR      r0,||__arm_cp.13_4||
        LDR      r2,||__arm_cp.13_1||
        LDR      r1,[r0,#0]
        LDRB     r3,[r2,#0]
        ANDS     r1,r1,r3
        STRB     r1,[r2,#1]
        BEQ      |L3.9904|
        LDR      r1,[r0,#0]
        BIC      r1,r1,#1
        B        |L3.9902|
|L3.9888|
        LDR      r0,||__arm_cp.13_1||
        LDRB     r0,[r0,#1]
        CBZ      r0,|L3.9904|
        LDR      r0,||__arm_cp.13_4||
        LDR      r1,[r0,#0]
        ORR      r1,r1,#1
|L3.9902|
        STR      r1,[r0,#0]
|L3.9904|
        MOVS     r4,#0
|L3.9906|
        MOV      r0,r4
        POP      {r3-r11,pc}
        ENDP

||__arm_cp.13_0||
        DCD      0x004200ff
||__arm_cp.13_1||
        DCD      0x080025b0
||__arm_cp.13_3||
        DCD      0x000f4240
||__arm_cp.13_4||
        DCD      0xe000e010
_cyhal_utils_convert_pdltohal_pm_mode PROC
|L3.9928|
        CMP      r0,#8
        BHI      |L3.9944|
        MOVS     r1,#1
        LSLS     r1,r1,r0
        TST      r1,#0x116
        BEQ      |L3.9944|
        BX       lr
|L3.9944|
        MOVS     r0,#1
        BKPT     #1
        BX       lr
        ENDP

_sys_close PROC
|L3.9950|
        MOVS     r0,#0
        BX       lr
        ENDP

_sys_exit PROC
|L3.9954|
        B        |L3.9954|
        ENDP

_sys_flen PROC
|L3.9956|
        MOVS     r0,#0
        BX       lr
        ENDP

_sys_istty PROC
|L3.9960|
        MOVS     r0,#0
        BX       lr
        ENDP

_sys_open PROC
|L3.9964|
        MOVS     r0,#1
        BX       lr
        ENDP

_sys_seek PROC
|L3.9968|
        MOV      r0,#0xffffffff
        BX       lr
        ENDP

_sys_write PROC
|L3.9974|
        MOVS     r0,#0
        BX       lr
        ENDP

_ttywrch PROC
|L3.9978|
        BX       lr
        ENDP

addRoundKey PROC
|L3.9980|
        PUSH     {r4,r5,r7,lr}
        ADD      r1,r0,r1,LSL #4
        MOVS     r2,#0
        ADDS     r1,#4
|L3.9990|
        CMP      r2,#0x10
        IT       EQ
        POPEQ    {r4,r5,r7,pc}
        LDR      r4,[r0,#0]
        LDRB     r3,[r1,r2]
        LDRB     r5,[r4,r2]
        EORS     r3,r3,r5
        STRB     r3,[r4,r2]
        ADDS     r2,#1
        B        |L3.9990|
        ENDP

        MOVS     r0,r0
cybsp_init PROC
|L3.10012|
        PUSH     {r4,lr}
        BL       |L3.10078|
        MOV      r4,r0
        CBNZ     r0,|L3.10030|
        BL       |L3.10200|
        MOV      r4,r0
        CBZ      r0,|L3.10038|
|L3.10030|
        BL       |L3.10422|
|L3.10034|
        MOV      r0,r4
        POP      {r4,pc}
|L3.10038|
        MOVS     r0,#0
        MOV      r1,#0xce4
        BL       |L3.10272|
        BL       |L3.10422|
        LDR      r0,|symbol_number.266|
        BL       |L3.7940|
        LDR      r4,|symbol_number.267|
        CMP      r0,#0
        IT       NE
        MOVNE    r4,#0
        B        |L3.10034|
        ENDP

|symbol_number.266|
        DCD      0x080023cc
|symbol_number.267|
        DCD      0x06020000
cycfg_ClockStartupError PROC
|L3.10076|
        B        |L3.10076|
        ENDP

cyhal_hwmgr_init PROC
|L3.10078|
        MOVS     r0,#0
        BX       lr
        ENDP

        MOVS     r0,r0
cyhal_hwmgr_reserve PROC
|L3.10084|
        PUSH     {r3-r7,lr}
        MOV      r6,r0
        BL       |L3.384|
        MOV      r4,r0
        LDRB     r0,[r6,#0]
        LDRB     r1,[r6,#1]
        LDRB     r2,[r6,#2]
        MOV      r3,sp
        BL       |L3.9208|
        MOV      r5,r0
        CBNZ     r0,|L3.10180|
        LDRH     r0,[sp,#0]
        LDR      r7,|symbol_number.327|
        UBFX     r1,r0,#3,#8
        AND      r0,r0,#7
        LDRB     r1,[r7,r1]
        LSR      r0,r1,r0
        LSLS     r0,r0,#31
        BEQ      |L3.10138|
        LDR      r5,|symbol_number.328|
        B        |L3.10180|
|L3.10138|
        LDRB     r0,[r6,#0]
        LDRB     r1,[r6,#1]
        LDRB     r2,[r6,#2]
        ADD      r3,sp,#2
        BL       |L3.9208|
        MOV      r5,r0
        CBNZ     r0,|L3.10180|
        LDRH     r0,[sp,#2]
        MOVS     r3,#1
        UBFX     r1,r0,#3,#8
        AND      r0,r0,#7
        LDRB     r2,[r7,r1]
        LSL      r0,r3,r0
        ORRS     r0,r0,r2
        STRB     r0,[r7,r1]
|L3.10180|
        MOV      r0,r4
        BL       |L3.392|
        MOV      r0,r5
        POP      {r3-r7,pc}
        NOP      
        ENDP

|symbol_number.327|
        DCD      0x08002804
|symbol_number.328|
        DCD      0x04020101
cyhal_syspm_init PROC
|L3.10200|
        PUSH     {r4,lr}
        LDR      r4,||__arm_cp.3_0||
        ADD      r0,r4,#8
        BL       |L3.7940|
        CBZ      r0,|L3.10256|
        ADD      r0,r4,#0x24
        BL       |L3.7940|
        CBZ      r0,|L3.10256|
        ADD      r0,r4,#0x40
        BL       |L3.7940|
        CBZ      r0,|L3.10256|
        ADD      r0,r4,#0x5c
        BL       |L3.7940|
        CBZ      r0,|L3.10256|
        LDR      r0,||__arm_cp.3_1||
        BL       |L3.7940|
        CBZ      r0,|L3.10256|
        MOVS     r0,#0
        POP      {r4,pc}
|L3.10256|
        LDR      r0,||__arm_cp.3_2||
        POP      {r4,pc}
        ENDP

||__arm_cp.3_0||
        DCD      0x08002310
||__arm_cp.3_1||
        DCD      0x080023b0
||__arm_cp.3_2||
        DCD      0x04021701
cyhal_syspm_set_supply_voltage PROC
|L3.10272|
        CBZ      r0,|L3.10276|
        BKPT     #1
|L3.10276|
        LDR      r2,||__arm_cp.11_0||
        STR      r1,[r2,r0,LSL #2]
        BX       lr
        ENDP

||__arm_cp.11_0||
        DCD      0x0800274c
cyhal_uart_putc PROC
|L3.10288|
        PUSH     {r4,r5,r7,lr}
        MOV      r4,r1
        MOV      r5,r0
        BL       |L3.9500|
        CBZ      r0,|L3.10304|
        LDR      r0,||__arm_cp.9_0||
        POP      {r4,r5,r7,pc}
|L3.10304|
        MOVS     r0,#0
|L3.10306|
        CBNZ     r0,|L3.10318|
        LDR      r0,[r5,#0]
        MOV      r1,r4
        BL       |L3.4344|
        B        |L3.10306|
|L3.10318|
        MOVS     r0,#0
        POP      {r4,r5,r7,pc}
        NOP      
        ENDP

||__arm_cp.9_0||
        DCD      0x04021703
fputc PROC
        PUSH     {r4,lr}
        MOV      r4,r0
        UXTB     r1,r0
        LDR      r0,|symbol_number.613|
        BL       |L3.10288|
        CMP      r0,#0
        IT       NE
        MOVNE    r4,#0xffffffff
        MOV      r0,r4
        POP      {r4,pc}
        ENDP

|symbol_number.613|
        DCD      0x08002758
gen_cipher PROC
|L3.10356|
        PUSH     {r4-r6,lr}
        MOV      r4,r0
        BL       |L3.11216|
        MOV      r0,r4
        MOVS     r1,#0
        BL       |L3.9980|
        MOVS     r6,#1
|L3.10374|
        MOV      r0,r4
        BL       |L3.11720|
        MOV      r0,r4
        BL       |L3.11642|
        UXTB     r5,r6
        CMP      r5,#0xa
        BCS      |L3.10410|
        MOV      r0,r4
        BL       |L3.11492|
        MOV      r0,r4
        MOV      r1,r5
        BL       |L3.9980|
        ADDS     r6,#1
        B        |L3.10374|
|L3.10410|
        MOV      r0,r4
        MOVS     r1,#0xa
        POP      {r4-r6,lr}
        B.W      |L3.9980|
        ENDP

init_cycfg_all PROC
|L3.10422|
        PUSH     {r7,lr}
        BL       |L3.10736|
        BL       |L3.10448|
        BL       |L3.10720|
        BL       |L3.10492|
        POP      {r7,lr}
        B.W      |L3.10504|
        ENDP

init_cycfg_clocks PROC
|L3.10448|
        PUSH     {r7,lr}
        MOVS     r0,#0
        MOVS     r1,#0
        BL       |L3.6240|
        MOVS     r0,#0
        MOVS     r1,#0
        MOVS     r2,#0xff
        BL       |L3.6408|
        MOVS     r0,#0
        MOVS     r1,#0
        BL       |L3.6312|
        LDR      r0,||__arm_cp.0_0||
        POP      {r7,lr}
        B.W      |L3.10084|
        NOP      
        ENDP

||__arm_cp.0_0||
        DCD      0x100051c9
init_cycfg_peripherals PROC
|L3.10492|
        MOVS     r0,#0x2f
        MOVS     r1,#0
        MOVS     r2,#0
        B        |L3.6156|
        ENDP

        MOVS     r0,r0
init_cycfg_pins PROC
|L3.10504|
        PUSH     {r3-r7,lr}
        LDR      r4,|symbol_number.209|
        LDR      r2,|symbol_number.210|
        LDR      r6,||__arm_cp.0_2||
        MOVS     r1,#0
        SUB      r5,r4,#0x300
        MOV      r0,r5
        BLX      r6
        LDR      r0,||__arm_cp.0_3||
        LDR      r7,||__arm_cp.1_10||
        BLX      r7
        LDR      r2,||__arm_cp.0_5||
        MOV      r0,r5
        MOVS     r1,#1
        BLX      r6
        LDR      r0,||__arm_cp.0_6||
        BLX      r7
        LDR      r0,||__arm_cp.0_7||
        BLX      r7
        LDR      r2,||__arm_cp.0_8||
        MOV      r0,r4
        MOVS     r1,#4
        BLX      r6
        LDR      r0,||__arm_cp.0_9||
        BLX      r7
        LDR      r2,||__arm_cp.0_10||
        MOV      r0,r4
        MOVS     r1,#6
        BLX      r6
        LDR      r0,||__arm_cp.0_11||
        BLX      r7
        LDR      r2,||__arm_cp.0_12||
        MOV      r0,r4
        MOVS     r1,#7
        BLX      r6
        LDR      r0,||__arm_cp.0_13||
        BLX      r7
        LDR      r0,||__arm_cp.0_14||
        BLX      r7
        LDR      r0,||__arm_cp.0_15||
        BLX      r7
        LDR      r0,||__arm_cp.0_16||
        BLX      r7
        LDR      r0,||__arm_cp.0_17||
        BLX      r7
        LDR      r0,||__arm_cp.0_18||
        BLX      r7
        LDR      r0,||__arm_cp.0_19||
        BLX      r7
        LDR      r0,||__arm_cp.0_20||
        BLX      r7
        LDR      r0,||__arm_cp.0_21||
        BLX      r7
        LDR      r0,||__arm_cp.0_22||
        BLX      r7
        LDR      r0,||__arm_cp.0_23||
        MOV      r1,r7
        POP      {r3-r7,lr}
        BX       r1
        NOP      
        ENDP

|symbol_number.209|
        DCD      0x40310300
|symbol_number.210|
        DCD      0x10005288
||__arm_cp.0_2||
        DCD      0x10002e49
||__arm_cp.0_3||
        DCD      0x100052bc
||__arm_cp.0_5||
        DCD      0x100052c0
||__arm_cp.0_6||
        DCD      0x100052f4
||__arm_cp.0_7||
        DCD      0x100051db
||__arm_cp.0_8||
        DCD      0x10005250
||__arm_cp.0_9||
        DCD      0x10005284
||__arm_cp.0_10||
        DCD      0x10005218
||__arm_cp.0_11||
        DCD      0x1000524c
||__arm_cp.0_12||
        DCD      0x100051e0
||__arm_cp.0_13||
        DCD      0x10005214
||__arm_cp.0_14||
        DCD      0x100051ba
||__arm_cp.0_15||
        DCD      0x100051bd
||__arm_cp.0_16||
        DCD      0x100051c0
||__arm_cp.0_17||
        DCD      0x100051c3
||__arm_cp.0_18||
        DCD      0x100051c6
||__arm_cp.0_19||
        DCD      0x100051cc
||__arm_cp.0_20||
        DCD      0x100051cf
||__arm_cp.0_21||
        DCD      0x100051d2
||__arm_cp.0_22||
        DCD      0x100051d5
||__arm_cp.0_23||
        DCD      0x100051d8
init_cycfg_routing PROC
|L3.10720|
        LDR      r0,|symbol_number.234|
        MOVS     r1,#0x33
        STR      r1,[r0,#0]
        STR      r1,[r0,#8]
        BX       lr
        NOP      
        ENDP

|symbol_number.234|
        DCD      0x40302008
init_cycfg_system PROC
|L3.10736|
        PUSH     {r2-r5,r7,lr}
        MOVS     r0,#0
        MOVS     r1,#0x96
        BL       |L3.7564|
        BL       |L3.7484|
        CBNZ     r0,|L3.10794|
        LDR      r4,||__arm_cp.1_0||
        LDR      r5,[r4,#0]
        BL       |L3.7536|
        CBZ      r0,|L3.10780|
        MOVS     r0,#1
        BL       |L3.7272|
        LDR      r0,||__arm_cp.1_1||
        LDR      r0,[r0,#0]
        CMP      r0,#0xffffffff
        BLE.W    |L3.11146|
|L3.10780|
        AND      r0,r5,#0x3f
        STR      r0,[r4,#0]
        BL       |L3.6076|
        BL       |L3.6140|
|L3.10794|
        MOVS     r0,#1
        BL       |L3.7736|
        BL       |L3.8084|
        BL       |L3.7920|
        BL       |L3.7888|
        MOVS     r0,#0
        MOVS     r1,#0
        BL       |L3.4564|
        MOVS     r0,#0
        BL       |L3.4424|
        MOVS     r0,#1
        BL       |L3.5000|
        MOVS     r0,#0
        BL       |L3.5024|
        LDR      r0,||__arm_cp.1_2||
        LDR      r0,[r0,#0]
        LDRB     r4,[r0,#0x3f]
|L3.10846|
        CBZ      r4,|L3.10858|
        MOV      r0,r4
        BL       |L3.6492|
        SUBS     r4,#1
        B        |L3.10846|
|L3.10858|
        MOVS     r0,#1
        MOVS     r1,#0
        MOVS     r5,#0
        BL       |L3.4908|
        MOVS     r0,#0
        BL       |L3.4532|
        CBNZ     r0,|L3.10898|
        MOVS     r0,#0
        BL       |L3.4728|
        MOV      r1,#0x111
        CMP      r0,r1
        BNE      |L3.10898|
        MOVS     r0,#0
        MOVS     r1,#1
        BL       |L3.4604|
|L3.10898|
        BL       |L3.5552|
        MOVS     r0,#0
        MOVS     r1,#0
        BL       |L3.4908|
        MOVS     r0,#0
        MOVS     r1,#0
        BL       |L3.4604|
        LDR      r4,||__arm_cp.1_3||
        MOVS     r1,#0
        MOVS     r2,#0
        MOVS     r3,#0
        STR      r5,[sp,#0]
        MOV      r0,r4
        BL       |L3.2812|
        MOV      r0,r4
        MOVS     r1,#1
        MOVS     r2,#0
        MOVS     r3,#0
        STR      r5,[sp,#0]
        BL       |L3.2812|
        LDR      r0,||__arm_cp.1_4||
        BL       |L3.7088|
        CMP      r0,#0
        BNE      |L3.11140|
        MOVS     r0,#1
        BL       |L3.4648|
        MOVS     r0,#0
        BL       |L3.4424|
        MOVS     r0,#0
        BL       |L3.5000|
        MOVS     r0,#0
        BL       |L3.5024|
        LDR      r4,||__arm_cp.1_5||
        MOVS     r0,#1
        MOVS     r1,#0
        BLX      r4
        MOVS     r0,#0
        MOVS     r1,#0
        BLX      r4
        MOVS     r0,#2
        MOVS     r1,#0
        BLX      r4
        MOVS     r0,#3
        MOVS     r1,#0
        BLX      r4
        MOVS     r0,#4
        MOVS     r1,#0
        BLX      r4
        MOVS     r0,#5
        MOVS     r1,#0
        BLX      r4
        LDR      r0,||__arm_cp.1_6||
        BL       |L3.5872|
        CBNZ     r0,|L3.11128|
        LDR      r0,||__arm_cp.1_7||
        BL       |L3.5584|
        CBNZ     r0,|L3.11128|
        MOVS     r0,#0
        MOVS     r1,#0
        BL       |L3.4604|
        MOVS     r0,#0
        MOVS     r1,#0
        BL       |L3.4564|
        LDR      r1,||__arm_cp.1_8||
        MOVS     r0,#1
        BL       |L3.6944|
        CBNZ     r0,|L3.11134|
        MOVS     r0,#1
        MOV      r1,#0x2710
        BL       |L3.6548|
        CBNZ     r0,|L3.11134|
        MOVS     r0,#0
        BL       |L3.4380|
        BL       |L3.6140|
        MOVS     r0,#0
        MOVS     r1,#0x64
        BL       |L3.7564|
        BL       |L3.9048|
        LDR      r0,||__arm_cp.1_9||
        LDR      r4,||__arm_cp.1_10||
        BLX      r4
        LDR      r0,||__arm_cp.1_11||
        BLX      r4
        LDR      r0,||__arm_cp.1_12||
        BLX      r4
        LDR      r0,||__arm_cp.1_13||
        BLX      r4
        LDR      r0,||__arm_cp.1_14||
        BLX      r4
        LDR      r0,||__arm_cp.1_15||
        MOV      r1,r4
        POP      {r2-r5,r7,lr}
        BX       r1
|L3.11128|
        MOVS     r0,#4
        BL       |L3.10076|
|L3.11134|
        MOVS     r0,#3
        BL       |L3.10076|
|L3.11140|
        MOVS     r0,#5
        BL       |L3.10076|
|L3.11146|
        MOVS     r0,#6
        BL       |L3.10076|
        ENDP

||__arm_cp.1_0||
        DCD      0x4027ff00
||__arm_cp.1_1||
        DCD      0x40270048
||__arm_cp.1_2||
        DCD      0x08002750
||__arm_cp.1_3||
        DCD      0x40310000
||__arm_cp.1_4||
        DCD      0x000f4240
||__arm_cp.1_5||
        DCD      0x1000360d
||__arm_cp.1_6||
        DCD      0x1000565c
||__arm_cp.1_7||
        DCD      0x00030d40
||__arm_cp.1_8||
        DCD      0x10005682
||__arm_cp.1_9||
        DCD      0x10005670
||__arm_cp.1_10||
        DCD      0x10004a45
||__arm_cp.1_11||
        DCD      0x10005673
||__arm_cp.1_12||
        DCD      0x10005676
||__arm_cp.1_13||
        DCD      0x10005679
||__arm_cp.1_14||
        DCD      0x1000567c
||__arm_cp.1_15||
        DCD      0x1000567f
keyExpansion PROC
|L3.11216|
        PUSH     {r3-r11,lr}
        MOVS     r1,#0
|L3.11222|
        CMP      r1,#0x10
        BEQ      |L3.11270|
        LDR      r2,[r0,#0xb4]
        ADDS     r3,r0,r1
        LDRB     r2,[r2,r1]
        STRB     r2,[r3,#4]
        LDR      r2,[r0,#0xb4]
        ADD      r2,r2,r1
        LDRB     r2,[r2,#1]
        STRB     r2,[r3,#5]
        LDR      r2,[r0,#0xb4]
        ADD      r2,r2,r1
        LDRB     r2,[r2,#2]
        STRB     r2,[r3,#6]
        LDR      r2,[r0,#0xb4]
        ADD      r2,r2,r1
        ADDS     r1,#4
        LDRB     r2,[r2,#3]
        STRB     r2,[r3,#7]
        B        |L3.11222|
|L3.11270|
        ADD      r1,r0,#0x10
        MOV      r8,#4
        MOV      r5,sp
|L3.11280|
        CMP      r8,#0x2c
        IT       EQ
        POPEQ    {r3-r11,pc}
        LSL      r12,r8,#2
        MOVS     r2,#0
|L3.11296|
        CMP      r2,#4
        BEQ      |L3.11308|
        LDRB     r3,[r1,r2]
        STRB     r3,[r5,r2]
        ADDS     r2,#1
        B        |L3.11296|
|L3.11308|
        LDRB     lr,[sp,#0]
        LDRB     r11,[sp,#1]
        LDRB     r10,[sp,#2]
        LDRB     r9,[sp,#3]
        LSLS     r2,r8,#30
        BNE      |L3.11382|
        LDR      r2,||__arm_cp.2_0||
        LSR      r3,r8,#2
        LDRB     r7,[r2,lr]
        LDRB     r4,[r2,r9]
        LDRB     r6,[r2,r10]
        LDRB     lr,[r2,r11]
        LDR      r2,||__arm_cp.0_1||
        LDRB     r3,[r2,r3]
        MOV      r9,r7
        MOV      r10,r4
        MOV      r11,r6
        STRB     r7,[sp,#3]
        STRB     r4,[sp,#2]
        STRB     r6,[sp,#1]
        EOR      lr,lr,r3
        STRB     lr,[sp,#0]
|L3.11382|
        ADDS     r7,r0,#4
        ADDS     r1,#4
        ADD      r8,r8,#1
        ADD      r4,r7,r12
        LDRB     r2,[r4,#-0x10]
        LDRB     r3,[r4,#-0xf]
        LDRB     r6,[r4,#-0xe]
        LDRB     r4,[r4,#-0xd]
        EOR      r2,r2,lr
        STRB     r2,[r7,r12]
        EOR      r2,r11,r3
        ORR      r3,r12,#1
        STRB     r2,[r7,r3]
        EOR      r2,r10,r6
        ORR      r3,r12,#2
        STRB     r2,[r7,r3]
        EOR      r2,r9,r4
        ORR      r3,r12,#3
        STRB     r2,[r7,r3]
        B        |L3.11280|
        NOP      
        ENDP

||__arm_cp.0_1||
        DCD      0x100052f7
main PROC
|L3.11456|
        PUSH     {r7,lr}
        MOVS     r0,#4
        MVN      r1,#0xff000000
        BL       |L3.8420|
        BL       |L3.8400|
        BL       |L3.10012|
        BL       |L3.11748|
        LDR      r0,|symbol_number.271|
        BL       |L3.640|
        MOVS     r0,#0
        POP      {r7,pc}
        NOP      
        ENDP

mixColumns PROC
|L3.11492|
        PUSH     {r4-r9,lr}
        MOVS     r2,#0
        MOV      r12,#0x1b
|L3.11502|
        UXTB     r2,r2
        CMP      r2,#0xf
        IT       HI
        POPHI    {r4-r9,pc}
        LDR      r5,[r0,#0]
        ADD      r9,r2,#1
        LDRB     r8,[r5,r2]
        LDRB     r4,[r5,r9]
        EOR      r4,r4,r8
        SXTB     r1,r4
        EOR      r7,r8,r4,LSL #1
        AND      r1,r12,r1,LSR #7
        EOR      lr,r7,r1
        ADDS     r7,r2,#2
        LDRB     r1,[r5,r7]
        EORS     r1,r1,r4
        ADDS     r4,r2,#3
        LDRB     r3,[r5,r4]
        EORS     r1,r1,r3
        EOR      r3,lr,r1
        STRB     r3,[r5,r2]
        ADDS     r2,#4
        LDR      r3,[r0,#0]
        LDRB     r5,[r3,r9]
        LDRB     r6,[r3,r7]
        EORS     r6,r6,r5
        EORS     r5,r5,r1
        EOR      r5,r5,r6,LSL #1
        SXTB     r6,r6
        AND      r6,r12,r6,LSR #7
        EORS     r5,r5,r6
        STRB     r5,[r3,r9]
        LDR      r3,[r0,#0]
        LDRB     r5,[r3,r7]
        LDRB     r6,[r3,r4]
        EORS     r6,r6,r5
        EORS     r5,r5,r1
        EOR      r5,r5,r6,LSL #1
        SXTB     r6,r6
        AND      r6,r12,r6,LSR #7
        EORS     r5,r5,r6
        STRB     r5,[r3,r7]
        LDR      r3,[r0,#0]
        LDRB     r5,[r3,r4]
        EOR      r6,r5,r8
        EORS     r1,r1,r5
        SXTB     r5,r6
        EOR      r1,r1,r6,LSL #1
        AND      r5,r12,r5,LSR #7
        EORS     r1,r1,r5
        STRB     r1,[r3,r4]
        B        |L3.11502|
        ENDP

shiftRows PROC
|L3.11642|
        PUSH     {r4,r5,r7,lr}
        LDR      r1,[r0,#0]
        LDRB     r3,[r1,#5]
        LDRB     r2,[r1,#1]
        LDRB     r4,[r1,#9]
        LDRB     r5,[r1,#0xd]
        STRB     r3,[r1,#1]
        LDR      r1,[r0,#0]
        STRB     r4,[r1,#5]
        LDR      r1,[r0,#0]
        STRB     r5,[r1,#9]
        LDR      r1,[r0,#0]
        STRB     r2,[r1,#0xd]
        LDR      r1,[r0,#0]
        LDRB     r4,[r1,#0xa]
        LDRB     r2,[r1,#2]
        LDRB     r3,[r1,#6]
        LDRB     r5,[r1,#0xe]
        STRB     r4,[r1,#2]
        LDR      r1,[r0,#0]
        STRB     r5,[r1,#6]
        LDR      r1,[r0,#0]
        STRB     r2,[r1,#0xa]
        LDR      r1,[r0,#0]
        STRB     r3,[r1,#0xe]
        LDR      r1,[r0,#0]
        LDRB     r5,[r1,#0xf]
        LDRB     r2,[r1,#3]
        LDRB     r3,[r1,#7]
        LDRB     r4,[r1,#0xb]
        STRB     r5,[r1,#3]
        LDR      r1,[r0,#0]
        STRB     r2,[r1,#7]
        LDR      r1,[r0,#0]
        STRB     r3,[r1,#0xb]
        LDR      r0,[r0,#0]
        STRB     r4,[r0,#0xf]
        POP      {r4,r5,r7,pc}
        ENDP

        MOVS     r0,r0
subBytes PROC
|L3.11720|
        PUSH     {r4,lr}
        LDR      r2,||__arm_cp.2_0||
        MOVS     r1,#0
|L3.11726|
        CMP      r1,#0x10
        IT       EQ
        POPEQ    {r4,pc}
        LDR      r3,[r0,#0]
        LDRB     r4,[r3,r1]
        LDRB     r4,[r2,r4]
        STRB     r4,[r3,r1]
        ADDS     r1,#1
        B        |L3.11726|
        ENDP

||__arm_cp.2_0||
        DCD      0x1000555a
test_Aes PROC
|L3.11748|
        PUSH     {r4,lr}
        SUB      sp,sp,#0x1b0
        LDR      r0,|L3.11888|
        STR      r0,[sp,#0x1a0]
        ADR      r0,|L3.11888|
        LDRD     r1,r2,[r0,#4]
        LDR      r0,[r0,#0xc]
        STR      r0,[sp,#0x1ac]
        LDR      r0,|L3.11904|
        STRD     r1,r2,[sp,#0x1a4]
        STR      r0,[sp,#0x190]
        ADR      r0,|L3.11904|
        LDRD     r1,r2,[r0,#4]
        LDR      r0,[r0,#0xc]
        STRD     r1,r2,[sp,#0x194]
        STR      r0,[sp,#0x19c]
        ADD      r4,sp,#0xd8
        MOVS     r1,#0xb0
        ADDS     r0,r4,#4
        BL       |L3.664|
        ADD      r0,sp,#0x1a0
        STR      r0,[sp,#0x18c]
        ADD      r0,sp,#0x190
        STR      r0,[sp,#0xd8]
        MOV      r0,r4
        BL       |L3.11216|
        MOV      r0,r4
        BL       |L3.2808|
        LDR      r0,|L3.11920|
        MOV      r4,sp
        STR      r0,[sp,#0xc8]
        ADR      r0,|L3.11920|
        LDRD     r1,r2,[r0,#4]
        LDR      r0,[r0,#0xc]
        STR      r0,[sp,#0xd4]
        LDR      r0,|L3.11936|
        STRD     r1,r2,[sp,#0xcc]
        STR      r0,[sp,#0xb8]
        ADR      r0,|L3.11936|
        LDRD     r1,r2,[r0,#4]
        LDR      r0,[r0,#0xc]
        STRD     r1,r2,[sp,#0xbc]
        STR      r0,[sp,#0xc4]
        ADDS     r0,r4,#4
        MOVS     r1,#0xb0
        BL       |L3.664|
        ADD      r0,sp,#0xc8
        STR      r0,[sp,#0xb4]
        ADD      r0,sp,#0xb8
        STR      r0,[sp,#0]
        MOV      r0,r4
        BL       |L3.2808|
        LDR      r0,|symbol_number.271|
        BL       |L3.640|
        ADD      sp,sp,#0x1b0
        POP      {r4,pc}
        ENDP

|L3.11888|
        DCD      0x16157e2b
        DCD      0xa6d2ae28
        DCD      0x8815f7ab
        DCD      0x3c4fcf09
|L3.11904|
        DCD      0x578a2dae
        DCD      0x9cac031e
        DCD      0xac6fb79e
        DCD      0x518eaf45
|L3.11920|
        DCD      0x1615de1b
        DCD      0xa6d2ae28
        DCD      0x8815f7ab
        DCD      0x3c4fcf09
|L3.11936|
        DCD      0x8a2dae51
        DCD      0xac031e57
        DCD      0x6fb79e9c
        DCD      0x8eaf45ac
|symbol_number.271|
        DCD      0x10005687
_fp_init PROC
|L3.11956|
        VMRS     r0,FPSCR
        MOV      r1,#0xffff
        MOVT     r1,#0x3c0
        BIC      r0,r0,r1
        ORR      r0,r0,#0x3000000
        VMSR     FPSCR,r0
__fplib_config_fpu_vfp                  ; Alternate entry point
__fplib_config_pureend_doubles                  ; Alternate entry point
        BX       lr
        ENDP

__stdin_name
        DCW      0x743a
        DCW      0x0074
__stdout_name
        DCW      0x743a
        DCW      0x0074
__stderr_name
        DCW      0x743a
        DCW      0x0074
CYBSP_CINA_obj
        DCW      0x070b
        DCB      0x01
CYBSP_CINB_obj
        DCB      0x0b,0x07,0x02
CYBSP_CMOD_obj
        DCW      0x070b
        DCB      0x07
CYBSP_CSD_BTN0_obj
        DCB      0x0b
        DCW      0x0108
CYBSP_CSD_BTN1_obj
        DCW      0x080b
        DCB      0x02
CYBSP_CSD_CLK_DIV_obj
        DCB      0x05,0x00,0x00
CYBSP_CSD_SLD0_obj
        DCW      0x080b
        DCB      0x03
CYBSP_CSD_SLD1_obj
        DCB      0x0b
        DCW      0x0408
CYBSP_CSD_SLD2_obj
        DCW      0x080b
        DCB      0x05
CYBSP_CSD_SLD3_obj
        DCB      0x0b,0x08,0x06
CYBSP_CSD_SLD4_obj
        DCW      0x080b
        DCB      0x07
CYBSP_CSD_TX_obj
        DCB      0x0b
        DCD      0x00000001
CYBSP_SWDCK_config
        DCD      0x00000001
        DCD      0x0000000b
        DCD      0x0000001d
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
CYBSP_SWDCK_obj
        DCD      0x0007060b
CYBSP_SWDIO_config
        DCD      0x00000001
        DCD      0x0000000a
        DCD      0x0000001d
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
CYBSP_SWDIO_obj
        DCD      0x0006060b
CYBSP_SWO_config
        DCD      0x00000001
        DCD      0x00000006
        DCD      0x0000001d
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
CYBSP_SWO_obj
        DCD      0x0004060b
CYBSP_WCO_IN_config
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
CYBSP_WCO_IN_obj
        DCD      0x0000000b
CYBSP_WCO_OUT_config
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
CYBSP_WCO_OUT_obj
        DCW      0x000b
        DCB      0x01
Rcon
        DCB      0x8d
        DCD      0x08040201
        DCD      0x80402010
        DCD      0xd86c361b
        DCD      0x2f9a4dab
        DCD      0xc663bc5e
        DCD      0xd46a3597
        DCD      0xeffa7db3
        DCD      0x723991c5
        DCD      0x61bdd3e4
        DCD      0x4a259fc2
        DCD      0xcc663394
        DCD      0x743a1d83
        DCD      0x018dcbe8
        DCD      0x10080402
        DCD      0x1b804020
        DCD      0xabd86c36
        DCD      0x5e2f9a4d
        DCD      0x97c663bc
        DCD      0xb3d46a35
        DCD      0xc5effa7d
        DCD      0xe4723991
        DCD      0xc261bdd3
        DCD      0x944a259f
        DCD      0x83cc6633
        DCD      0xe8743a1d
        DCD      0x02018dcb
        DCD      0x20100804
        DCD      0x361b8040
        DCD      0x4dabd86c
        DCD      0xbc5e2f9a
        DCD      0x3597c663
        DCD      0x7db3d46a
        DCD      0x91c5effa
        DCD      0xd3e47239
        DCD      0x9fc261bd
        DCD      0x33944a25
        DCD      0x1d83cc66
        DCD      0xcbe8743a
        DCD      0x0402018d
        DCD      0x40201008
        DCD      0x6c361b80
        DCD      0x9a4dabd8
        DCD      0x63bc5e2f
        DCD      0x6a3597c6
        DCD      0xfa7db3d4
        DCD      0x3991c5ef
        DCD      0xbdd3e472
        DCD      0x259fc261
        DCD      0x6633944a
        DCD      0x3a1d83cc
        DCD      0x8dcbe874
        DCD      0x08040201
        DCD      0x80402010
        DCD      0xd86c361b
        DCD      0x2f9a4dab
        DCD      0xc663bc5e
        DCD      0xd46a3597
        DCD      0xeffa7db3
        DCD      0x723991c5
        DCD      0x61bdd3e4
        DCD      0x4a259fc2
        DCD      0xcc663394
        DCD      0x743a1d83
        DCD      0x0000cbe8
||SystemInit.systemIpcPipeConfigCm4||
        DCD      0x00000003
        DCD      0x00000001
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00600305
        DCD      0x00000004
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x00000001
        DCD      0x00600406
        DCD      0x00000008
        DCD      0x08002728
        DCD      0x10003f41
cy_deviceIpBlockCfgPSoC6_02
        DCD      0x40200000
        DCD      0x40240000
        DCD      0x40000000
        DCD      0x00000000
        DCD      0x40230000
        DCD      0x40300000
        DCD      0x40310000
        DCD      0x409f0000
        DCD      0x40220000
        DCD      0x40100000
        DCD      0x409d0000
        DCD      0x20202020
        DCD      0x10101020
        DCD      0x801d1d10
        DCD      0x00750017
        DCD      0x020603ff
        DCD      0x04360006
        DCD      0x00002010
        DCD      0x0000c07f
        DCD      0x00000400
        DCD      0x00000000
        DCD      0x4b321900
        DCD      0x00007d64
        DCD      0x80000000
        DCD      0x0b080040
        DCD      0x00000010
        DCD      0x01ff0000
        DCD      0x1f000220
        DCD      0x04008000
        DCD      0x181008ff
        DCD      0x14001000
        DCD      0x1c001800
        DCD      0x4c484440
        DCD      0x00000050
        DCD      0x00001008
        DCD      0x00000008
        DCD      0x00000004
        DCD      0x00001004
        DCD      0x00001200
        DCD      0x00002104
        DCD      0x00002100
        DCD      0x00001600
        DCD      0x02401140
        DCD      0x130013c4
        DCD      0x13a01380
        DCD      0x13881340
        DCD      0x002013a8
        DCD      0x0000001c
cyhal_block_offsets_can
        DCB      0x00
cyhal_block_offsets_clock
        DCB      0x00,0x08,0x18
        DCD      0x1f1e1d1c
        DCD      0x23222120
        DCD      0x2c262524
        DCD      0x31302f2d
        DCD      0x3a393837
        DCW      0x3c3b
        DCB      0x3d
cyhal_block_offsets_dma
        DCB      0x00
cyhal_block_offsets_dw
        DCW      0x1d00
cyhal_block_offsets_gpio
        DCW      0x0800
        DCD      0x28201810
        DCD      0x48403830
        DCD      0x68605850
        DCW      0x7870
cyhal_block_offsets_tcpwm
        DCW      0x0800
cyhal_block_offsets_tdm
        DCW      0x0000
cyhal_resource_offsets
        DCW      0x0000
        DCD      0x00010001
        DCD      0x00010001
        DCD      0x003f0001
        DCD      0x00400040
        DCD      0x007e0044
        DCD      0x00f6007e
        DCD      0x00f800f8
        DCD      0x00f900f8
        DCD      0x00fb00f9
        DCD      0x00fd00fd
        DCD      0x010000ff
        DCD      0x010e0101
        DCD      0x01100110
        DCD      0x01300130
        DCW      0x0130
sbox
        DCW      0x7c63
        DCD      0x6bf27b77
        DCD      0x0130c56f
        DCD      0xd7fe2b67
        DCD      0x82ca76ab
        DCD      0x59fa7dc9
        DCD      0xd4adf047
        DCD      0xa49cafa2
        DCD      0xfdb7c072
        DCD      0x3f362693
        DCD      0xa534ccf7
        DCD      0xd871f1e5
        DCD      0xc7041531
        DCD      0x9618c323
        DCD      0x12079a05
        DCD      0x27ebe280
        DCD      0x830975b2
        DCD      0x6e1b1a2c
        DCD      0x3b52a05a
        DCD      0xe329b3d6
        DCD      0xd153842f
        DCD      0xfc20ed00
        DCD      0xcb6a5bb1
        DCD      0x4c4a39be
        DCD      0xefd0cf58
        DCD      0x4d43fbaa
        DCD      0xf9458533
        DCD      0x3c507f02
        DCD      0xa351a89f
        DCD      0x9d928f40
        DCD      0xb6bcf538
        DCD      0xff1021da
        DCD      0x0ccdd2f3
        DCD      0x975fec13
        DCD      0xa7c41744
        DCD      0x5d643d7e
        DCD      0x81607319
        DCD      0x2a22dc4f
        DCD      0xee468890
        DCD      0x5ede14b8
        DCD      0x32e0db0b
        DCD      0x06490a3a
        DCD      0xd3c25c24
        DCD      0x959162ac
        DCD      0xc8e779e4
        DCD      0xd58d6d37
        DCD      0x566ca94e
        DCD      0x7a65eaf4
        DCD      0x78ba08ae
        DCD      0xa61c2e25
        DCD      0xdde8c6b4
        DCD      0xbd4b1f74
        DCD      0x3e708a8b
        DCD      0x034866b5
        DCD      0x35610ef6
        DCD      0xc186b957
        DCD      0xf8e19e1d
        DCD      0xd9691198
        DCD      0x1e9b948e
        DCD      0x55cee987
        DCD      0xa18cdf28
        DCD      0xe6bf0d89
        DCD      0x99416842
        DCD      0x54b00f2d
        DCD      0x000016bb
srss_0_clock_0_fll_0_fllConfig
        DCD      0x000001f4
        DCD      0x01040014
        DCD      0x0509000a
        DCD      0x00030008
        DCD      0x00000163
srss_0_clock_0_pathmux_0_obj
        DCW      0x0004
        DCB      0x00
srss_0_clock_0_pathmux_1_obj
        DCB      0x04
        DCW      0x0001
srss_0_clock_0_pathmux_2_obj
        DCW      0x0204
        DCB      0x00
srss_0_clock_0_pathmux_3_obj
        DCB      0x04,0x03,0x00
srss_0_clock_0_pathmux_4_obj
        DCW      0x0404
        DCB      0x00
srss_0_clock_0_pathmux_5_obj
        DCB      0x04
        DCW      0x0005
srss_0_clock_0_pll_0_pllConfig
        DCW      0x011e
        DCD      0x45000005
        DCD      0x65204243
        DCD      0x7972636e
        DCD      0x203a7470
        DCD      0x00000000
||Region$$Table$$Base||
        DCD      0x100056cc
        DCD      0x080022e0
        DCD      0x00000108
        DCD      0x10002358
        DCD      0x100057d4
        DCD      0x0800282c
        DCD      0x00000094
        DCD      0x10002358
        DCD      0x100057d4
        DCD      0x080023e8
        DCD      0x00000444
        DCD      0x10002374
||Region$$Table$$Limit||
||SHT$$INIT_ARRAY$$Base||
        DCD      0xffffefbd
||SHT$$INIT_ARRAY$$Limit||

        AREA ER_RAM_VECTORS, DATA, NOINIT, ALIGN=2

__ramVectors
        %        736

        AREA RW_RAM_DATA, DATA, ALIGN=2

__ARM_use_no_argv
        DCD      0x00000001
||Cy_IPC_Sema_Init.cy_semaData||
        DCD      0x00000000
        DCD      0x00000000
__aeabi_stdin
        DCD      0x00000000
__aeabi_stdout
        DCD      0x00000000
__aeabi_stderr
        DCD      0x00000000
cy_delayFreqMhz
        DCD      0x00000008
SystemCoreClock
        DCD      0x007a1200
cy_Hfclk0FreqHz
        DCD      0x007a1200
cy_PeriClkFreqHz
        DCD      0x003d0900
cy_delayFreqKhz
        DCD      0x00001f40
cy_delay32kMs
        DCD      0x0fa00000
_cyhal_syspm_peripheral_callback_ptr
        DCD      0x00000789
_cyhal_syspm_callback_ptr
        DCD      0x00000789
cyhal_syspm_cb_sleep
        DCD      0x1000487d
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x080023a0
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x0000000a
_cyhal_syspm_cb_deepsleep
        DCD      0x1000487d
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x08002388
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x0000000a
_cyhal_syspm_cb_hibernate
        DCD      0x1000487d
        DCD      0x00000002
        DCD      0x00000000
        DCD      0x08002390
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x0000000a
_cyhal_syspm_cb_lp
        DCD      0x1000487d
        DCD      0x00000003
        DCD      0x00000000
        DCD      0x08002398
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x0000000a
_cyhal_syspm_cb_params_deepsleep
        DCD      0x00000000
        DCD      0x00000002
_cyhal_syspm_cb_params_hibernate
        DCD      0x00000000
        DCD      0x00000004
_cyhal_syspm_cb_params_lp
        DCD      0x00000000
        DCD      0x00000008
_cyhal_syspm_cb_params_sleep
        DCD      0x00000000
        DCD      0x00000001
_cyhal_syspm_cb_params_ulp
        DCD      0x00000000
        DCD      0x00000010
_cyhal_syspm_cb_ulp
        DCD      0x1000487d
        DCD      0x00000004
        DCD      0x00000000
        DCD      0x080023a8
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x0000000a
||cybsp_register_sysclk_pm_callback.cybsp_sysclk_pm_callback||
        DCD      0x10003695
        DCD      0x00000001
        DCD      0x00000000
        DCD      0x080027fc
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x000000ff

        AREA ||area_number.6||, DATA, NOINIT, ALIGN=2

        EXPORTAS ||area_number.6||, RW_RAM_DATA
__stdin
        %        84
__stdout
        %        84
__stderr
        %        84
__libspace_start
        %        96
clkCounting
||__temporary_stack_top$libspace||
        %        1
preventCounting
        %        1
||Cy_SysClk_DeepSleepCallback.changedSourcePaths||
        %        2
||Cy_SysClk_DeepSleepCallback.pllAutoModes||
        %        4
cySysClkExtFreq
        %        4
ecoFrequency
        %        4
clk1Count1
        %        4
wasEventSent
        %        4
||Cy_SysPm_ExecuteCallback.lastExecutedCallback||
        %        4
pmCallbackRoot
        %        20
failedCallback
        %        20
||Cy_SysPm_CpuEnterDeepSleep.bkpRegs||
        %        40
_cyhal_disable_systick_before_sleep_deepsleep
        %        1
_cyhal_systick_disable
        %        1
_cyhal_deep_sleep_lock
        %        2
Cy_SysTick_Callbacks
        %        20
||SystemInit.systemIpcPipeEpArray||
        %        352
||SystemInit.systemIpcPipeSysCbArray||
        %        32
__cyhal_scb_pm_transition_pending_value
        %        4
_cyhal_syspm_supply_voltages
        %        4
cy_device
        %        4
cy_ipc_pipe_epArray
        %        4
cy_retarget_io_uart_obj
        %        160
cy_semaIpcStruct
        %        4
||cybsp_register_sysclk_pm_callback.cybsp_sysclk_pm_callback_param||
        %        8
cyhal_used
        %        40

        AREA RW_IRAM1, DATA, ALIGN=2

cy_faultFrame
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
cy_assertLine
        DCD      0x00000000
cy_assertFileName
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000
        DCD      0x00000000

        AREA ARM_LIB_HEAP, DATA, NOINIT, ALIGN=0

        %        1032000

        AREA ARM_LIB_STACK, DATA, NOINIT, ALIGN=0

        %        4096

__Vectors_Size EQU 736
||Image$$ARM_LIB_STACK$$ZI$$Length|| EQU 4096
||Image$$ARM_LIB_HEAP$$ZI$$Base|| EQU 134228160
||Image$$ARM_LIB_HEAP$$ZI$$Limit|| EQU 135260160
||Image$$ARM_LIB_STACK$$ZI$$Base|| EQU 135260160
||Image$$ARM_LIB_STACK$$ZI$$Limit|| EQU 135264256

        EXPORT __Vectors_Size
        EXPORT ||Image$$ARM_LIB_STACK$$ZI$$Length||
        EXPORT ||Image$$ARM_LIB_HEAP$$ZI$$Base||
        EXPORT ||Image$$ARM_LIB_HEAP$$ZI$$Limit||
        EXPORT ||Image$$ARM_LIB_STACK$$ZI$$Base||
        EXPORT ||Image$$ARM_LIB_STACK$$ZI$$Limit||
        EXPORT cy_m0p_image [DATA,SIZE=6224]
        EXPORT __Vectors [DATA,SIZE=4]
        EXPORT __Vectors_End [DATA]
        EXPORT __main [CODE]
        EXPORT __scatterload [CODE]
        EXPORT __scatterload_rt2 [CODE]
        EXPORT __scatterload_rt2_thumb_only [CODE]
        EXPORT __scatterload_null [CODE]
        EXPORT __decompress [CODE]
        EXPORT __decompress0 [CODE]
        EXPORT __scatterload_copy [CODE]
        EXPORT __scatterload_zeroinit [CODE]
        EXPORT __rt_lib_init [CODE,DYNAMIC]
        EXPORT __rt_lib_init_fp_1 [CODE]
        EXPORT __rt_lib_init_heap_2 [CODE]
        EXPORT __rt_lib_init_preinit_1 [CODE]
        EXPORT __rt_lib_init_atexit_1 [CODE]
        EXPORT __rt_lib_init_clock_1 [CODE]
        EXPORT __rt_lib_init_fp_trap_1 [CODE]
        EXPORT __rt_lib_init_getenv_1 [CODE]
        EXPORT __rt_lib_init_heap_1 [CODE]
        EXPORT __rt_lib_init_lc_collate_1 [CODE]
        EXPORT __rt_lib_init_lc_ctype_1 [CODE]
        EXPORT __rt_lib_init_lc_monetary_1 [CODE]
        EXPORT __rt_lib_init_lc_numeric_1 [CODE]
        EXPORT __rt_lib_init_lc_time_1 [CODE]
        EXPORT __rt_lib_init_rand_1 [CODE]
        EXPORT __rt_lib_init_signal_1 [CODE]
        EXPORT __rt_lib_init_stdio_2 [CODE]
        EXPORT __rt_lib_init_user_alloc_1 [CODE]
        EXPORT __rt_lib_init_alloca_1 [CODE]
        EXPORT __rt_lib_init_argv_1 [CODE]
        EXPORT __rt_lib_init_cpp_2 [CODE]
        EXPORT __rt_lib_init_exceptions_1 [CODE]
        EXPORT __rt_lib_init_stdio_1 [CODE]
        EXPORT __rt_lib_init_cpp_1 [CODE]
        EXPORT __rt_lib_init_return [CODE]
        EXPORT __rt_lib_shutdown [CODE,DYNAMIC]
        EXPORT __rt_lib_shutdown_cpp_1 [CODE]
        EXPORT __rt_lib_shutdown_stdio_2 [CODE]
        EXPORT __rt_lib_shutdown_fp_trap_1 [CODE]
        EXPORT __rt_lib_shutdown_heap_1 [CODE]
        EXPORT __rt_lib_shutdown_return [CODE]
        EXPORT __rt_lib_shutdown_signal_1 [CODE]
        EXPORT __rt_lib_shutdown_stdio_1 [CODE]
        EXPORT __rt_lib_shutdown_user_alloc_1 [CODE]
        EXPORT __rt_entry [CODE]
        EXPORT __rt_entry_presh_1 [CODE]
        EXPORT __rt_entry_sh [CODE]
        EXPORT __rt_entry_li [CODE]
        EXPORT __rt_entry_postsh_1 [CODE]
        EXPORT __rt_entry_main [CODE]
        EXPORT __rt_entry_postli_1 [CODE]
        EXPORT __rt_exit [CODE,DYNAMIC]
        EXPORT __rt_exit_ls [CODE]
        EXPORT __rt_exit_prels_1 [CODE]
        EXPORT __rt_exit_exit [CODE]
        EXPORT Cy_OnResetUser [CODE,WEAK]
        EXPORT Reset_Handler [CODE,WEAK]
        EXPORT NMI_Handler [CODE,WEAK]
        EXPORT HardFault_Wrapper [CODE,WEAK]
        EXPORT HardFault_Handler [CODE,WEAK]
        EXPORT MemManage_Handler [CODE,WEAK]
        EXPORT BusFault_Handler [CODE,WEAK]
        EXPORT UsageFault_Handler [CODE,WEAK]
        EXPORT SVC_Handler [CODE,WEAK]
        EXPORT DebugMon_Handler [CODE,WEAK]
        EXPORT PendSV_Handler [CODE,WEAK]
        EXPORT SysTick_Handler [CODE,WEAK]
        EXPORT Default_Handler [CODE,WEAK]
        EXPORT audioss_0_interrupt_i2s_IRQHandler [CODE,WEAK]
        EXPORT audioss_0_interrupt_pdm_IRQHandler [CODE,WEAK]
        EXPORT audioss_1_interrupt_i2s_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupt_crypto_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupt_fm_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_cm0_cti_0_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_cm0_cti_1_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_cm4_cti_0_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_cm4_cti_1_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_cm4_fp_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dmac_0_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dmac_1_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dmac_2_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dmac_3_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_0_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_10_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_11_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_12_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_13_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_14_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_15_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_16_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_17_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_18_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_19_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_1_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_20_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_21_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_22_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_23_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_24_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_25_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_26_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_27_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_28_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_2_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_3_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_4_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_5_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_6_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_7_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_8_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw0_9_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_0_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_10_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_11_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_12_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_13_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_14_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_15_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_16_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_17_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_18_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_19_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_1_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_20_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_21_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_22_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_23_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_24_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_25_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_26_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_27_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_28_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_2_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_3_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_4_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_5_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_6_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_7_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_8_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_dw1_9_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_fault_0_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_fault_1_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_0_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_10_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_11_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_12_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_13_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_14_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_15_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_1_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_2_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_3_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_4_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_5_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_6_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_7_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_8_IRQHandler [CODE,WEAK]
        EXPORT cpuss_interrupts_ipc_9_IRQHandler [CODE,WEAK]
        EXPORT csd_interrupt_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupt_gpio_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupt_vdd_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_0_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_10_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_11_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_12_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_13_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_14_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_1_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_2_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_3_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_4_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_5_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_6_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_7_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_8_IRQHandler [CODE,WEAK]
        EXPORT ioss_interrupts_gpio_9_IRQHandler [CODE,WEAK]
        EXPORT lpcomp_interrupt_IRQHandler [CODE,WEAK]
        EXPORT pass_interrupt_sar_IRQHandler [CODE,WEAK]
        EXPORT profile_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_0_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_10_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_11_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_12_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_1_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_2_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_3_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_4_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_5_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_6_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_7_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_8_interrupt_IRQHandler [CODE,WEAK]
        EXPORT scb_9_interrupt_IRQHandler [CODE,WEAK]
        EXPORT sdhc_0_interrupt_general_IRQHandler [CODE,WEAK]
        EXPORT sdhc_0_interrupt_wakeup_IRQHandler [CODE,WEAK]
        EXPORT sdhc_1_interrupt_general_IRQHandler [CODE,WEAK]
        EXPORT sdhc_1_interrupt_wakeup_IRQHandler [CODE,WEAK]
        EXPORT smif_interrupt_IRQHandler [CODE,WEAK]
        EXPORT srss_interrupt_IRQHandler [CODE,WEAK]
        EXPORT srss_interrupt_backup_IRQHandler [CODE,WEAK]
        EXPORT srss_interrupt_mcwdt_0_IRQHandler [CODE,WEAK]
        EXPORT srss_interrupt_mcwdt_1_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_0_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_1_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_2_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_3_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_4_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_5_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_6_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_0_interrupts_7_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_0_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_10_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_11_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_12_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_13_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_14_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_15_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_16_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_17_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_18_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_19_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_1_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_20_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_21_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_22_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_23_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_2_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_3_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_4_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_5_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_6_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_7_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_8_IRQHandler [CODE,WEAK]
        EXPORT tcpwm_1_interrupts_9_IRQHandler [CODE,WEAK]
        EXPORT usb_interrupt_hi_IRQHandler [CODE,WEAK]
        EXPORT usb_interrupt_lo_IRQHandler [CODE,WEAK]
        EXPORT usb_interrupt_med_IRQHandler [CODE,WEAK]
        EXPORT Cy_SysLib_DelayCycles [CODE]
        EXPORT Cy_SysLib_EnterCriticalSection [CODE]
        EXPORT Cy_SysLib_ExitCriticalSection [CODE]
        EXPORT __use_no_semihosting [CODE]
        EXPORT __aeabi_uldivmod [CODE,DYNAMIC]
        EXPORT _ll_udiv [CODE,DYNAMIC]
        EXPORT __2printf [CODE,DYNAMIC]
        EXPORT __aeabi_memclr4 [CODE,DYNAMIC]
        EXPORT __aeabi_memclr8 [CODE,DYNAMIC]
        EXPORT __rt_memclr_w [CODE,DYNAMIC]
        EXPORT _memset_w [CODE,DYNAMIC]
        EXPORT __use_two_region_memory [CODE]
        EXPORT __rt_heap_escrow [CODE,DYNAMIC]
        EXPORT __rt_heap_expand [CODE,DYNAMIC]
        EXPORT __cpp_initialize__aeabi_ [CODE]
        EXPORT ||__I$use$semihosting|| [CODE,DYNAMIC]
        EXPORT __use_no_semihosting_swi [CODE]
        EXPORT _printf_char_file [CODE,DYNAMIC]
        EXPORT _printf_char_common [CODE,DYNAMIC]
        EXPORT ferror [CODE,DYNAMIC]
        EXPORT _initio [CODE]
        EXPORT _terminateio [CODE]
        EXPORT free [CODE,DYNAMIC]
        EXPORT __printf [CODE,DYNAMIC]
        EXPORT setvbuf [CODE,DYNAMIC]
        EXPORT freopen [CODE,DYNAMIC]
        EXPORT fopen [CODE,DYNAMIC]
        EXPORT _fclose_internal [CODE,DYNAMIC]
        EXPORT fclose [CODE,DYNAMIC]
        EXPORT exit [CODE,DYNAMIC]
        EXPORT __rt_SIGRTRED [CODE,DYNAMIC]
        EXPORT __rt_heap_descriptor [CODE,DYNAMIC]
        EXPORT __use_no_heap [CODE]
        EXPORT ||__heap$guard|| [CODE]
        EXPORT _terminate_user_alloc [CODE,DYNAMIC]
        EXPORT _init_user_alloc [CODE,DYNAMIC]
        EXPORT __Heap_Full [CODE,DYNAMIC]
        EXPORT __Heap_Broken [CODE,DYNAMIC]
        EXPORT _init_alloc [CODE]
        EXPORT malloc [CODE]
        EXPORT _fseek [CODE,DYNAMIC]
        EXPORT fseek [CODE,DYNAMIC]
        EXPORT _seterr [CODE,DYNAMIC]
        EXPORT _writebuf [CODE,DYNAMIC]
        EXPORT _fflush [CODE,DYNAMIC]
        EXPORT _deferredlazyseek [CODE,DYNAMIC]
        EXPORT __sig_exit [CODE,DYNAMIC]
        EXPORT __rt_SIGRTRED_inner [CODE,DYNAMIC]
        EXPORT __rt_SIGRTMEM [CODE]
        EXPORT __Heap_Initialize [CODE]
        EXPORT _maybe_terminate_alloc [CODE]
        EXPORT __Heap_DescSize [CODE,DYNAMIC]
        EXPORT __Heap_ProvideMemory [CODE,DYNAMIC]
        EXPORT _ftell_internal [CODE,DYNAMIC]
        EXPORT ftell [CODE,DYNAMIC]
        EXPORT __default_signal_display [CODE,DYNAMIC]
        EXPORT __rt_SIGRTMEM_inner [CODE,DYNAMIC]
        EXPORT __aeabi_errno_addr [CODE,DYNAMIC]
        EXPORT ||__errno$intlibspace|| [CODE,DYNAMIC]
        EXPORT ||__rt_errno_addr$intlibspace|| [CODE,DYNAMIC]
        EXPORT AES128_ECB_encrypt [CODE]
        EXPORT Cy_GPIO_Pin_FastInit [CODE]
        EXPORT Cy_GPIO_Pin_Init [CODE]
        EXPORT Cy_GPIO_SetDrivemode [CODE]
        EXPORT Cy_GPIO_SetHSIOM [CODE]
        EXPORT Cy_GPIO_SetInterruptEdge [CODE]
        EXPORT Cy_GPIO_SetInterruptMask [CODE]
        EXPORT Cy_GPIO_SetVtrip [CODE]
        EXPORT Cy_GPIO_Write [CODE]
        EXPORT Cy_IPC_Drv_LockRelease [CODE]
        EXPORT Cy_IPC_Drv_ReadMsgWord [CODE]
        EXPORT Cy_IPC_Drv_SendMsgWord [CODE]
        EXPORT Cy_IPC_Pipe_Config [CODE]
        EXPORT Cy_IPC_Pipe_EndpointInit [CODE]
        EXPORT Cy_IPC_Pipe_ExecCallback [CODE]
        EXPORT Cy_IPC_Pipe_ExecuteCallback [CODE]
        EXPORT Cy_IPC_Pipe_Init [CODE]
        EXPORT Cy_IPC_Sema_Init [CODE]
        EXPORT Cy_IPC_Sema_InitExt [CODE]
        EXPORT Cy_PDL_Init [CODE]
        EXPORT Cy_Prot_GetActivePC [CODE]
        EXPORT Cy_SCB_Write [CODE]
        EXPORT Cy_SysClk_ClkBakSetSource [CODE]
        EXPORT Cy_SysClk_ClkFastGetDivider [CODE]
        EXPORT Cy_SysClk_ClkFastSetDivider [CODE]
        EXPORT Cy_SysClk_ClkHfGetDivider [CODE]
        EXPORT Cy_SysClk_ClkHfGetFrequency [CODE]
        EXPORT Cy_SysClk_ClkHfGetSource [CODE]
        EXPORT Cy_SysClk_ClkHfSetDivider [CODE]
        EXPORT Cy_SysClk_ClkHfSetSource [CODE]
        EXPORT Cy_SysClk_ClkLfSetSource [CODE]
        EXPORT Cy_SysClk_ClkPathGetFrequency [CODE]
        EXPORT Cy_SysClk_ClkPathGetSource [CODE]
        EXPORT Cy_SysClk_ClkPathMuxGetFrequency [CODE]
        EXPORT Cy_SysClk_ClkPathSetSource [CODE]
        EXPORT Cy_SysClk_ClkPeriGetDivider [CODE]
        EXPORT Cy_SysClk_ClkPeriSetDivider [CODE]
        EXPORT Cy_SysClk_ClkSlowSetDivider [CODE]
        EXPORT Cy_SysClk_DeepSleepCallback [CODE]
        EXPORT Cy_SysClk_FllDisable [CODE]
        EXPORT Cy_SysClk_FllEnable [CODE]
        EXPORT Cy_SysClk_FllGetConfiguration [CODE]
        EXPORT Cy_SysClk_FllGetFrequency [CODE]
        EXPORT Cy_SysClk_FllManualConfigure [CODE]
        EXPORT Cy_SysClk_IloDisable [CODE]
        EXPORT Cy_SysClk_IloEnable [CODE]
        EXPORT Cy_SysClk_IloHibernateOn [CODE]
        EXPORT Cy_SysClk_PeriphAssignDivider [CODE]
        EXPORT Cy_SysClk_PeriphDisableDivider [CODE]
        EXPORT Cy_SysClk_PeriphEnableDivider [CODE]
        EXPORT Cy_SysClk_PeriphSetDivider [CODE]
        EXPORT Cy_SysClk_PllDisable [CODE]
        EXPORT Cy_SysClk_PllEnable [CODE]
        EXPORT Cy_SysClk_PllGetConfiguration [CODE]
        EXPORT Cy_SysClk_PllGetFrequency [CODE]
        EXPORT Cy_SysClk_PllIsEnabled [CODE]
        EXPORT Cy_SysClk_PllLocked [CODE]
        EXPORT Cy_SysClk_PllManualConfigure [CODE]
        EXPORT Cy_SysClk_WcoEnable [CODE]
        EXPORT Cy_SysInt_Init [CODE]
        EXPORT Cy_SysInt_SetVector [CODE]
        EXPORT Cy_SysIpcPipeIsrCm4 [CODE]
        EXPORT Cy_SysLib_DelayUs [CODE]
        EXPORT Cy_SysLib_FaultHandler [CODE]
        EXPORT Cy_SysLib_GetDevice [CODE]
        EXPORT Cy_SysLib_GetDeviceRevision [CODE]
        EXPORT Cy_SysLib_GetResetReason [CODE]
        EXPORT Cy_SysLib_ProcessingFault [CODE,WEAK]
        EXPORT Cy_SysLib_ResetBackupDomain [CODE]
        EXPORT Cy_SysLib_SetWaitStates [CODE]
        EXPORT Cy_SysPm_LdoSetVoltage [CODE]
        EXPORT Cy_SysPm_PmicDisableOutput [CODE]
        EXPORT Cy_SysPm_PmicUnlock [CODE]
        EXPORT Cy_SysPm_RegisterCallback [CODE]
        EXPORT Cy_SysPm_SystemIsMinRegulatorCurrentSet [CODE]
        EXPORT Cy_SysPm_SystemSetNormalRegulatorCurrent [CODE]
        EXPORT Cy_SysPm_WriteVoltageBitForFlash [CODE]
        EXPORT Cy_SysTick_Enable [CODE]
        EXPORT Cy_SysTick_Init [CODE]
        EXPORT Cy_SysTick_SetClockSource [CODE]
        EXPORT Cy_SystemInit [CODE,WEAK]
        EXPORT Cy_SystemInitFpuEnable [CODE]
        EXPORT SystemCoreClockUpdate [CODE]
        EXPORT SystemInit [CODE]
        EXPORT _cyhal_scb_pm_transition_pending [CODE]
        EXPORT _cyhal_utils_convert_pdltohal_pm_mode [CODE]
        EXPORT _sys_close [CODE,WEAK]
        EXPORT _sys_exit [CODE,WEAK]
        EXPORT _sys_flen [CODE,WEAK]
        EXPORT _sys_istty [CODE,WEAK]
        EXPORT _sys_open [CODE,WEAK]
        EXPORT _sys_seek [CODE,WEAK]
        EXPORT _sys_write [CODE,WEAK]
        EXPORT _ttywrch [CODE,WEAK]
        EXPORT addRoundKey [CODE]
        EXPORT cybsp_init [CODE]
        EXPORT cycfg_ClockStartupError [CODE,WEAK]
        EXPORT cyhal_hwmgr_init [CODE]
        EXPORT cyhal_hwmgr_reserve [CODE]
        EXPORT cyhal_syspm_init [CODE]
        EXPORT cyhal_syspm_set_supply_voltage [CODE]
        EXPORT cyhal_uart_putc [CODE]
        EXPORT fputc [CODE,WEAK]
        EXPORT gen_cipher [CODE]
        EXPORT init_cycfg_all [CODE]
        EXPORT init_cycfg_clocks [CODE]
        EXPORT init_cycfg_peripherals [CODE]
        EXPORT init_cycfg_pins [CODE]
        EXPORT init_cycfg_routing [CODE]
        EXPORT init_cycfg_system [CODE]
        EXPORT keyExpansion [CODE]
        EXPORT main [CODE]
        EXPORT mixColumns [CODE]
        EXPORT shiftRows [CODE]
        EXPORT subBytes [CODE]
        EXPORT test_Aes [CODE]
        EXPORT _fp_init [CODE,DYNAMIC]
        EXPORT __fplib_config_fpu_vfp [CODE,DYNAMIC]
        EXPORT __fplib_config_pureend_doubles [CODE,DYNAMIC]
        EXPORT __stdin_name [DATA,DYNAMIC,SIZE=4]
        EXPORT __stdout_name [DATA,DYNAMIC,SIZE=4]
        EXPORT __stderr_name [DATA,DYNAMIC,SIZE=4]
        EXPORT CYBSP_CINA_obj [DATA,SIZE=3]
        EXPORT CYBSP_CINB_obj [DATA,SIZE=3]
        EXPORT CYBSP_CMOD_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_BTN0_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_BTN1_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_CLK_DIV_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_SLD0_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_SLD1_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_SLD2_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_SLD3_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_SLD4_obj [DATA,SIZE=3]
        EXPORT CYBSP_CSD_TX_obj [DATA,SIZE=3]
        EXPORT CYBSP_SWDCK_config [DATA,SIZE=52]
        EXPORT CYBSP_SWDCK_obj [DATA,SIZE=3]
        EXPORT CYBSP_SWDIO_config [DATA,SIZE=52]
        EXPORT CYBSP_SWDIO_obj [DATA,SIZE=3]
        EXPORT CYBSP_SWO_config [DATA,SIZE=52]
        EXPORT CYBSP_SWO_obj [DATA,SIZE=3]
        EXPORT CYBSP_WCO_IN_config [DATA,SIZE=52]
        EXPORT CYBSP_WCO_IN_obj [DATA,SIZE=3]
        EXPORT CYBSP_WCO_OUT_config [DATA,SIZE=52]
        EXPORT CYBSP_WCO_OUT_obj [DATA,SIZE=3]
        EXPORT cy_deviceIpBlockCfgPSoC6_02 [DATA,SIZE=192]
        EXPORT srss_0_clock_0_pathmux_0_obj [DATA,SIZE=3]
        EXPORT srss_0_clock_0_pathmux_1_obj [DATA,SIZE=3]
        EXPORT srss_0_clock_0_pathmux_2_obj [DATA,SIZE=3]
        EXPORT srss_0_clock_0_pathmux_3_obj [DATA,SIZE=3]
        EXPORT srss_0_clock_0_pathmux_4_obj [DATA,SIZE=3]
        EXPORT srss_0_clock_0_pathmux_5_obj [DATA,SIZE=3]
        EXPORT ||Region$$Table$$Base||
        EXPORT ||Region$$Table$$Limit||
        EXPORT ||SHT$$INIT_ARRAY$$Base||
        EXPORT ||SHT$$INIT_ARRAY$$Limit||
        EXPORT __ramVectors [DATA,SIZE=736]
        EXPORT __ARM_use_no_argv [DATA,DYNAMIC,SIZE=4]
        EXPORT __aeabi_stdin [DATA,DYNAMIC,SIZE=4]
        EXPORT __aeabi_stdout [DATA,DYNAMIC,SIZE=4]
        EXPORT __aeabi_stderr [DATA,DYNAMIC,SIZE=4]
        EXPORT cy_delayFreqMhz [DATA,SIZE=1]
        EXPORT SystemCoreClock [DATA,SIZE=4]
        EXPORT cy_Hfclk0FreqHz [DATA,SIZE=4]
        EXPORT cy_PeriClkFreqHz [DATA,SIZE=4]
        EXPORT cy_delayFreqKhz [DATA,SIZE=4]
        EXPORT cy_delay32kMs [DATA,SIZE=4]
        EXPORT __stdin [DATA,DYNAMIC,SIZE=84]
        EXPORT __stdout [DATA,DYNAMIC,SIZE=84]
        EXPORT __stderr [DATA,DYNAMIC,SIZE=84]
        EXPORT __libspace_start [DATA,DYNAMIC,SIZE=96]
        EXPORT ||__temporary_stack_top$libspace|| [DATA,DYNAMIC]
        EXPORT cy_device [DATA,SIZE=4]
        EXPORT cy_retarget_io_uart_obj [DATA,SIZE=160]
        EXPORT cy_faultFrame [DATA,SIZE=120]
        EXPORT cy_assertLine [DATA,SIZE=4]
        EXPORT cy_assertFileName [DATA,SIZE=24]

        KEEP ||__tagsym$$used.0||
        KEEP ||__arm_cp.0_1||
        KEEP ||__arm_cp.2_0||
        KEEP Rcon
        KEEP sbox
        KEEP ||__arm_cp.0_0||
        KEEP |symbol_number.209|
        EXPORTAS |symbol_number.209|, ||__arm_cp.0_0||
        KEEP |symbol_number.210|
        EXPORTAS |symbol_number.210|, ||__arm_cp.0_1||
        KEEP ||__arm_cp.0_2||
        KEEP ||__arm_cp.0_3||
        KEEP ||__arm_cp.0_5||
        KEEP ||__arm_cp.0_6||
        KEEP ||__arm_cp.0_7||
        KEEP ||__arm_cp.0_8||
        KEEP ||__arm_cp.0_9||
        KEEP ||__arm_cp.0_10||
        KEEP ||__arm_cp.0_11||
        KEEP ||__arm_cp.0_12||
        KEEP ||__arm_cp.0_13||
        KEEP ||__arm_cp.0_14||
        KEEP ||__arm_cp.0_15||
        KEEP ||__arm_cp.0_16||
        KEEP ||__arm_cp.0_17||
        KEEP ||__arm_cp.0_18||
        KEEP ||__arm_cp.0_19||
        KEEP ||__arm_cp.0_20||
        KEEP ||__arm_cp.0_21||
        KEEP ||__arm_cp.0_22||
        KEEP ||__arm_cp.0_23||
        KEEP |symbol_number.234|
        EXPORTAS |symbol_number.234|, ||__arm_cp.0_0||
        KEEP ||__arm_cp.1_0||
        KEEP ||__arm_cp.1_1||
        KEEP ||__arm_cp.1_2||
        KEEP ||__arm_cp.1_3||
        KEEP ||__arm_cp.1_4||
        KEEP ||__arm_cp.1_5||
        KEEP ||__arm_cp.1_6||
        KEEP ||__arm_cp.1_7||
        KEEP ||__arm_cp.1_8||
        KEEP ||__arm_cp.1_9||
        KEEP ||__arm_cp.1_10||
        KEEP ||__arm_cp.1_11||
        KEEP ||__arm_cp.1_12||
        KEEP ||__arm_cp.1_13||
        KEEP ||__arm_cp.1_14||
        KEEP ||__arm_cp.1_15||
        KEEP Cy_SysClk_IloInit
        KEEP srss_0_clock_0_fll_0_fllConfig
        KEEP srss_0_clock_0_pll_0_pllConfig
        KEEP |symbol_number.256|
        EXPORTAS |symbol_number.256|, ||__arm_cp.0_0||
        KEEP |symbol_number.257|
        EXPORTAS |symbol_number.257|, ||__arm_cp.0_1||
        KEEP |symbol_number.258|
        EXPORTAS |symbol_number.258|, ||__arm_cp.0_2||
        KEEP |symbol_number.259|
        EXPORTAS |symbol_number.259|, ||__arm_cp.2_0||
        KEEP ||__arm_cp.4_0||
        KEEP ||SystemInit.systemIpcPipeConfigCm4||
        KEEP |symbol_number.266|
        EXPORTAS |symbol_number.266|, ||__arm_cp.0_0||
        KEEP |symbol_number.267|
        EXPORTAS |symbol_number.267|, ||__arm_cp.0_1||
        KEEP |symbol_number.271|
        EXPORTAS |symbol_number.271|, ||__arm_cp.1_4||
        KEEP |symbol_number.327|
        EXPORTAS |symbol_number.327|, ||__arm_cp.1_0||
        KEEP |symbol_number.328|
        EXPORTAS |symbol_number.328|, ||__arm_cp.1_1||
        KEEP _cyhal_get_block_offsets
        KEEP ||__arm_cp.5_0||
        KEEP ||__arm_cp.5_1||
        KEEP ||__arm_cp.5_2||
        KEEP ||__arm_cp.5_3||
        KEEP ||__arm_cp.5_4||
        KEEP ||__arm_cp.5_5||
        KEEP ||__arm_cp.5_6||
        KEEP _cyhal_get_block_offset_length
        KEEP _cyhal_get_bit_position
        KEEP ||__arm_cp.7_0||
        KEEP ||__arm_cp.7_1||
        KEEP ||__arm_cp.7_2||
        KEEP cyhal_resource_offsets
        KEEP cyhal_block_offsets_can
        KEEP cyhal_block_offsets_clock
        KEEP cyhal_block_offsets_dma
        KEEP cyhal_block_offsets_dw
        KEEP cyhal_block_offsets_tdm
        KEEP cyhal_block_offsets_gpio
        KEEP cyhal_block_offsets_tcpwm
        KEEP |symbol_number.363|
        EXPORTAS |symbol_number.363|, ||__arm_cp.7_0||
        KEEP ||__arm_cp.3_0||
        KEEP ||__arm_cp.3_1||
        KEEP ||__arm_cp.3_2||
        KEEP ||__arm_cp.11_0||
        KEEP _cyhal_syspm_common_cb
        KEEP ||__arm_cp.13_0||
        KEEP ||__arm_cp.13_1||
        KEEP ||__arm_cp.13_3||
        KEEP ||__arm_cp.13_4||
        KEEP _cyhal_syspm_call_all_pm_callbacks
        KEEP _cyhal_syspm_backtrack_all_pm_callbacks
        KEEP ||__arm_cp.9_0||
        KEEP |symbol_number.446|
        EXPORTAS |symbol_number.446|, ||__arm_cp.0_0||
        KEEP OUTLINED_FUNCTION_0
        KEEP OUTLINED_FUNCTION_4
        KEEP |symbol_number.451|
        EXPORTAS |symbol_number.451|, ||__arm_cp.1_0||
        KEEP |symbol_number.452|
        EXPORTAS |symbol_number.452|, ||__arm_cp.2_0||
        KEEP |symbol_number.454|
        EXPORTAS |symbol_number.454|, ||__arm_cp.1_0||
        KEEP __NVIC_EnableIRQ
        KEEP |symbol_number.456|
        EXPORTAS |symbol_number.456|, ||__arm_cp.3_0||
        KEEP |symbol_number.457|
        EXPORTAS |symbol_number.457|, ||__arm_cp.7_0||
        KEEP |symbol_number.460|
        EXPORTAS |symbol_number.460|, ||__arm_cp.0_0||
        KEEP |symbol_number.461|
        EXPORTAS |symbol_number.461|, ||__arm_cp.0_1||
        KEEP Cy_IPC_Drv_GetIpcBaseAddress
        KEEP |symbol_number.463|
        EXPORTAS |symbol_number.463|, ||__arm_cp.2_0||
        KEEP ||__arm_cp.2_1||
        KEEP ||__arm_cp.2_2||
        KEEP OUTLINED_FUNCTION_1
        KEEP |symbol_number.477|
        EXPORTAS |symbol_number.477|, ||__arm_cp.2_0||
        KEEP |symbol_number.492|
        EXPORTAS |symbol_number.492|, ||__arm_cp.13_0||
        KEEP ||__arm_cp.23_0||
        KEEP ||__arm_cp.32_0||
        KEEP ||__arm_cp.34_0||
        KEEP ||__arm_cp.35_0||
        KEEP ||__arm_cp.39_0||
        KEEP ||__arm_cp.43_2||
        KEEP ||__arm_cp.44_0||
        KEEP ||__arm_cp.46_0||
        KEEP ||__arm_cp.56_0||
        KEEP ||__arm_cp.56_1||
        KEEP ||__arm_cp.70_0||
        KEEP ||__arm_cp.70_2||
        KEEP ||__arm_cp.71_0||
        KEEP ||__arm_cp.79_1||
        KEEP ||__arm_cp.79_2||
        KEEP ||__arm_cp.80_0||
        KEEP ||__arm_cp.81_1||
        KEEP ||__arm_cp.81_2||
        KEEP ||__arm_cp.81_4||
        KEEP ||__arm_cp.88_0||
        KEEP ||__arm_cp.88_2||
        KEEP ||__arm_cp.88_3||
        KEEP ||__arm_cp.90_1||
        KEEP ||__arm_cp.92_0||
        KEEP ||__arm_cp.92_1||
        KEEP ||__arm_cp.97_0||
        KEEP ||__arm_cp.97_1||
        KEEP ||__arm_cp.97_2||
        KEEP ||__arm_cp.97_3||
        KEEP ||__arm_cp.106_0||
        KEEP ||__arm_cp.106_1||
        KEEP ||__arm_cp.106_2||
        KEEP ||__arm_cp.106_3||
        KEEP ||__arm_cp.106_4||
        KEEP ||__arm_cp.106_5||
        KEEP ||__arm_cp.106_6||
        KEEP |symbol_number.529|
        EXPORTAS |symbol_number.529|, OUTLINED_FUNCTION_1
        KEEP OUTLINED_FUNCTION_2
        KEEP OUTLINED_FUNCTION_3
        KEEP |symbol_number.540|
        EXPORTAS |symbol_number.540|, ||__arm_cp.2_0||
        KEEP |symbol_number.541|
        EXPORTAS |symbol_number.541|, ||__arm_cp.2_1||
        KEEP |symbol_number.542|
        EXPORTAS |symbol_number.542|, ||__arm_cp.3_0||
        KEEP |symbol_number.543|
        EXPORTAS |symbol_number.543|, ||__arm_cp.3_1||
        KEEP |symbol_number.544|
        EXPORTAS |symbol_number.544|, ||__arm_cp.3_2||
        KEEP |symbol_number.546|
        EXPORTAS |symbol_number.546|, ||__arm_cp.1_0||
        KEEP |symbol_number.547|
        EXPORTAS |symbol_number.547|, ||__arm_cp.7_0||
        KEEP |symbol_number.548|
        EXPORTAS |symbol_number.548|, ||__arm_cp.7_1||
        KEEP ||__arm_cp.8_0||
        KEEP ||__arm_cp.8_1||
        KEEP |symbol_number.551|
        EXPORTAS |symbol_number.551|, ||__arm_cp.11_0||
        KEEP ||__arm_cp.11_1||
        KEEP |symbol_number.553|
        EXPORTAS |symbol_number.553|, ||__arm_cp.13_0||
        KEEP ||__arm_cp.14_0||
        KEEP ||__arm_cp.15_0||
        KEEP ||__arm_cp.12_0||
        KEEP ||__arm_cp.16_0||
        KEEP ||__arm_cp.16_1||
        KEEP ||__arm_cp.16_2||
        KEEP ||__arm_cp.16_3||
        KEEP ||__arm_cp.16_4||
        KEEP ||__arm_cp.16_5||
        KEEP ||__arm_cp.16_6||
        KEEP IsVoltageChangePossible
        KEEP ||__arm_cp.22_0||
        KEEP ||__arm_cp.22_1||
        KEEP ||__arm_cp.22_2||
        KEEP ||__arm_cp.22_3||
        KEEP SetReadMarginTrimUlp
        KEEP |symbol_number.571|
        EXPORTAS |symbol_number.571|, ||__arm_cp.23_0||
        KEEP SetWriteAssistTrimLp
        KEEP ||__arm_cp.24_0||
        KEEP SetWriteAssistTrimUlp
        KEEP ||__arm_cp.25_0||
        KEEP ||__arm_cp.25_1||
        KEEP SetReadMarginTrimLp
        KEEP ||__arm_cp.26_0||
        KEEP |symbol_number.579|
        EXPORTAS |symbol_number.579|, ||__arm_cp.32_0||
        KEEP |symbol_number.580|
        EXPORTAS |symbol_number.580|, ||__arm_cp.35_0||
        KEEP ||__arm_cp.59_1||
        KEEP ||__arm_cp.61_0||
        KEEP |symbol_number.583|
        EXPORTAS |symbol_number.583|, OUTLINED_FUNCTION_0
        KEEP |symbol_number.584|
        EXPORTAS |symbol_number.584|, OUTLINED_FUNCTION_1
        KEEP |symbol_number.585|
        EXPORTAS |symbol_number.585|, OUTLINED_FUNCTION_2
        KEEP |symbol_number.592|
        EXPORTAS |symbol_number.592|, ||__arm_cp.7_1||
        KEEP |symbol_number.593|
        EXPORTAS |symbol_number.593|, ||__arm_cp.7_2||
        KEEP Cy_SysTick_ServiceCallbacks
        KEEP |symbol_number.595|
        EXPORTAS |symbol_number.595|, ||__arm_cp.8_1||
        KEEP |symbol_number.596|
        EXPORTAS |symbol_number.596|, ||__arm_cp.9_0||
        KEEP |symbol_number.613|
        EXPORTAS |symbol_number.613|, ||__arm_cp.0_0||
        KEEP __lit__00000000
        KEEP _printf_input_char
        KEEP _freopen_locked
        KEEP |symbol_number.799|
        EXPORTAS |symbol_number.799|, __lit__00000000
        KEEP __lit__00000001
        KEEP ||cybsp_register_sysclk_pm_callback.cybsp_sysclk_pm_callback||
        KEEP _cyhal_syspm_cb_ulp
        KEEP _cyhal_syspm_cb_params_sleep
        KEEP _cyhal_syspm_cb_params_deepsleep
        KEEP _cyhal_syspm_cb_params_hibernate
        KEEP _cyhal_syspm_cb_params_lp
        KEEP _cyhal_syspm_cb_params_ulp
        KEEP _cyhal_syspm_peripheral_callback_ptr
        KEEP _cyhal_syspm_callback_ptr
        KEEP cyhal_syspm_cb_sleep
        KEEP _cyhal_syspm_cb_deepsleep
        KEEP _cyhal_syspm_cb_hibernate
        KEEP _cyhal_syspm_cb_lp
        KEEP ||Cy_IPC_Sema_Init.cy_semaData||
        KEEP ||SystemInit.systemIpcPipeEpArray||
        KEEP ||SystemInit.systemIpcPipeSysCbArray||
        KEEP ||cybsp_register_sysclk_pm_callback.cybsp_sysclk_pm_callback_param||
        KEEP cyhal_used
        KEEP __cyhal_scb_pm_transition_pending_value
        KEEP _cyhal_syspm_supply_voltages
        KEEP _cyhal_disable_systick_before_sleep_deepsleep
        KEEP _cyhal_systick_disable
        KEEP _cyhal_deep_sleep_lock
        KEEP cy_ipc_pipe_epArray
        KEEP cy_semaIpcStruct
        KEEP clkCounting
        KEEP preventCounting
        KEEP ||Cy_SysClk_DeepSleepCallback.changedSourcePaths||
        KEEP ||Cy_SysClk_DeepSleepCallback.pllAutoModes||
        KEEP cySysClkExtFreq
        KEEP ecoFrequency
        KEEP clk1Count1
        KEEP wasEventSent
        KEEP ||Cy_SysPm_ExecuteCallback.lastExecutedCallback||
        KEEP pmCallbackRoot
        KEEP failedCallback
        KEEP ||Cy_SysPm_CpuEnterDeepSleep.bkpRegs||
        KEEP Cy_SysTick_Callbacks

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_optimization_goals,2
        ATTR SETVALUE AV,6,1
        ATTR SETVALUE AV,10,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {TRUE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
