// Seed: 281143677
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_comb
    repeat (id_6) begin
      id_5 = id_6 == 1;
      id_1 = id_3 - 1;
      @(1 or posedge 1'b0)
      if (1) begin
        id_1 <= id_3;
      end else
        fork
          $display((1), id_6 <-> id_3, 1);
          id_5 <= 1;
        join
      id_5 <= 1'b0;
      id_5 <= 1;
    end
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57
);
  input wire id_57;
  input wire id_56;
  input wire id_55;
  output wire id_54;
  input wire id_53;
  inout wire id_52;
  input wire id_51;
  input wire id_50;
  input wire id_49;
  output wire id_48;
  output wire id_47;
  inout wire id_46;
  input wire id_45;
  input wire id_44;
  inout wire id_43;
  inout wire id_42;
  input wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_18[1] = 1;
  assign id_34 = (id_55);
  always_latch begin
    $display(1'd0);
    id_8 <= 1'b0;
    id_13 = id_49[1];
    $display(id_21[!1]);
    id_11 = id_44[1];
  end
  wire id_58;
  module_0(
      id_8, id_28, id_8, id_29, id_8, id_41, id_17
  );
endmodule
