var searchData=
[
  ['rcc_5fbackupdomain_5freset',['rcc_backupdomain_reset',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void)(Global Namespace)']]],
  ['rcc_5fchange_5fpll_5fdivisor',['rcc_change_pll_divisor',['../../lm4f/html/group__rcc__defines.html#ga70fca8e561f7e2b2b7062c22d85419b4',1,'rcc_change_pll_divisor(uint8_t plldiv400)(Global Namespace)'],['../../lm4f/html/group__rcc__high__level.html#ga1c5a8dbbc0a6bac380b0041962075269',1,'rcc_change_pll_divisor(uint8_t pll_div400)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fhse_5f3v3',['rcc_clock_setup_hse_3v3',['../../stm32f4/html/group__rcc__file.html#ga85e0da920f4567f343a9b812df7a5687',1,]]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f12mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_12mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b',1,'rcc_clock_setup_in_hse_12mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b',1,'rcc_clock_setup_in_hse_12mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f16mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_16mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1',1,'rcc_clock_setup_in_hse_16mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1',1,'rcc_clock_setup_in_hse_16mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f25mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_25mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b',1,'rcc_clock_setup_in_hse_25mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b',1,'rcc_clock_setup_in_hse_25mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f8mhz_5fout_5f24mhz',['rcc_clock_setup_in_hse_8mhz_out_24mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c',1,'rcc_clock_setup_in_hse_8mhz_out_24mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c',1,'rcc_clock_setup_in_hse_8mhz_out_24mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f8mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_8mhz_out_72mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844',1,'rcc_clock_setup_in_hse_8mhz_out_72mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844',1,'rcc_clock_setup_in_hse_8mhz_out_72mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f24mhz',['rcc_clock_setup_in_hsi_out_24mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99',1,'rcc_clock_setup_in_hsi_out_24mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99',1,'rcc_clock_setup_in_hsi_out_24mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f48mhz',['rcc_clock_setup_in_hsi_out_48mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2',1,'rcc_clock_setup_in_hsi_out_48mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2',1,'rcc_clock_setup_in_hsi_out_48mhz(void)(Global Namespace)']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f64mhz',['rcc_clock_setup_in_hsi_out_64mhz',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7',1,'rcc_clock_setup_in_hsi_out_64mhz(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7',1,'rcc_clock_setup_in_hsi_out_64mhz(void)(Global Namespace)']]],
  ['rcc_5fconfigure_5fxtal',['rcc_configure_xtal',['../../lm4f/html/group__rcc__defines.html#gad6494301cc49e87210fe3e6234c6698c',1,'rcc_configure_xtal(enum xtal_t xtal)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga2cd8f194ad903834c78212a0eeb05aa4',1,'rcc_configure_xtal(enum xtal_t xtal)(Global Namespace)']]],
  ['rcc_5fcss_5fdisable',['rcc_css_disable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void)(Global Namespace)']]],
  ['rcc_5fcss_5fenable',['rcc_css_enable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void)(Global Namespace)']]],
  ['rcc_5fcss_5fint_5fclear',['rcc_css_int_clear',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void)(Global Namespace)']]],
  ['rcc_5fcss_5fint_5fflag',['rcc_css_int_flag',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void)(Global Namespace)']]],
  ['rcc_5fdisable_5finteral_5fosc',['rcc_disable_interal_osc',['../../lm4f/html/group__rcc__defines.html#ga25df4f03d0154ac5b09b875dad1226e0',1,'rcc_disable_interal_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga25df4f03d0154ac5b09b875dad1226e0',1,'rcc_disable_interal_osc(void)(Global Namespace)']]],
  ['rcc_5fdisable_5fmain_5fosc',['rcc_disable_main_osc',['../../lm4f/html/group__rcc__defines.html#ga5f536734177d63215d1494e6dea715d0',1,'rcc_disable_main_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga5f536734177d63215d1494e6dea715d0',1,'rcc_disable_main_osc(void)(Global Namespace)']]],
  ['rcc_5fenable_5finteral_5fosc',['rcc_enable_interal_osc',['../../lm4f/html/group__rcc__defines.html#ga191546fa4ded6cb6d3c753e0de255464',1,'rcc_enable_interal_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga191546fa4ded6cb6d3c753e0de255464',1,'rcc_enable_interal_osc(void)(Global Namespace)']]],
  ['rcc_5fenable_5fmain_5fosc',['rcc_enable_main_osc',['../../lm4f/html/group__rcc__defines.html#gafc653bc7b616053515e1fd4aeb54f972',1,'rcc_enable_main_osc(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gafc653bc7b616053515e1fd4aeb54f972',1,'rcc_enable_main_osc(void)(Global Namespace)']]],
  ['rcc_5fenable_5frcc2',['rcc_enable_rcc2',['../../lm4f/html/group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9',1,'rcc_enable_rcc2(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9',1,'rcc_enable_rcc2(void)(Global Namespace)']]],
  ['rcc_5fget_5fsystem_5fclock_5ffrequency',['rcc_get_system_clock_frequency',['../../lm4f/html/group__rcc__defines.html#ga14ed842866228082443acad62da172f4',1,'rcc_get_system_clock_frequency(void)(Global Namespace)'],['../../lm4f/html/group__rcc__high__level.html#ga14ed842866228082443acad62da172f4',1,'rcc_get_system_clock_frequency(void)(Global Namespace)']]],
  ['rcc_5fosc_5fbypass_5fdisable',['rcc_osc_bypass_disable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fbypass_5fenable',['rcc_osc_bypass_enable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5foff',['rcc_osc_off',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fon',['rcc_osc_on',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fclear',['rcc_osc_ready_int_clear',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fdisable',['rcc_osc_ready_int_disable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fenable',['rcc_osc_ready_int_enable',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fosc_5fready_5fint_5fflag',['rcc_osc_ready_int_flag',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fpll_5fbypass_5fdisable',['rcc_pll_bypass_disable',['../../lm4f/html/group__rcc__defines.html#gabbbe68ef690e48ae19d4ff04e69cc9c3',1,'rcc_pll_bypass_disable(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gabbbe68ef690e48ae19d4ff04e69cc9c3',1,'rcc_pll_bypass_disable(void)(Global Namespace)']]],
  ['rcc_5fpll_5fbypass_5fenable',['rcc_pll_bypass_enable',['../../lm4f/html/group__rcc__defines.html#ga269054cc63981ae593e6820de2fe76b1',1,'rcc_pll_bypass_enable(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga269054cc63981ae593e6820de2fe76b1',1,'rcc_pll_bypass_enable(void)(Global Namespace)']]],
  ['rcc_5fpll_5foff',['rcc_pll_off',['../../lm4f/html/group__rcc__defines.html#ga31217830e7f538e902e8b157e2715428',1,'rcc_pll_off(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga31217830e7f538e902e8b157e2715428',1,'rcc_pll_off(void)(Global Namespace)']]],
  ['rcc_5fpll_5fon',['rcc_pll_on',['../../lm4f/html/group__rcc__defines.html#gaf58b85261f65604132b67d3567c2b0c3',1,'rcc_pll_on(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gaf58b85261f65604132b67d3567c2b0c3',1,'rcc_pll_on(void)(Global Namespace)']]],
  ['rcc_5fset_5fadcpre',['rcc_set_adcpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56',1,'rcc_set_adcpre(uint32_t adcpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56',1,'rcc_set_adcpre(uint32_t adcpre)(Global Namespace)']]],
  ['rcc_5fset_5fhpre',['rcc_set_hpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre)(Global Namespace)']]],
  ['rcc_5fset_5fmain_5fpll_5fhse',['rcc_set_main_pll_hse',['../../stm32f4/html/group__rcc__file.html#gac9cad56153485b68efc5c3b444beddd4',1,]]],
  ['rcc_5fset_5fmain_5fpll_5fhsi',['rcc_set_main_pll_hsi',['../../stm32f4/html/group__rcc__file.html#gacfad289e21cd0d348cf2a765ce702aff',1,]]],
  ['rcc_5fset_5fmco',['rcc_set_mco',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaccfc4aa94152abb68e0d5ad473adbf53',1,'rcc_set_mco(uint32_t mcosrc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaccfc4aa94152abb68e0d5ad473adbf53',1,'rcc_set_mco(uint32_t mcosrc)(Global Namespace)']]],
  ['rcc_5fset_5fosc_5fsource',['rcc_set_osc_source',['../../lm4f/html/group__rcc__defines.html#ga6acaa4f857ca454c3f90f579091b3246',1,'rcc_set_osc_source(enum osc_src src)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga6acaa4f857ca454c3f90f579091b3246',1,'rcc_set_osc_source(enum osc_src src)(Global Namespace)']]],
  ['rcc_5fset_5fpll2_5fmultiplication_5ffactor',['rcc_set_pll2_multiplication_factor',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga648726dbed9b010d181306103c9eb51c',1,'rcc_set_pll2_multiplication_factor(uint32_t mul)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga648726dbed9b010d181306103c9eb51c',1,'rcc_set_pll2_multiplication_factor(uint32_t mul)(Global Namespace)']]],
  ['rcc_5fset_5fpll3_5fmultiplication_5ffactor',['rcc_set_pll3_multiplication_factor',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga548fdeeacbf0c2199b0851a8c71ff872',1,'rcc_set_pll3_multiplication_factor(uint32_t mul)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga548fdeeacbf0c2199b0851a8c71ff872',1,'rcc_set_pll3_multiplication_factor(uint32_t mul)(Global Namespace)']]],
  ['rcc_5fset_5fpll_5fdivisor',['rcc_set_pll_divisor',['../../lm4f/html/group__rcc__defines.html#ga104041e1468a0fc62d6c584a25859053',1,'rcc_set_pll_divisor(uint8_t div400)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga104041e1468a0fc62d6c584a25859053',1,'rcc_set_pll_divisor(uint8_t div400)(Global Namespace)']]],
  ['rcc_5fset_5fpll_5fmultiplication_5ffactor',['rcc_set_pll_multiplication_factor',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f',1,'rcc_set_pll_multiplication_factor(uint32_t mul)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f',1,'rcc_set_pll_multiplication_factor(uint32_t mul)(Global Namespace)']]],
  ['rcc_5fset_5fpll_5fsource',['rcc_set_pll_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc)(Global Namespace)']]],
  ['rcc_5fset_5fpllxtpre',['rcc_set_pllxtpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b',1,'rcc_set_pllxtpre(uint32_t pllxtpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b',1,'rcc_set_pllxtpre(uint32_t pllxtpre)(Global Namespace)']]],
  ['rcc_5fset_5fppre1',['rcc_set_ppre1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1)(Global Namespace)']]],
  ['rcc_5fset_5fppre2',['rcc_set_ppre2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2)(Global Namespace)']]],
  ['rcc_5fset_5fprediv1',['rcc_set_prediv1',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3002a6fe10a813069b1d13c98c0a6da7',1,'rcc_set_prediv1(uint32_t prediv)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3002a6fe10a813069b1d13c98c0a6da7',1,'rcc_set_prediv1(uint32_t prediv)(Global Namespace)']]],
  ['rcc_5fset_5fprediv1_5fsource',['rcc_set_prediv1_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2ce7e31318695e354e955004c0050a85',1,'rcc_set_prediv1_source(uint32_t rccsrc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2ce7e31318695e354e955004c0050a85',1,'rcc_set_prediv1_source(uint32_t rccsrc)(Global Namespace)']]],
  ['rcc_5fset_5fprediv2',['rcc_set_prediv2',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3a206a5322c1c6f7737654e13a01c6b8',1,'rcc_set_prediv2(uint32_t prediv)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3a206a5322c1c6f7737654e13a01c6b8',1,'rcc_set_prediv2(uint32_t prediv)(Global Namespace)']]],
  ['rcc_5fset_5fpwm_5fdivisor',['rcc_set_pwm_divisor',['../../lm4f/html/group__rcc__defines.html#gad9dea6bb566a5d6079037f41cc3d1c62',1,'rcc_set_pwm_divisor(enum pwm_clkdiv div)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gad9dea6bb566a5d6079037f41cc3d1c62',1,'rcc_set_pwm_divisor(enum pwm_clkdiv div)(Global Namespace)']]],
  ['rcc_5fset_5frtcpre',['rcc_set_rtcpre',['../../stm32f4/html/group__rcc__file.html#ga63aa2b3fb8156ad6b6d2b08d4fe8f12e',1,]]],
  ['rcc_5fset_5fsysclk_5fsource',['rcc_set_sysclk_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk)(Global Namespace)']]],
  ['rcc_5fset_5fusbpre',['rcc_set_usbpre',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#gad434015520b42043657d7478f8308c37',1,'rcc_set_usbpre(uint32_t usbpre)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37',1,'rcc_set_usbpre(uint32_t usbpre)(Global Namespace)']]],
  ['rcc_5fsysclk_5fconfig',['rcc_sysclk_config',['../../lm4f/html/group__rcc__defines.html#ga94e682bdf26bde662afb76403acdd227',1,'rcc_sysclk_config(enum osc_src src, enum xtal_t xtal, uint8_t pll_div400)(Global Namespace)'],['../../lm4f/html/group__rcc__high__level.html#ga94e682bdf26bde662afb76403acdd227',1,'rcc_sysclk_config(enum osc_src src, enum xtal_t xtal, uint8_t pll_div400)(Global Namespace)']]],
  ['rcc_5fsystem_5fclock_5fsource',['rcc_system_clock_source',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void)(Global Namespace)']]],
  ['rcc_5fusb_5fpll_5foff',['rcc_usb_pll_off',['../../lm4f/html/group__rcc__defines.html#ga68c7027c77c2a1a0d6d202e191c1baf5',1,'rcc_usb_pll_off(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga68c7027c77c2a1a0d6d202e191c1baf5',1,'rcc_usb_pll_off(void)(Global Namespace)']]],
  ['rcc_5fusb_5fpll_5fon',['rcc_usb_pll_on',['../../lm4f/html/group__rcc__defines.html#gae31973474f6d00125a57784e84230c86',1,'rcc_usb_pll_on(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#gae31973474f6d00125a57784e84230c86',1,'rcc_usb_pll_on(void)(Global Namespace)']]],
  ['rcc_5fwait_5ffor_5fosc_5fready',['rcc_wait_for_osc_ready',['../../stm32f1/html/group__STM32F1xx__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc)(Global Namespace)'],['../../stm32f1/html/group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc)(Global Namespace)'],['../../stm32f4/html/group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc)(Global Namespace)']]],
  ['rcc_5fwait_5ffor_5fpll_5fready',['rcc_wait_for_pll_ready',['../../lm4f/html/group__rcc__defines.html#ga0f5f3bea5dbfde10760a9cd775951a51',1,'rcc_wait_for_pll_ready(void)(Global Namespace)'],['../../lm4f/html/group__rcc__low__level.html#ga0f5f3bea5dbfde10760a9cd775951a51',1,'rcc_wait_for_pll_ready(void)(Global Namespace)']]],
  ['rcc_5fwait_5ffor_5fsysclk_5fstatus',['rcc_wait_for_sysclk_status',['../../stm32f4/html/group__rcc__file.html#gaa768e6d3787b02f6dc93c8392b879ef7',1,]]],
  ['reset_5fhandler',['reset_handler',['../../cm3/html/group__CM3__nvic__defines.html#gaa13f582a41a6b190667d0ecd9c31072f',1,]]],
  ['rtc_5fclear_5fwakeup_5fflag',['rtc_clear_wakeup_flag',['../../stm32f1/html/group__rtc__defines.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void)(Global Namespace)']]],
  ['rtc_5flock',['rtc_lock',['../../stm32f1/html/group__rtc__defines.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void)(Global Namespace)']]],
  ['rtc_5fset_5fprescaler',['rtc_set_prescaler',['../../stm32f1/html/group__rtc__defines.html#ga7c05857df37f0631153fdb9893df5c00',1,'rtc_set_prescaler(uint32_t sync, uint32_t async)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga7c05857df37f0631153fdb9893df5c00',1,'rtc_set_prescaler(uint32_t sync, uint32_t async)(Global Namespace)']]],
  ['rtc_5fset_5fwakeup_5ftime',['rtc_set_wakeup_time',['../../stm32f1/html/group__rtc__defines.html#gacffca2b1f3a82b3f82923e9ab14f004f',1,'rtc_set_wakeup_time(uint16_t wkup_time, uint8_t rtc_cr_wucksel)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#gacffca2b1f3a82b3f82923e9ab14f004f',1,'rtc_set_wakeup_time(uint16_t wkup_time, uint8_t rtc_cr_wucksel)(Global Namespace)']]],
  ['rtc_5funlock',['rtc_unlock',['../../stm32f1/html/group__rtc__defines.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void)(Global Namespace)']]],
  ['rtc_5fwait_5ffor_5fsynchro',['rtc_wait_for_synchro',['../../stm32f1/html/group__rtc__defines.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void)(Global Namespace)'],['../../stm32f1/html/group__rtc__file.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void)(Global Namespace)']]]
];
