// Seed: 2246792303
module module_0 (
    input wire id_0,
    input tri  id_1,
    input tri1 id_2
    , id_4
);
  assign id_4 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output wand id_4,
    output logic id_5,
    input tri id_6,
    input wor id_7
);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  id_9(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_3),
      .id_4(id_2),
      .id_5(1),
      .id_6($display % 1 == 1'h0),
      .id_7(1'b0),
      .id_8(id_1 == 1),
      .id_9(1)
  );
  always @(id_3) begin : LABEL_0
    id_5 <= 1 == id_7;
  end
  wire id_10;
endmodule
