{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712154374626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712154374626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 10:26:14 2024 " "Processing started: Wed Apr 03 10:26:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712154374626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712154374626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712154374626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712154374762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file component_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 component_test " "Found entity 1: component_test" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_block_r2w1-structural " "Found design unit 1: reg_block_r2w1-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_block_r2w1 " "Found entity 1: reg_block_r2w1" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC_inc-structural " "Found design unit 1: IF_PC_inc-structural" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_inc " "Found entity 1: IF_PC_inc" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_extend_mbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_extend_mbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_extend_mBits-structural " "Found design unit 1: nBit_extend_mBits-structural" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_extend_mBits " "Found entity 1: nBit_extend_mBits" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-structural " "Found design unit 1: mux_2powMBits-structural" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_vars.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_VARS " "Found design unit 1: MIPS_RISK_SingleCycle_VARS" {  } { { "MIPS_RISK_SingleCycle_VARS.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-structural " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-structural" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle-structural " "Found design unit 1: MIPS_RISK_SingleCycle-structural" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle " "Found entity 1: MIPS_RISK_SingleCycle" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Branch-structural " "Found design unit 1: MEM_Branch-structural" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch " "Found entity 1: MEM_Branch" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainControlUnit-Structural " "Found design unit 1: MainControlUnit-Structural" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainControlUnit " "Found entity 1: MainControlUnit" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-Structural " "Found design unit 1: LU_Simple-Structural" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ctrl_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ctrl_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_CTRL_REG-structural " "Found design unit 1: ID_CTRL_REG-structural" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_CTRL_REG " "Found entity 1: ID_CTRL_REG" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_ALU-structural " "Found design unit 1: EX_ALU-structural" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_mux_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit8_mux_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_mux_8Bits-structural " "Found design unit 1: bit8_mux_8Bits-structural" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_mux_8Bits " "Found entity 1: bit8_mux_8Bits" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-structural " "Found design unit 1: ALUControlUnit-structural" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712154374982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "component_test " "Elaborating entity \"component_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712154375139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_CTRL_REG ID_CTRL_REG:inst " "Elaborating entity \"ID_CTRL_REG\" for hierarchy \"ID_CTRL_REG:inst\"" {  } { { "component_test.bdf" "inst" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 248 784 1096 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_type ID_CTRL_REG.vhd(37) " "Verilog HDL or VHDL warning at ID_CTRL_REG.vhd(37): object \"instruction_type\" assigned a value but never read" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712154375155 "|component_test|ID_CTRL_REG:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_RISK_SingleCycle_instruction_breakdown ID_CTRL_REG:inst\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown A:structural " "Elaborating entity \"MIPS_RISK_SingleCycle_instruction_breakdown\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown\"" {  } { { "ID_CTRL_REG.vhd" "inst_breakdown" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainControlUnit ID_CTRL_REG:inst\|MainControlUnit:MainControlUnit_rkjerh A:structural " "Elaborating entity \"MainControlUnit\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|MainControlUnit:MainControlUnit_rkjerh\"" {  } { { "ID_CTRL_REG.vhd" "MainControlUnit_rkjerh" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j MainControlUnit.vhd(19) " "Verilog HDL or VHDL warning at MainControlUnit.vhd(19): object \"j\" assigned a value but never read" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712154375155 "|top_level|ID_CTRL_REG:inst6|MainControlUnit:MainControlUnit_rkjerh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 ID_CTRL_REG:inst\|nBit_mux2:REG_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\"" {  } { { "ID_CTRL_REG.vhd" "REG_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tristate_buffer ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb A:structural " "Elaborating entity \"tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\"" {  } { { "nBit_tristate_buffer.vhd" "\\loop0:0:tsb" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg_block_r2w1 ID_CTRL_REG:inst\|reg_block_r2w1:registers A:structural " "Elaborating entity \"reg_block_r2w1\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\"" {  } { { "ID_CTRL_REG.vhd" "registers" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode\"" {  } { { "registers.vhd" "decode" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg_en ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg A:structural " "Elaborating entity \"nBit_reg_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\"" {  } { { "registers.vhd" "\\loop0:0:reg" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop_en ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\"" {  } { { "nBit_reg_en.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux " "Elaborating entity \"mux2\" for hierarchy \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\"" {  } { { "d_flipflop_en.vhd" "mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master A:structural " "Elaborating entity \"d_latch\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\"" {  } { { "d_flipflop_en.vhd" "master" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\"" {  } { { "registers.vhd" "\\loop1:0:tsb1" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712154375295 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" " "Converted tri-state node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|outp\" into a selector" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1712154375499 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712154375499 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp REG_write_adr_outp\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"REG_write_adr_outp\[2\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712154375641 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp REG_write_adr_outp\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"REG_write_adr_outp\[1\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712154375641 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp REG_write_adr_outp\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"REG_write_adr_outp\[0\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712154375641 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1712154375641 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0 " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712154375641 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0 " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712154375641 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0 " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_decoder:decode\|Equal0\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712154375641 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712154375641 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375672 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1712154375672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "jump GND " "Pin \"jump\" is stuck at GND" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 352 1096 1272 368 "jump" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712154375672 "|component_test|jump"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_op\[5\] GND " "Pin \"ALU_op\[5\]\" is stuck at GND" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 400 1096 1327 416 "ALU_op\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712154375672 "|component_test|ALU_op[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_op\[4\] GND " "Pin \"ALU_op\[4\]\" is stuck at GND" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 400 1096 1327 416 "ALU_op\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712154375672 "|component_test|ALU_op[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_op\[3\] GND " "Pin \"ALU_op\[3\]\" is stuck at GND" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 400 1096 1327 416 "ALU_op\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712154375672 "|component_test|ALU_op[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_op\[2\] GND " "Pin \"ALU_op\[2\]\" is stuck at GND" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 400 1096 1327 416 "ALU_op\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712154375672 "|component_test|ALU_op[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712154375672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712154375728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712154375939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[31\] " "No output dependent on input pin \"instruction\[31\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 320 528 784 336 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|instruction[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[30\] " "No output dependent on input pin \"instruction\[30\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 320 528 784 336 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|instruction[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[25\] " "No output dependent on input pin \"PC_inc\[25\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[24\] " "No output dependent on input pin \"PC_inc\[24\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[23\] " "No output dependent on input pin \"PC_inc\[23\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[22\] " "No output dependent on input pin \"PC_inc\[22\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[21\] " "No output dependent on input pin \"PC_inc\[21\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[20\] " "No output dependent on input pin \"PC_inc\[20\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[19\] " "No output dependent on input pin \"PC_inc\[19\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[18\] " "No output dependent on input pin \"PC_inc\[18\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[17\] " "No output dependent on input pin \"PC_inc\[17\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[16\] " "No output dependent on input pin \"PC_inc\[16\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[15\] " "No output dependent on input pin \"PC_inc\[15\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[14\] " "No output dependent on input pin \"PC_inc\[14\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[13\] " "No output dependent on input pin \"PC_inc\[13\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[12\] " "No output dependent on input pin \"PC_inc\[12\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[11\] " "No output dependent on input pin \"PC_inc\[11\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[10\] " "No output dependent on input pin \"PC_inc\[10\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[9\] " "No output dependent on input pin \"PC_inc\[9\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[8\] " "No output dependent on input pin \"PC_inc\[8\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[7\] " "No output dependent on input pin \"PC_inc\[7\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[6\] " "No output dependent on input pin \"PC_inc\[6\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[5\] " "No output dependent on input pin \"PC_inc\[5\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[4\] " "No output dependent on input pin \"PC_inc\[4\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[3\] " "No output dependent on input pin \"PC_inc\[3\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[2\] " "No output dependent on input pin \"PC_inc\[2\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[1\] " "No output dependent on input pin \"PC_inc\[1\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_inc\[0\] " "No output dependent on input pin \"PC_inc\[0\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 304 552 784 320 "PC_inc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|PC_inc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_write_adr_inp\[2\] " "No output dependent on input pin \"REG_write_adr_inp\[2\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 352 440 784 368 "REG_write_adr_inp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|REG_write_adr_inp[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_write_adr_inp\[1\] " "No output dependent on input pin \"REG_write_adr_inp\[1\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 352 440 784 368 "REG_write_adr_inp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|REG_write_adr_inp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "REG_write_adr_inp\[0\] " "No output dependent on input pin \"REG_write_adr_inp\[0\]\"" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { { 352 440 784 368 "REG_write_adr_inp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712154375986 "|component_test|REG_write_adr_inp[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1712154375986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Implemented 78 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712154375986 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712154375986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712154375986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712154375986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712154376002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 10:26:16 2024 " "Processing ended: Wed Apr 03 10:26:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712154376002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712154376002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712154376002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712154376002 ""}
