// Seed: 1336736748
module module_0 ();
  initial begin : LABEL_0
    id_1 = 1;
  end
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri   id_3,
    output wire  id_4,
    output uwire id_5
    , id_14,
    output tri0  id_6,
    input  tri0  id_7,
    output tri1  id_8,
    input  tri0  id_9,
    output uwire id_10,
    output wire  id_11,
    input  uwire id_12
);
  id_15(
      .id_0(1), .id_1(id_1 == id_11)
  );
  module_0 modCall_1 ();
endmodule
