module part5(KEY0, KEY1, LEDR);
	input KEY0, KEY1

endmodule

module counter (Clock, Reset_n, Q, rollover, k);
	parameter n = 4;
	input reg parameter k;
	
	input Clock, Reset_n;
	output [n-1:0] Q;
	reg [n-1:0] Q;
	
	always @(posedge Clock or negedge Reset_n)
	begin
		if (!Reset_n)
		Q <= 1’d0;
		else
		Q <= Q + 1’b1;
	end
endmodule