<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/csr_regfile.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">   1</a>
<a href="#l-2">   2</a>
<a href="#l-3">   3</a>
<a href="#l-4">   4</a>
<a href="#l-5">   5</a>
<a href="#l-6">   6</a>
<a href="#l-7">   7</a>
<a href="#l-8">   8</a>
<a href="#l-9">   9</a>
<a href="#l-10">  10</a>
<a href="#l-11">  11</a>
<a href="#l-12">  12</a>
<a href="#l-13">  13</a>
<a href="#l-14">  14</a>
<a href="#l-15">  15</a>
<a href="#l-16">  16</a>
<a href="#l-17">  17</a>
<a href="#l-18">  18</a>
<a href="#l-19">  19</a>
<a href="#l-20">  20</a>
<a href="#l-21">  21</a>
<a href="#l-22">  22</a>
<a href="#l-23">  23</a>
<a href="#l-24">  24</a>
<a href="#l-25">  25</a>
<a href="#l-26">  26</a>
<a href="#l-27">  27</a>
<a href="#l-28">  28</a>
<a href="#l-29">  29</a>
<a href="#l-30">  30</a>
<a href="#l-31">  31</a>
<a href="#l-32">  32</a>
<a href="#l-33">  33</a>
<a href="#l-34">  34</a>
<a href="#l-35">  35</a>
<a href="#l-36">  36</a>
<a href="#l-37">  37</a>
<a href="#l-38">  38</a>
<a href="#l-39">  39</a>
<a href="#l-40">  40</a>
<a href="#l-41">  41</a>
<a href="#l-42">  42</a>
<a href="#l-43">  43</a>
<a href="#l-44">  44</a>
<a href="#l-45">  45</a>
<a href="#l-46">  46</a>
<a href="#l-47">  47</a>
<a href="#l-48">  48</a>
<a href="#l-49">  49</a>
<a href="#l-50">  50</a>
<a href="#l-51">  51</a>
<a href="#l-52">  52</a>
<a href="#l-53">  53</a>
<a href="#l-54">  54</a>
<a href="#l-55">  55</a>
<a href="#l-56">  56</a>
<a href="#l-57">  57</a>
<a href="#l-58">  58</a>
<a href="#l-59">  59</a>
<a href="#l-60">  60</a>
<a href="#l-61">  61</a>
<a href="#l-62">  62</a>
<a href="#l-63">  63</a>
<a href="#l-64">  64</a>
<a href="#l-65">  65</a>
<a href="#l-66">  66</a>
<a href="#l-67">  67</a>
<a href="#l-68">  68</a>
<a href="#l-69">  69</a>
<a href="#l-70">  70</a>
<a href="#l-71">  71</a>
<a href="#l-72">  72</a>
<a href="#l-73">  73</a>
<a href="#l-74">  74</a>
<a href="#l-75">  75</a>
<a href="#l-76">  76</a>
<a href="#l-77">  77</a>
<a href="#l-78">  78</a>
<a href="#l-79">  79</a>
<a href="#l-80">  80</a>
<a href="#l-81">  81</a>
<a href="#l-82">  82</a>
<a href="#l-83">  83</a>
<a href="#l-84">  84</a>
<a href="#l-85">  85</a>
<a href="#l-86">  86</a>
<a href="#l-87">  87</a>
<a href="#l-88">  88</a>
<a href="#l-89">  89</a>
<a href="#l-90">  90</a>
<a href="#l-91">  91</a>
<a href="#l-92">  92</a>
<a href="#l-93">  93</a>
<a href="#l-94">  94</a>
<a href="#l-95">  95</a>
<a href="#l-96">  96</a>
<a href="#l-97">  97</a>
<a href="#l-98">  98</a>
<a href="#l-99">  99</a>
<a href="#l-100"> 100</a>
<a href="#l-101"> 101</a>
<a href="#l-102"> 102</a>
<a href="#l-103"> 103</a>
<a href="#l-104"> 104</a>
<a href="#l-105"> 105</a>
<a href="#l-106"> 106</a>
<a href="#l-107"> 107</a>
<a href="#l-108"> 108</a>
<a href="#l-109"> 109</a>
<a href="#l-110"> 110</a>
<a href="#l-111"> 111</a>
<a href="#l-112"> 112</a>
<a href="#l-113"> 113</a>
<a href="#l-114"> 114</a>
<a href="#l-115"> 115</a>
<a href="#l-116"> 116</a>
<a href="#l-117"> 117</a>
<a href="#l-118"> 118</a>
<a href="#l-119"> 119</a>
<a href="#l-120"> 120</a>
<a href="#l-121"> 121</a>
<a href="#l-122"> 122</a>
<a href="#l-123"> 123</a>
<a href="#l-124"> 124</a>
<a href="#l-125"> 125</a>
<a href="#l-126"> 126</a>
<a href="#l-127"> 127</a>
<a href="#l-128"> 128</a>
<a href="#l-129"> 129</a>
<a href="#l-130"> 130</a>
<a href="#l-131"> 131</a>
<a href="#l-132"> 132</a>
<a href="#l-133"> 133</a>
<a href="#l-134"> 134</a>
<a href="#l-135"> 135</a>
<a href="#l-136"> 136</a>
<a href="#l-137"> 137</a>
<a href="#l-138"> 138</a>
<a href="#l-139"> 139</a>
<a href="#l-140"> 140</a>
<a href="#l-141"> 141</a>
<a href="#l-142"> 142</a>
<a href="#l-143"> 143</a>
<a href="#l-144"> 144</a>
<a href="#l-145"> 145</a>
<a href="#l-146"> 146</a>
<a href="#l-147"> 147</a>
<a href="#l-148"> 148</a>
<a href="#l-149"> 149</a>
<a href="#l-150"> 150</a>
<a href="#l-151"> 151</a>
<a href="#l-152"> 152</a>
<a href="#l-153"> 153</a>
<a href="#l-154"> 154</a>
<a href="#l-155"> 155</a>
<a href="#l-156"> 156</a>
<a href="#l-157"> 157</a>
<a href="#l-158"> 158</a>
<a href="#l-159"> 159</a>
<a href="#l-160"> 160</a>
<a href="#l-161"> 161</a>
<a href="#l-162"> 162</a>
<a href="#l-163"> 163</a>
<a href="#l-164"> 164</a>
<a href="#l-165"> 165</a>
<a href="#l-166"> 166</a>
<a href="#l-167"> 167</a>
<a href="#l-168"> 168</a>
<a href="#l-169"> 169</a>
<a href="#l-170"> 170</a>
<a href="#l-171"> 171</a>
<a href="#l-172"> 172</a>
<a href="#l-173"> 173</a>
<a href="#l-174"> 174</a>
<a href="#l-175"> 175</a>
<a href="#l-176"> 176</a>
<a href="#l-177"> 177</a>
<a href="#l-178"> 178</a>
<a href="#l-179"> 179</a>
<a href="#l-180"> 180</a>
<a href="#l-181"> 181</a>
<a href="#l-182"> 182</a>
<a href="#l-183"> 183</a>
<a href="#l-184"> 184</a>
<a href="#l-185"> 185</a>
<a href="#l-186"> 186</a>
<a href="#l-187"> 187</a>
<a href="#l-188"> 188</a>
<a href="#l-189"> 189</a>
<a href="#l-190"> 190</a>
<a href="#l-191"> 191</a>
<a href="#l-192"> 192</a>
<a href="#l-193"> 193</a>
<a href="#l-194"> 194</a>
<a href="#l-195"> 195</a>
<a href="#l-196"> 196</a>
<a href="#l-197"> 197</a>
<a href="#l-198"> 198</a>
<a href="#l-199"> 199</a>
<a href="#l-200"> 200</a>
<a href="#l-201"> 201</a>
<a href="#l-202"> 202</a>
<a href="#l-203"> 203</a>
<a href="#l-204"> 204</a>
<a href="#l-205"> 205</a>
<a href="#l-206"> 206</a>
<a href="#l-207"> 207</a>
<a href="#l-208"> 208</a>
<a href="#l-209"> 209</a>
<a href="#l-210"> 210</a>
<a href="#l-211"> 211</a>
<a href="#l-212"> 212</a>
<a href="#l-213"> 213</a>
<a href="#l-214"> 214</a>
<a href="#l-215"> 215</a>
<a href="#l-216"> 216</a>
<a href="#l-217"> 217</a>
<a href="#l-218"> 218</a>
<a href="#l-219"> 219</a>
<a href="#l-220"> 220</a>
<a href="#l-221"> 221</a>
<a href="#l-222"> 222</a>
<a href="#l-223"> 223</a>
<a href="#l-224"> 224</a>
<a href="#l-225"> 225</a>
<a href="#l-226"> 226</a>
<a href="#l-227"> 227</a>
<a href="#l-228"> 228</a>
<a href="#l-229"> 229</a>
<a href="#l-230"> 230</a>
<a href="#l-231"> 231</a>
<a href="#l-232"> 232</a>
<a href="#l-233"> 233</a>
<a href="#l-234"> 234</a>
<a href="#l-235"> 235</a>
<a href="#l-236"> 236</a>
<a href="#l-237"> 237</a>
<a href="#l-238"> 238</a>
<a href="#l-239"> 239</a>
<a href="#l-240"> 240</a>
<a href="#l-241"> 241</a>
<a href="#l-242"> 242</a>
<a href="#l-243"> 243</a>
<a href="#l-244"> 244</a>
<a href="#l-245"> 245</a>
<a href="#l-246"> 246</a>
<a href="#l-247"> 247</a>
<a href="#l-248"> 248</a>
<a href="#l-249"> 249</a>
<a href="#l-250"> 250</a>
<a href="#l-251"> 251</a>
<a href="#l-252"> 252</a>
<a href="#l-253"> 253</a>
<a href="#l-254"> 254</a>
<a href="#l-255"> 255</a>
<a href="#l-256"> 256</a>
<a href="#l-257"> 257</a>
<a href="#l-258"> 258</a>
<a href="#l-259"> 259</a>
<a href="#l-260"> 260</a>
<a href="#l-261"> 261</a>
<a href="#l-262"> 262</a>
<a href="#l-263"> 263</a>
<a href="#l-264"> 264</a>
<a href="#l-265"> 265</a>
<a href="#l-266"> 266</a>
<a href="#l-267"> 267</a>
<a href="#l-268"> 268</a>
<a href="#l-269"> 269</a>
<a href="#l-270"> 270</a>
<a href="#l-271"> 271</a>
<a href="#l-272"> 272</a>
<a href="#l-273"> 273</a>
<a href="#l-274"> 274</a>
<a href="#l-275"> 275</a>
<a href="#l-276"> 276</a>
<a href="#l-277"> 277</a>
<a href="#l-278"> 278</a>
<a href="#l-279"> 279</a>
<a href="#l-280"> 280</a>
<a href="#l-281"> 281</a>
<a href="#l-282"> 282</a>
<a href="#l-283"> 283</a>
<a href="#l-284"> 284</a>
<a href="#l-285"> 285</a>
<a href="#l-286"> 286</a>
<a href="#l-287"> 287</a>
<a href="#l-288"> 288</a>
<a href="#l-289"> 289</a>
<a href="#l-290"> 290</a>
<a href="#l-291"> 291</a>
<a href="#l-292"> 292</a>
<a href="#l-293"> 293</a>
<a href="#l-294"> 294</a>
<a href="#l-295"> 295</a>
<a href="#l-296"> 296</a>
<a href="#l-297"> 297</a>
<a href="#l-298"> 298</a>
<a href="#l-299"> 299</a>
<a href="#l-300"> 300</a>
<a href="#l-301"> 301</a>
<a href="#l-302"> 302</a>
<a href="#l-303"> 303</a>
<a href="#l-304"> 304</a>
<a href="#l-305"> 305</a>
<a href="#l-306"> 306</a>
<a href="#l-307"> 307</a>
<a href="#l-308"> 308</a>
<a href="#l-309"> 309</a>
<a href="#l-310"> 310</a>
<a href="#l-311"> 311</a>
<a href="#l-312"> 312</a>
<a href="#l-313"> 313</a>
<a href="#l-314"> 314</a>
<a href="#l-315"> 315</a>
<a href="#l-316"> 316</a>
<a href="#l-317"> 317</a>
<a href="#l-318"> 318</a>
<a href="#l-319"> 319</a>
<a href="#l-320"> 320</a>
<a href="#l-321"> 321</a>
<a href="#l-322"> 322</a>
<a href="#l-323"> 323</a>
<a href="#l-324"> 324</a>
<a href="#l-325"> 325</a>
<a href="#l-326"> 326</a>
<a href="#l-327"> 327</a>
<a href="#l-328"> 328</a>
<a href="#l-329"> 329</a>
<a href="#l-330"> 330</a>
<a href="#l-331"> 331</a>
<a href="#l-332"> 332</a>
<a href="#l-333"> 333</a>
<a href="#l-334"> 334</a>
<a href="#l-335"> 335</a>
<a href="#l-336"> 336</a>
<a href="#l-337"> 337</a>
<a href="#l-338"> 338</a>
<a href="#l-339"> 339</a>
<a href="#l-340"> 340</a>
<a href="#l-341"> 341</a>
<a href="#l-342"> 342</a>
<a href="#l-343"> 343</a>
<a href="#l-344"> 344</a>
<a href="#l-345"> 345</a>
<a href="#l-346"> 346</a>
<a href="#l-347"> 347</a>
<a href="#l-348"> 348</a>
<a href="#l-349"> 349</a>
<a href="#l-350"> 350</a>
<a href="#l-351"> 351</a>
<a href="#l-352"> 352</a>
<a href="#l-353"> 353</a>
<a href="#l-354"> 354</a>
<a href="#l-355"> 355</a>
<a href="#l-356"> 356</a>
<a href="#l-357"> 357</a>
<a href="#l-358"> 358</a>
<a href="#l-359"> 359</a>
<a href="#l-360"> 360</a>
<a href="#l-361"> 361</a>
<a href="#l-362"> 362</a>
<a href="#l-363"> 363</a>
<a href="#l-364"> 364</a>
<a href="#l-365"> 365</a>
<a href="#l-366"> 366</a>
<a href="#l-367"> 367</a>
<a href="#l-368"> 368</a>
<a href="#l-369"> 369</a>
<a href="#l-370"> 370</a>
<a href="#l-371"> 371</a>
<a href="#l-372"> 372</a>
<a href="#l-373"> 373</a>
<a href="#l-374"> 374</a>
<a href="#l-375"> 375</a>
<a href="#l-376"> 376</a>
<a href="#l-377"> 377</a>
<a href="#l-378"> 378</a>
<a href="#l-379"> 379</a>
<a href="#l-380"> 380</a>
<a href="#l-381"> 381</a>
<a href="#l-382"> 382</a>
<a href="#l-383"> 383</a>
<a href="#l-384"> 384</a>
<a href="#l-385"> 385</a>
<a href="#l-386"> 386</a>
<a href="#l-387"> 387</a>
<a href="#l-388"> 388</a>
<a href="#l-389"> 389</a>
<a href="#l-390"> 390</a>
<a href="#l-391"> 391</a>
<a href="#l-392"> 392</a>
<a href="#l-393"> 393</a>
<a href="#l-394"> 394</a>
<a href="#l-395"> 395</a>
<a href="#l-396"> 396</a>
<a href="#l-397"> 397</a>
<a href="#l-398"> 398</a>
<a href="#l-399"> 399</a>
<a href="#l-400"> 400</a>
<a href="#l-401"> 401</a>
<a href="#l-402"> 402</a>
<a href="#l-403"> 403</a>
<a href="#l-404"> 404</a>
<a href="#l-405"> 405</a>
<a href="#l-406"> 406</a>
<a href="#l-407"> 407</a>
<a href="#l-408"> 408</a>
<a href="#l-409"> 409</a>
<a href="#l-410"> 410</a>
<a href="#l-411"> 411</a>
<a href="#l-412"> 412</a>
<a href="#l-413"> 413</a>
<a href="#l-414"> 414</a>
<a href="#l-415"> 415</a>
<a href="#l-416"> 416</a>
<a href="#l-417"> 417</a>
<a href="#l-418"> 418</a>
<a href="#l-419"> 419</a>
<a href="#l-420"> 420</a>
<a href="#l-421"> 421</a>
<a href="#l-422"> 422</a>
<a href="#l-423"> 423</a>
<a href="#l-424"> 424</a>
<a href="#l-425"> 425</a>
<a href="#l-426"> 426</a>
<a href="#l-427"> 427</a>
<a href="#l-428"> 428</a>
<a href="#l-429"> 429</a>
<a href="#l-430"> 430</a>
<a href="#l-431"> 431</a>
<a href="#l-432"> 432</a>
<a href="#l-433"> 433</a>
<a href="#l-434"> 434</a>
<a href="#l-435"> 435</a>
<a href="#l-436"> 436</a>
<a href="#l-437"> 437</a>
<a href="#l-438"> 438</a>
<a href="#l-439"> 439</a>
<a href="#l-440"> 440</a>
<a href="#l-441"> 441</a>
<a href="#l-442"> 442</a>
<a href="#l-443"> 443</a>
<a href="#l-444"> 444</a>
<a href="#l-445"> 445</a>
<a href="#l-446"> 446</a>
<a href="#l-447"> 447</a>
<a href="#l-448"> 448</a>
<a href="#l-449"> 449</a>
<a href="#l-450"> 450</a>
<a href="#l-451"> 451</a>
<a href="#l-452"> 452</a>
<a href="#l-453"> 453</a>
<a href="#l-454"> 454</a>
<a href="#l-455"> 455</a>
<a href="#l-456"> 456</a>
<a href="#l-457"> 457</a>
<a href="#l-458"> 458</a>
<a href="#l-459"> 459</a>
<a href="#l-460"> 460</a>
<a href="#l-461"> 461</a>
<a href="#l-462"> 462</a>
<a href="#l-463"> 463</a>
<a href="#l-464"> 464</a>
<a href="#l-465"> 465</a>
<a href="#l-466"> 466</a>
<a href="#l-467"> 467</a>
<a href="#l-468"> 468</a>
<a href="#l-469"> 469</a>
<a href="#l-470"> 470</a>
<a href="#l-471"> 471</a>
<a href="#l-472"> 472</a>
<a href="#l-473"> 473</a>
<a href="#l-474"> 474</a>
<a href="#l-475"> 475</a>
<a href="#l-476"> 476</a>
<a href="#l-477"> 477</a>
<a href="#l-478"> 478</a>
<a href="#l-479"> 479</a>
<a href="#l-480"> 480</a>
<a href="#l-481"> 481</a>
<a href="#l-482"> 482</a>
<a href="#l-483"> 483</a>
<a href="#l-484"> 484</a>
<a href="#l-485"> 485</a>
<a href="#l-486"> 486</a>
<a href="#l-487"> 487</a>
<a href="#l-488"> 488</a>
<a href="#l-489"> 489</a>
<a href="#l-490"> 490</a>
<a href="#l-491"> 491</a>
<a href="#l-492"> 492</a>
<a href="#l-493"> 493</a>
<a href="#l-494"> 494</a>
<a href="#l-495"> 495</a>
<a href="#l-496"> 496</a>
<a href="#l-497"> 497</a>
<a href="#l-498"> 498</a>
<a href="#l-499"> 499</a>
<a href="#l-500"> 500</a>
<a href="#l-501"> 501</a>
<a href="#l-502"> 502</a>
<a href="#l-503"> 503</a>
<a href="#l-504"> 504</a>
<a href="#l-505"> 505</a>
<a href="#l-506"> 506</a>
<a href="#l-507"> 507</a>
<a href="#l-508"> 508</a>
<a href="#l-509"> 509</a>
<a href="#l-510"> 510</a>
<a href="#l-511"> 511</a>
<a href="#l-512"> 512</a>
<a href="#l-513"> 513</a>
<a href="#l-514"> 514</a>
<a href="#l-515"> 515</a>
<a href="#l-516"> 516</a>
<a href="#l-517"> 517</a>
<a href="#l-518"> 518</a>
<a href="#l-519"> 519</a>
<a href="#l-520"> 520</a>
<a href="#l-521"> 521</a>
<a href="#l-522"> 522</a>
<a href="#l-523"> 523</a>
<a href="#l-524"> 524</a>
<a href="#l-525"> 525</a>
<a href="#l-526"> 526</a>
<a href="#l-527"> 527</a>
<a href="#l-528"> 528</a>
<a href="#l-529"> 529</a>
<a href="#l-530"> 530</a>
<a href="#l-531"> 531</a>
<a href="#l-532"> 532</a>
<a href="#l-533"> 533</a>
<a href="#l-534"> 534</a>
<a href="#l-535"> 535</a>
<a href="#l-536"> 536</a>
<a href="#l-537"> 537</a>
<a href="#l-538"> 538</a>
<a href="#l-539"> 539</a>
<a href="#l-540"> 540</a>
<a href="#l-541"> 541</a>
<a href="#l-542"> 542</a>
<a href="#l-543"> 543</a>
<a href="#l-544"> 544</a>
<a href="#l-545"> 545</a>
<a href="#l-546"> 546</a>
<a href="#l-547"> 547</a>
<a href="#l-548"> 548</a>
<a href="#l-549"> 549</a>
<a href="#l-550"> 550</a>
<a href="#l-551"> 551</a>
<a href="#l-552"> 552</a>
<a href="#l-553"> 553</a>
<a href="#l-554"> 554</a>
<a href="#l-555"> 555</a>
<a href="#l-556"> 556</a>
<a href="#l-557"> 557</a>
<a href="#l-558"> 558</a>
<a href="#l-559"> 559</a>
<a href="#l-560"> 560</a>
<a href="#l-561"> 561</a>
<a href="#l-562"> 562</a>
<a href="#l-563"> 563</a>
<a href="#l-564"> 564</a>
<a href="#l-565"> 565</a>
<a href="#l-566"> 566</a>
<a href="#l-567"> 567</a>
<a href="#l-568"> 568</a>
<a href="#l-569"> 569</a>
<a href="#l-570"> 570</a>
<a href="#l-571"> 571</a>
<a href="#l-572"> 572</a>
<a href="#l-573"> 573</a>
<a href="#l-574"> 574</a>
<a href="#l-575"> 575</a>
<a href="#l-576"> 576</a>
<a href="#l-577"> 577</a>
<a href="#l-578"> 578</a>
<a href="#l-579"> 579</a>
<a href="#l-580"> 580</a>
<a href="#l-581"> 581</a>
<a href="#l-582"> 582</a>
<a href="#l-583"> 583</a>
<a href="#l-584"> 584</a>
<a href="#l-585"> 585</a>
<a href="#l-586"> 586</a>
<a href="#l-587"> 587</a>
<a href="#l-588"> 588</a>
<a href="#l-589"> 589</a>
<a href="#l-590"> 590</a>
<a href="#l-591"> 591</a>
<a href="#l-592"> 592</a>
<a href="#l-593"> 593</a>
<a href="#l-594"> 594</a>
<a href="#l-595"> 595</a>
<a href="#l-596"> 596</a>
<a href="#l-597"> 597</a>
<a href="#l-598"> 598</a>
<a href="#l-599"> 599</a>
<a href="#l-600"> 600</a>
<a href="#l-601"> 601</a>
<a href="#l-602"> 602</a>
<a href="#l-603"> 603</a>
<a href="#l-604"> 604</a>
<a href="#l-605"> 605</a>
<a href="#l-606"> 606</a>
<a href="#l-607"> 607</a>
<a href="#l-608"> 608</a>
<a href="#l-609"> 609</a>
<a href="#l-610"> 610</a>
<a href="#l-611"> 611</a>
<a href="#l-612"> 612</a>
<a href="#l-613"> 613</a>
<a href="#l-614"> 614</a>
<a href="#l-615"> 615</a>
<a href="#l-616"> 616</a>
<a href="#l-617"> 617</a>
<a href="#l-618"> 618</a>
<a href="#l-619"> 619</a>
<a href="#l-620"> 620</a>
<a href="#l-621"> 621</a>
<a href="#l-622"> 622</a>
<a href="#l-623"> 623</a>
<a href="#l-624"> 624</a>
<a href="#l-625"> 625</a>
<a href="#l-626"> 626</a>
<a href="#l-627"> 627</a>
<a href="#l-628"> 628</a>
<a href="#l-629"> 629</a>
<a href="#l-630"> 630</a>
<a href="#l-631"> 631</a>
<a href="#l-632"> 632</a>
<a href="#l-633"> 633</a>
<a href="#l-634"> 634</a>
<a href="#l-635"> 635</a>
<a href="#l-636"> 636</a>
<a href="#l-637"> 637</a>
<a href="#l-638"> 638</a>
<a href="#l-639"> 639</a>
<a href="#l-640"> 640</a>
<a href="#l-641"> 641</a>
<a href="#l-642"> 642</a>
<a href="#l-643"> 643</a>
<a href="#l-644"> 644</a>
<a href="#l-645"> 645</a>
<a href="#l-646"> 646</a>
<a href="#l-647"> 647</a>
<a href="#l-648"> 648</a>
<a href="#l-649"> 649</a>
<a href="#l-650"> 650</a>
<a href="#l-651"> 651</a>
<a href="#l-652"> 652</a>
<a href="#l-653"> 653</a>
<a href="#l-654"> 654</a>
<a href="#l-655"> 655</a>
<a href="#l-656"> 656</a>
<a href="#l-657"> 657</a>
<a href="#l-658"> 658</a>
<a href="#l-659"> 659</a>
<a href="#l-660"> 660</a>
<a href="#l-661"> 661</a>
<a href="#l-662"> 662</a>
<a href="#l-663"> 663</a>
<a href="#l-664"> 664</a>
<a href="#l-665"> 665</a>
<a href="#l-666"> 666</a>
<a href="#l-667"> 667</a>
<a href="#l-668"> 668</a>
<a href="#l-669"> 669</a>
<a href="#l-670"> 670</a>
<a href="#l-671"> 671</a>
<a href="#l-672"> 672</a>
<a href="#l-673"> 673</a>
<a href="#l-674"> 674</a>
<a href="#l-675"> 675</a>
<a href="#l-676"> 676</a>
<a href="#l-677"> 677</a>
<a href="#l-678"> 678</a>
<a href="#l-679"> 679</a>
<a href="#l-680"> 680</a>
<a href="#l-681"> 681</a>
<a href="#l-682"> 682</a>
<a href="#l-683"> 683</a>
<a href="#l-684"> 684</a>
<a href="#l-685"> 685</a>
<a href="#l-686"> 686</a>
<a href="#l-687"> 687</a>
<a href="#l-688"> 688</a>
<a href="#l-689"> 689</a>
<a href="#l-690"> 690</a>
<a href="#l-691"> 691</a>
<a href="#l-692"> 692</a>
<a href="#l-693"> 693</a>
<a href="#l-694"> 694</a>
<a href="#l-695"> 695</a>
<a href="#l-696"> 696</a>
<a href="#l-697"> 697</a>
<a href="#l-698"> 698</a>
<a href="#l-699"> 699</a>
<a href="#l-700"> 700</a>
<a href="#l-701"> 701</a>
<a href="#l-702"> 702</a>
<a href="#l-703"> 703</a>
<a href="#l-704"> 704</a>
<a href="#l-705"> 705</a>
<a href="#l-706"> 706</a>
<a href="#l-707"> 707</a>
<a href="#l-708"> 708</a>
<a href="#l-709"> 709</a>
<a href="#l-710"> 710</a>
<a href="#l-711"> 711</a>
<a href="#l-712"> 712</a>
<a href="#l-713"> 713</a>
<a href="#l-714"> 714</a>
<a href="#l-715"> 715</a>
<a href="#l-716"> 716</a>
<a href="#l-717"> 717</a>
<a href="#l-718"> 718</a>
<a href="#l-719"> 719</a>
<a href="#l-720"> 720</a>
<a href="#l-721"> 721</a>
<a href="#l-722"> 722</a>
<a href="#l-723"> 723</a>
<a href="#l-724"> 724</a>
<a href="#l-725"> 725</a>
<a href="#l-726"> 726</a>
<a href="#l-727"> 727</a>
<a href="#l-728"> 728</a>
<a href="#l-729"> 729</a>
<a href="#l-730"> 730</a>
<a href="#l-731"> 731</a>
<a href="#l-732"> 732</a>
<a href="#l-733"> 733</a>
<a href="#l-734"> 734</a>
<a href="#l-735"> 735</a>
<a href="#l-736"> 736</a>
<a href="#l-737"> 737</a>
<a href="#l-738"> 738</a>
<a href="#l-739"> 739</a>
<a href="#l-740"> 740</a>
<a href="#l-741"> 741</a>
<a href="#l-742"> 742</a>
<a href="#l-743"> 743</a>
<a href="#l-744"> 744</a>
<a href="#l-745"> 745</a>
<a href="#l-746"> 746</a>
<a href="#l-747"> 747</a>
<a href="#l-748"> 748</a>
<a href="#l-749"> 749</a>
<a href="#l-750"> 750</a>
<a href="#l-751"> 751</a>
<a href="#l-752"> 752</a>
<a href="#l-753"> 753</a>
<a href="#l-754"> 754</a>
<a href="#l-755"> 755</a>
<a href="#l-756"> 756</a>
<a href="#l-757"> 757</a>
<a href="#l-758"> 758</a>
<a href="#l-759"> 759</a>
<a href="#l-760"> 760</a>
<a href="#l-761"> 761</a>
<a href="#l-762"> 762</a>
<a href="#l-763"> 763</a>
<a href="#l-764"> 764</a>
<a href="#l-765"> 765</a>
<a href="#l-766"> 766</a>
<a href="#l-767"> 767</a>
<a href="#l-768"> 768</a>
<a href="#l-769"> 769</a>
<a href="#l-770"> 770</a>
<a href="#l-771"> 771</a>
<a href="#l-772"> 772</a>
<a href="#l-773"> 773</a>
<a href="#l-774"> 774</a>
<a href="#l-775"> 775</a>
<a href="#l-776"> 776</a>
<a href="#l-777"> 777</a>
<a href="#l-778"> 778</a>
<a href="#l-779"> 779</a>
<a href="#l-780"> 780</a>
<a href="#l-781"> 781</a>
<a href="#l-782"> 782</a>
<a href="#l-783"> 783</a>
<a href="#l-784"> 784</a>
<a href="#l-785"> 785</a>
<a href="#l-786"> 786</a>
<a href="#l-787"> 787</a>
<a href="#l-788"> 788</a>
<a href="#l-789"> 789</a>
<a href="#l-790"> 790</a>
<a href="#l-791"> 791</a>
<a href="#l-792"> 792</a>
<a href="#l-793"> 793</a>
<a href="#l-794"> 794</a>
<a href="#l-795"> 795</a>
<a href="#l-796"> 796</a>
<a href="#l-797"> 797</a>
<a href="#l-798"> 798</a>
<a href="#l-799"> 799</a>
<a href="#l-800"> 800</a>
<a href="#l-801"> 801</a>
<a href="#l-802"> 802</a>
<a href="#l-803"> 803</a>
<a href="#l-804"> 804</a>
<a href="#l-805"> 805</a>
<a href="#l-806"> 806</a>
<a href="#l-807"> 807</a>
<a href="#l-808"> 808</a>
<a href="#l-809"> 809</a>
<a href="#l-810"> 810</a>
<a href="#l-811"> 811</a>
<a href="#l-812"> 812</a>
<a href="#l-813"> 813</a>
<a href="#l-814"> 814</a>
<a href="#l-815"> 815</a>
<a href="#l-816"> 816</a>
<a href="#l-817"> 817</a>
<a href="#l-818"> 818</a>
<a href="#l-819"> 819</a>
<a href="#l-820"> 820</a>
<a href="#l-821"> 821</a>
<a href="#l-822"> 822</a>
<a href="#l-823"> 823</a>
<a href="#l-824"> 824</a>
<a href="#l-825"> 825</a>
<a href="#l-826"> 826</a>
<a href="#l-827"> 827</a>
<a href="#l-828"> 828</a>
<a href="#l-829"> 829</a>
<a href="#l-830"> 830</a>
<a href="#l-831"> 831</a>
<a href="#l-832"> 832</a>
<a href="#l-833"> 833</a>
<a href="#l-834"> 834</a>
<a href="#l-835"> 835</a>
<a href="#l-836"> 836</a>
<a href="#l-837"> 837</a>
<a href="#l-838"> 838</a>
<a href="#l-839"> 839</a>
<a href="#l-840"> 840</a>
<a href="#l-841"> 841</a>
<a href="#l-842"> 842</a>
<a href="#l-843"> 843</a>
<a href="#l-844"> 844</a>
<a href="#l-845"> 845</a>
<a href="#l-846"> 846</a>
<a href="#l-847"> 847</a>
<a href="#l-848"> 848</a>
<a href="#l-849"> 849</a>
<a href="#l-850"> 850</a>
<a href="#l-851"> 851</a>
<a href="#l-852"> 852</a>
<a href="#l-853"> 853</a>
<a href="#l-854"> 854</a>
<a href="#l-855"> 855</a>
<a href="#l-856"> 856</a>
<a href="#l-857"> 857</a>
<a href="#l-858"> 858</a>
<a href="#l-859"> 859</a>
<a href="#l-860"> 860</a>
<a href="#l-861"> 861</a>
<a href="#l-862"> 862</a>
<a href="#l-863"> 863</a>
<a href="#l-864"> 864</a>
<a href="#l-865"> 865</a>
<a href="#l-866"> 866</a>
<a href="#l-867"> 867</a>
<a href="#l-868"> 868</a>
<a href="#l-869"> 869</a>
<a href="#l-870"> 870</a>
<a href="#l-871"> 871</a>
<a href="#l-872"> 872</a>
<a href="#l-873"> 873</a>
<a href="#l-874"> 874</a>
<a href="#l-875"> 875</a>
<a href="#l-876"> 876</a>
<a href="#l-877"> 877</a>
<a href="#l-878"> 878</a>
<a href="#l-879"> 879</a>
<a href="#l-880"> 880</a>
<a href="#l-881"> 881</a>
<a href="#l-882"> 882</a>
<a href="#l-883"> 883</a>
<a href="#l-884"> 884</a>
<a href="#l-885"> 885</a>
<a href="#l-886"> 886</a>
<a href="#l-887"> 887</a>
<a href="#l-888"> 888</a>
<a href="#l-889"> 889</a>
<a href="#l-890"> 890</a>
<a href="#l-891"> 891</a>
<a href="#l-892"> 892</a>
<a href="#l-893"> 893</a>
<a href="#l-894"> 894</a>
<a href="#l-895"> 895</a>
<a href="#l-896"> 896</a>
<a href="#l-897"> 897</a>
<a href="#l-898"> 898</a>
<a href="#l-899"> 899</a>
<a href="#l-900"> 900</a>
<a href="#l-901"> 901</a>
<a href="#l-902"> 902</a>
<a href="#l-903"> 903</a>
<a href="#l-904"> 904</a>
<a href="#l-905"> 905</a>
<a href="#l-906"> 906</a>
<a href="#l-907"> 907</a>
<a href="#l-908"> 908</a>
<a href="#l-909"> 909</a>
<a href="#l-910"> 910</a>
<a href="#l-911"> 911</a>
<a href="#l-912"> 912</a>
<a href="#l-913"> 913</a>
<a href="#l-914"> 914</a>
<a href="#l-915"> 915</a>
<a href="#l-916"> 916</a>
<a href="#l-917"> 917</a>
<a href="#l-918"> 918</a>
<a href="#l-919"> 919</a>
<a href="#l-920"> 920</a>
<a href="#l-921"> 921</a>
<a href="#l-922"> 922</a>
<a href="#l-923"> 923</a>
<a href="#l-924"> 924</a>
<a href="#l-925"> 925</a>
<a href="#l-926"> 926</a>
<a href="#l-927"> 927</a>
<a href="#l-928"> 928</a>
<a href="#l-929"> 929</a>
<a href="#l-930"> 930</a>
<a href="#l-931"> 931</a>
<a href="#l-932"> 932</a>
<a href="#l-933"> 933</a>
<a href="#l-934"> 934</a>
<a href="#l-935"> 935</a>
<a href="#l-936"> 936</a>
<a href="#l-937"> 937</a>
<a href="#l-938"> 938</a>
<a href="#l-939"> 939</a>
<a href="#l-940"> 940</a>
<a href="#l-941"> 941</a>
<a href="#l-942"> 942</a>
<a href="#l-943"> 943</a>
<a href="#l-944"> 944</a>
<a href="#l-945"> 945</a>
<a href="#l-946"> 946</a>
<a href="#l-947"> 947</a>
<a href="#l-948"> 948</a>
<a href="#l-949"> 949</a>
<a href="#l-950"> 950</a>
<a href="#l-951"> 951</a>
<a href="#l-952"> 952</a>
<a href="#l-953"> 953</a>
<a href="#l-954"> 954</a>
<a href="#l-955"> 955</a>
<a href="#l-956"> 956</a>
<a href="#l-957"> 957</a>
<a href="#l-958"> 958</a>
<a href="#l-959"> 959</a>
<a href="#l-960"> 960</a>
<a href="#l-961"> 961</a>
<a href="#l-962"> 962</a>
<a href="#l-963"> 963</a>
<a href="#l-964"> 964</a>
<a href="#l-965"> 965</a>
<a href="#l-966"> 966</a>
<a href="#l-967"> 967</a>
<a href="#l-968"> 968</a>
<a href="#l-969"> 969</a>
<a href="#l-970"> 970</a>
<a href="#l-971"> 971</a>
<a href="#l-972"> 972</a>
<a href="#l-973"> 973</a>
<a href="#l-974"> 974</a>
<a href="#l-975"> 975</a>
<a href="#l-976"> 976</a>
<a href="#l-977"> 977</a>
<a href="#l-978"> 978</a>
<a href="#l-979"> 979</a>
<a href="#l-980"> 980</a>
<a href="#l-981"> 981</a>
<a href="#l-982"> 982</a>
<a href="#l-983"> 983</a>
<a href="#l-984"> 984</a>
<a href="#l-985"> 985</a>
<a href="#l-986"> 986</a>
<a href="#l-987"> 987</a>
<a href="#l-988"> 988</a>
<a href="#l-989"> 989</a>
<a href="#l-990"> 990</a>
<a href="#l-991"> 991</a>
<a href="#l-992"> 992</a>
<a href="#l-993"> 993</a>
<a href="#l-994"> 994</a>
<a href="#l-995"> 995</a>
<a href="#l-996"> 996</a>
<a href="#l-997"> 997</a>
<a href="#l-998"> 998</a>
<a href="#l-999"> 999</a>
<a href="#l-1000">1000</a>
<a href="#l-1001">1001</a>
<a href="#l-1002">1002</a>
<a href="#l-1003">1003</a>
<a href="#l-1004">1004</a>
<a href="#l-1005">1005</a>
<a href="#l-1006">1006</a>
<a href="#l-1007">1007</a>
<a href="#l-1008">1008</a>
<a href="#l-1009">1009</a>
<a href="#l-1010">1010</a>
<a href="#l-1011">1011</a>
<a href="#l-1012">1012</a>
<a href="#l-1013">1013</a>
<a href="#l-1014">1014</a>
<a href="#l-1015">1015</a>
<a href="#l-1016">1016</a>
<a href="#l-1017">1017</a>
<a href="#l-1018">1018</a>
<a href="#l-1019">1019</a>
<a href="#l-1020">1020</a>
<a href="#l-1021">1021</a>
<a href="#l-1022">1022</a>
<a href="#l-1023">1023</a>
<a href="#l-1024">1024</a>
<a href="#l-1025">1025</a>
<a href="#l-1026">1026</a>
<a href="#l-1027">1027</a>
<a href="#l-1028">1028</a>
<a href="#l-1029">1029</a>
<a href="#l-1030">1030</a>
<a href="#l-1031">1031</a>
<a href="#l-1032">1032</a>
<a href="#l-1033">1033</a>
<a href="#l-1034">1034</a>
<a href="#l-1035">1035</a>
<a href="#l-1036">1036</a>
<a href="#l-1037">1037</a>
<a href="#l-1038">1038</a>
<a href="#l-1039">1039</a>
<a href="#l-1040">1040</a>
<a href="#l-1041">1041</a>
<a href="#l-1042">1042</a>
<a href="#l-1043">1043</a>
<a href="#l-1044">1044</a>
<a href="#l-1045">1045</a>
<a href="#l-1046">1046</a>
<a href="#l-1047">1047</a>
<a href="#l-1048">1048</a>
<a href="#l-1049">1049</a>
<a href="#l-1050">1050</a>
<a href="#l-1051">1051</a>
<a href="#l-1052">1052</a>
<a href="#l-1053">1053</a>
<a href="#l-1054">1054</a>
<a href="#l-1055">1055</a>
<a href="#l-1056">1056</a>
<a href="#l-1057">1057</a>
<a href="#l-1058">1058</a>
<a href="#l-1059">1059</a>
<a href="#l-1060">1060</a>
<a href="#l-1061">1061</a>
<a href="#l-1062">1062</a>
<a href="#l-1063">1063</a>
<a href="#l-1064">1064</a>
<a href="#l-1065">1065</a>
<a href="#l-1066">1066</a>
<a href="#l-1067">1067</a>
<a href="#l-1068">1068</a>
<a href="#l-1069">1069</a>
<a href="#l-1070">1070</a>
<a href="#l-1071">1071</a>
<a href="#l-1072">1072</a>
<a href="#l-1073">1073</a>
<a href="#l-1074">1074</a>
<a href="#l-1075">1075</a>
<a href="#l-1076">1076</a>
<a href="#l-1077">1077</a>
<a href="#l-1078">1078</a>
<a href="#l-1079">1079</a>
<a href="#l-1080">1080</a>
<a href="#l-1081">1081</a>
<a href="#l-1082">1082</a>
<a href="#l-1083">1083</a>
<a href="#l-1084">1084</a>
<a href="#l-1085">1085</a>
<a href="#l-1086">1086</a>
<a href="#l-1087">1087</a>
<a href="#l-1088">1088</a>
<a href="#l-1089">1089</a>
<a href="#l-1090">1090</a>
<a href="#l-1091">1091</a>
<a href="#l-1092">1092</a>
<a href="#l-1093">1093</a>
<a href="#l-1094">1094</a>
<a href="#l-1095">1095</a>
<a href="#l-1096">1096</a>
<a href="#l-1097">1097</a>
<a href="#l-1098">1098</a>
<a href="#l-1099">1099</a>
<a href="#l-1100">1100</a>
<a href="#l-1101">1101</a>
<a href="#l-1102">1102</a>
<a href="#l-1103">1103</a>
<a href="#l-1104">1104</a>
<a href="#l-1105">1105</a>
<a href="#l-1106">1106</a>
<a href="#l-1107">1107</a>
<a href="#l-1108">1108</a>
<a href="#l-1109">1109</a>
<a href="#l-1110">1110</a>
<a href="#l-1111">1111</a>
<a href="#l-1112">1112</a>
<a href="#l-1113">1113</a>
<a href="#l-1114">1114</a>
<a href="#l-1115">1115</a>
<a href="#l-1116">1116</a>
<a href="#l-1117">1117</a>
<a href="#l-1118">1118</a>
<a href="#l-1119">1119</a>
<a href="#l-1120">1120</a>
<a href="#l-1121">1121</a>
<a href="#l-1122">1122</a>
<a href="#l-1123">1123</a>
<a href="#l-1124">1124</a>
<a href="#l-1125">1125</a>
<a href="#l-1126">1126</a>
<a href="#l-1127">1127</a>
<a href="#l-1128">1128</a>
<a href="#l-1129">1129</a>
<a href="#l-1130">1130</a>
<a href="#l-1131">1131</a>
<a href="#l-1132">1132</a>
<a href="#l-1133">1133</a>
<a href="#l-1134">1134</a>
<a href="#l-1135">1135</a>
<a href="#l-1136">1136</a>
<a href="#l-1137">1137</a>
<a href="#l-1138">1138</a>
<a href="#l-1139">1139</a>
<a href="#l-1140">1140</a>
<a href="#l-1141">1141</a>
<a href="#l-1142">1142</a>
<a href="#l-1143">1143</a>
<a href="#l-1144">1144</a>
<a href="#l-1145">1145</a>
<a href="#l-1146">1146</a>
<a href="#l-1147">1147</a>
<a href="#l-1148">1148</a>
<a href="#l-1149">1149</a>
<a href="#l-1150">1150</a>
<a href="#l-1151">1151</a>
<a href="#l-1152">1152</a>
<a href="#l-1153">1153</a>
<a href="#l-1154">1154</a>
<a href="#l-1155">1155</a>
<a href="#l-1156">1156</a>
<a href="#l-1157">1157</a>
<a href="#l-1158">1158</a>
<a href="#l-1159">1159</a>
<a href="#l-1160">1160</a>
<a href="#l-1161">1161</a>
<a href="#l-1162">1162</a>
<a href="#l-1163">1163</a>
<a href="#l-1164">1164</a>
<a href="#l-1165">1165</a>
<a href="#l-1166">1166</a>
<a href="#l-1167">1167</a>
<a href="#l-1168">1168</a>
<a href="#l-1169">1169</a>
<a href="#l-1170">1170</a>
<a href="#l-1171">1171</a>
<a href="#l-1172">1172</a>
<a href="#l-1173">1173</a>
<a href="#l-1174">1174</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Florian Zaruba, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Date: 05.05.2017</span>
<a name="l-13"></a><span class="c1">// Description: CSR Register File as specified by RISC-V</span>
<a name="l-14"></a>
<a name="l-15"></a>
<a name="l-16"></a><span class="k">module</span> <span class="n">csr_regfile</span> <span class="k">import</span> <span class="n">ariane_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">#(</span>
<a name="l-17"></a>    <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DmBaseAddress</span>   <span class="o">=</span> <span class="mh">64&#39;h0</span><span class="p">,</span> <span class="c1">// debug module base address</span>
<a name="l-18"></a>    <span class="k">parameter</span> <span class="kt">int</span>          <span class="n">AsidWidth</span>       <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<a name="l-19"></a>    <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">NrCommitPorts</span>   <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<a name="l-20"></a>    <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">NrPMPEntries</span>    <span class="o">=</span> <span class="mi">8</span>
<a name="l-21"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-22"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">clk_i</span><span class="p">,</span>                      <span class="c1">// Clock</span>
<a name="l-23"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">rst_ni</span><span class="p">,</span>                     <span class="c1">// Asynchronous reset active low</span>
<a name="l-24"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">time_irq_i</span><span class="p">,</span>                 <span class="c1">// Timer threw a interrupt</span>
<a name="l-25"></a>    <span class="c1">// send a flush request out if a CSR with a side effect has changed (e.g. written)</span>
<a name="l-26"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">flush_o</span><span class="p">,</span>
<a name="l-27"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">halt_csr_o</span><span class="p">,</span>                 <span class="c1">// halt requested</span>
<a name="l-28"></a>    <span class="c1">// commit acknowledge</span>
<a name="l-29"></a>    <span class="k">input</span>  <span class="n">scoreboard_entry_t</span> <span class="p">[</span><span class="n">NrCommitPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">commit_instr_i</span><span class="p">,</span> <span class="c1">// the instruction we want to commit</span>
<a name="l-30"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NrCommitPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>              <span class="n">commit_ack_i</span><span class="p">,</span>   <span class="c1">// Commit acknowledged a instruction -&gt; increase instret CSR</span>
<a name="l-31"></a>    <span class="c1">// Core and Cluster ID</span>
<a name="l-32"></a>    <span class="k">input</span>  <span class="kt">logic</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">boot_addr_i</span><span class="p">,</span>                <span class="c1">// Address from which to start booting, mtvec is set to the same address</span>
<a name="l-33"></a>    <span class="k">input</span>  <span class="kt">logic</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">hart_id_i</span><span class="p">,</span>                  <span class="c1">// Hart id in a multicore environment (reflected in a CSR)</span>
<a name="l-34"></a>    <span class="c1">// we are taking an exception</span>
<a name="l-35"></a>    <span class="k">input</span> <span class="n">exception_t</span>             <span class="n">ex_i</span><span class="p">,</span>                       <span class="c1">// We&#39;ve got an exception from the commit stage, take it</span>
<a name="l-36"></a>
<a name="l-37"></a>    <span class="k">input</span>  <span class="n">fu_op</span>                  <span class="n">csr_op_i</span><span class="p">,</span>                   <span class="c1">// Operation to perform on the CSR file</span>
<a name="l-38"></a>    <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>          <span class="n">csr_addr_i</span><span class="p">,</span>                 <span class="c1">// Address of the register to read/write</span>
<a name="l-39"></a>    <span class="k">input</span>  <span class="kt">logic</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">csr_wdata_i</span><span class="p">,</span>                <span class="c1">// Write data in</span>
<a name="l-40"></a>    <span class="k">output</span> <span class="kt">logic</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">csr_rdata_o</span><span class="p">,</span>                <span class="c1">// Read data out</span>
<a name="l-41"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">dirty_fp_state_i</span><span class="p">,</span>           <span class="c1">// Mark the FP sate as dirty</span>
<a name="l-42"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">csr_write_fflags_i</span><span class="p">,</span>         <span class="c1">// Write fflags register e.g.: we are retiring a floating point instruction</span>
<a name="l-43"></a>    <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">pc_i</span><span class="p">,</span>                    <span class="c1">// PC of instruction accessing the CSR</span>
<a name="l-44"></a>    <span class="k">output</span> <span class="n">exception_t</span>            <span class="n">csr_exception_o</span><span class="p">,</span>            <span class="c1">// attempts to access a CSR without appropriate privilege</span>
<a name="l-45"></a>                                                              <span class="c1">// level or to write  a read-only register also</span>
<a name="l-46"></a>                                                              <span class="c1">// raises illegal instruction exceptions.</span>
<a name="l-47"></a>    <span class="c1">// Interrupts/Exceptions</span>
<a name="l-48"></a>    <span class="k">output</span> <span class="kt">logic</span>  <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">epc_o</span><span class="p">,</span>                    <span class="c1">// Output the exception PC to PC Gen, the correct CSR (mepc, sepc) is set accordingly</span>
<a name="l-49"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">eret_o</span><span class="p">,</span>                     <span class="c1">// Return from exception, set the PC of epc_o</span>
<a name="l-50"></a>    <span class="k">output</span> <span class="kt">logic</span>  <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">trap_vector_base_o</span><span class="p">,</span>       <span class="c1">// Output base of exception vector, correct CSR is output (mtvec, stvec)</span>
<a name="l-51"></a>    <span class="k">output</span> <span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span>      <span class="n">priv_lvl_o</span><span class="p">,</span>                 <span class="c1">// Current privilege level the CPU is in</span>
<a name="l-52"></a>    <span class="c1">// FPU</span>
<a name="l-53"></a>    <span class="k">output</span> <span class="n">riscv</span><span class="o">::</span><span class="n">xs_t</span>            <span class="n">fs_o</span><span class="p">,</span>                       <span class="c1">// Floating point extension status</span>
<a name="l-54"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">fflags_o</span><span class="p">,</span>                   <span class="c1">// Floating-Point Accured Exceptions</span>
<a name="l-55"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">frm_o</span><span class="p">,</span>                      <span class="c1">// Floating-Point Dynamic Rounding Mode</span>
<a name="l-56"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">fprec_o</span><span class="p">,</span>                    <span class="c1">// Floating-Point Precision Control</span>
<a name="l-57"></a>    <span class="c1">// Decoder</span>
<a name="l-58"></a>    <span class="k">output</span> <span class="n">irq_ctrl_t</span>             <span class="n">irq_ctrl_o</span><span class="p">,</span>                 <span class="c1">// interrupt management to id stage</span>
<a name="l-59"></a>    <span class="c1">// MMU</span>
<a name="l-60"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">en_translation_o</span><span class="p">,</span>           <span class="c1">// enable VA translation</span>
<a name="l-61"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">en_ld_st_translation_o</span><span class="p">,</span>     <span class="c1">// enable VA translation for load and stores</span>
<a name="l-62"></a>    <span class="k">output</span> <span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span>      <span class="n">ld_st_priv_lvl_o</span><span class="p">,</span>           <span class="c1">// Privilege level at which load and stores should happen</span>
<a name="l-63"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">sum_o</span><span class="p">,</span>
<a name="l-64"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">mxr_o</span><span class="p">,</span>
<a name="l-65"></a>    <span class="k">output</span> <span class="kt">logic</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PPNW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">satp_ppn_o</span><span class="p">,</span>
<a name="l-66"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">AsidWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">asid_o</span><span class="p">,</span>
<a name="l-67"></a>    <span class="c1">// external interrupts</span>
<a name="l-68"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">irq_i</span><span class="p">,</span>                      <span class="c1">// external interrupt in</span>
<a name="l-69"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">ipi_i</span><span class="p">,</span>                      <span class="c1">// inter processor interrupt -&gt; connected to machine mode sw</span>
<a name="l-70"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">debug_req_i</span><span class="p">,</span>                <span class="c1">// debug request in</span>
<a name="l-71"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">set_debug_pc_o</span><span class="p">,</span>
<a name="l-72"></a>    <span class="c1">// Virtualization Support</span>
<a name="l-73"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">tvm_o</span><span class="p">,</span>                      <span class="c1">// trap virtual memory</span>
<a name="l-74"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">tw_o</span><span class="p">,</span>                       <span class="c1">// timeout wait</span>
<a name="l-75"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">tsr_o</span><span class="p">,</span>                      <span class="c1">// trap sret</span>
<a name="l-76"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">debug_mode_o</span><span class="p">,</span>               <span class="c1">// we are in debug mode -&gt; that will change some decoding</span>
<a name="l-77"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">single_step_o</span><span class="p">,</span>              <span class="c1">// we are in single-step mode</span>
<a name="l-78"></a>    <span class="c1">// Caches</span>
<a name="l-79"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">icache_en_o</span><span class="p">,</span>                <span class="c1">// L1 ICache Enable</span>
<a name="l-80"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">dcache_en_o</span><span class="p">,</span>                <span class="c1">// L1 DCache Enable</span>
<a name="l-81"></a>    <span class="c1">// Performance Counter</span>
<a name="l-82"></a>    <span class="k">output</span> <span class="kt">logic</span>  <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">perf_addr_o</span><span class="p">,</span>                <span class="c1">// read/write address to performance counter module (up to 29 aux counters possible in riscv encoding.h)</span>
<a name="l-83"></a>    <span class="k">output</span> <span class="kt">logic</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">perf_data_o</span><span class="p">,</span>                <span class="c1">// write data to performance counter module</span>
<a name="l-84"></a>    <span class="k">input</span>  <span class="kt">logic</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">perf_data_i</span><span class="p">,</span>                <span class="c1">// read data from performance counter module</span>
<a name="l-85"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">perf_we_o</span><span class="p">,</span>
<a name="l-86"></a>    <span class="c1">// PMPs</span>
<a name="l-87"></a>    <span class="k">output</span> <span class="n">riscv</span><span class="o">::</span><span class="n">pmpcfg_t</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">pmpcfg_o</span><span class="p">,</span>   <span class="c1">// PMP configuration containing pmpcfg for max 16 PMPs</span>
<a name="l-88"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">53</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">pmpaddr_o</span>   <span class="c1">// PMP addresses</span>
<a name="l-89"></a><span class="p">);</span>
<a name="l-90"></a>    <span class="c1">// internal signal to keep track of access exceptions</span>
<a name="l-91"></a>    <span class="kt">logic</span>        <span class="n">read_access_exception</span><span class="p">,</span> <span class="n">update_access_exception</span><span class="p">,</span> <span class="n">privilege_violation</span><span class="p">;</span>
<a name="l-92"></a>    <span class="kt">logic</span>        <span class="n">csr_we</span><span class="p">,</span> <span class="n">csr_read</span><span class="p">;</span>
<a name="l-93"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">csr_wdata</span><span class="p">,</span> <span class="n">csr_rdata</span><span class="p">;</span>
<a name="l-94"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span>   <span class="n">trap_to_priv_lvl</span><span class="p">;</span>
<a name="l-95"></a>    <span class="c1">// register for enabling load store address translation, this is critical, hence the register</span>
<a name="l-96"></a>    <span class="kt">logic</span>        <span class="n">en_ld_st_translation_d</span><span class="p">,</span> <span class="n">en_ld_st_translation_q</span><span class="p">;</span>
<a name="l-97"></a>    <span class="kt">logic</span>  <span class="n">mprv</span><span class="p">;</span>
<a name="l-98"></a>    <span class="kt">logic</span>  <span class="n">mret</span><span class="p">;</span>  <span class="c1">// return from M-mode exception</span>
<a name="l-99"></a>    <span class="kt">logic</span>  <span class="n">sret</span><span class="p">;</span>  <span class="c1">// return from S-mode exception</span>
<a name="l-100"></a>    <span class="kt">logic</span>  <span class="n">dret</span><span class="p">;</span>  <span class="c1">// return from debug mode</span>
<a name="l-101"></a>    <span class="c1">// CSR write causes us to mark the FPU state as dirty</span>
<a name="l-102"></a>    <span class="kt">logic</span>  <span class="n">dirty_fp_state_csr</span><span class="p">;</span>
<a name="l-103"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">status_rv_t</span>    <span class="n">mstatus_q</span><span class="p">,</span>  <span class="n">mstatus_d</span><span class="p">;</span>
<a name="l-104"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span>         <span class="n">mstatus_extended</span><span class="p">;</span>
<a name="l-105"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">satp_t</span>         <span class="n">satp_q</span><span class="p">,</span> <span class="n">satp_d</span><span class="p">;</span>
<a name="l-106"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">dcsr_t</span>         <span class="n">dcsr_q</span><span class="p">,</span>     <span class="n">dcsr_d</span><span class="p">;</span>
<a name="l-107"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">csr_t</span>  <span class="n">csr_addr</span><span class="p">;</span>
<a name="l-108"></a>    <span class="c1">// privilege level register</span>
<a name="l-109"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span>   <span class="n">priv_lvl_d</span><span class="p">,</span> <span class="n">priv_lvl_q</span><span class="p">;</span>
<a name="l-110"></a>    <span class="c1">// we are in debug</span>
<a name="l-111"></a>    <span class="kt">logic</span>        <span class="n">debug_mode_q</span><span class="p">,</span> <span class="n">debug_mode_d</span><span class="p">;</span>
<a name="l-112"></a>    <span class="kt">logic</span>        <span class="n">mtvec_rst_load_q</span><span class="p">;</span><span class="c1">// used to determine whether we came out of reset</span>
<a name="l-113"></a>
<a name="l-114"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">dpc_q</span><span class="p">,</span>       <span class="n">dpc_d</span><span class="p">;</span>
<a name="l-115"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">dscratch0_q</span><span class="p">,</span> <span class="n">dscratch0_d</span><span class="p">;</span>
<a name="l-116"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">dscratch1_q</span><span class="p">,</span> <span class="n">dscratch1_d</span><span class="p">;</span>
<a name="l-117"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mtvec_q</span><span class="p">,</span>     <span class="n">mtvec_d</span><span class="p">;</span>
<a name="l-118"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">medeleg_q</span><span class="p">,</span>   <span class="n">medeleg_d</span><span class="p">;</span>
<a name="l-119"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mideleg_q</span><span class="p">,</span>   <span class="n">mideleg_d</span><span class="p">;</span>
<a name="l-120"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mip_q</span><span class="p">,</span>       <span class="n">mip_d</span><span class="p">;</span>
<a name="l-121"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mie_q</span><span class="p">,</span>       <span class="n">mie_d</span><span class="p">;</span>
<a name="l-122"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mcounteren_q</span><span class="p">,</span><span class="n">mcounteren_d</span><span class="p">;</span>
<a name="l-123"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mscratch_q</span><span class="p">,</span>  <span class="n">mscratch_d</span><span class="p">;</span>
<a name="l-124"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mepc_q</span><span class="p">,</span>      <span class="n">mepc_d</span><span class="p">;</span>
<a name="l-125"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mcause_q</span><span class="p">,</span>    <span class="n">mcause_d</span><span class="p">;</span>
<a name="l-126"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mtval_q</span><span class="p">,</span>     <span class="n">mtval_d</span><span class="p">;</span>
<a name="l-127"></a>
<a name="l-128"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">stvec_q</span><span class="p">,</span>     <span class="n">stvec_d</span><span class="p">;</span>
<a name="l-129"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">scounteren_q</span><span class="p">,</span><span class="n">scounteren_d</span><span class="p">;</span>
<a name="l-130"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">sscratch_q</span><span class="p">,</span>  <span class="n">sscratch_d</span><span class="p">;</span>
<a name="l-131"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">sepc_q</span><span class="p">,</span>      <span class="n">sepc_d</span><span class="p">;</span>
<a name="l-132"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">scause_q</span><span class="p">,</span>    <span class="n">scause_d</span><span class="p">;</span>
<a name="l-133"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">stval_q</span><span class="p">,</span>     <span class="n">stval_d</span><span class="p">;</span>
<a name="l-134"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">dcache_q</span><span class="p">,</span>    <span class="n">dcache_d</span><span class="p">;</span>
<a name="l-135"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">icache_q</span><span class="p">,</span>    <span class="n">icache_d</span><span class="p">;</span>
<a name="l-136"></a>
<a name="l-137"></a>    <span class="kt">logic</span>        <span class="n">wfi_d</span><span class="p">,</span>       <span class="n">wfi_q</span><span class="p">;</span>
<a name="l-138"></a>
<a name="l-139"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">cycle_q</span><span class="p">,</span>     <span class="n">cycle_d</span><span class="p">;</span>
<a name="l-140"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">instret_q</span><span class="p">,</span>   <span class="n">instret_d</span><span class="p">;</span>
<a name="l-141"></a>
<a name="l-142"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">pmpcfg_t</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>    <span class="n">pmpcfg_q</span><span class="p">,</span>  <span class="n">pmpcfg_d</span><span class="p">;</span>
<a name="l-143"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">pmpaddr_q</span><span class="p">,</span>  <span class="n">pmpaddr_d</span><span class="p">;</span>
<a name="l-144"></a>
<a name="l-145"></a>
<a name="l-146"></a>    <span class="k">assign</span> <span class="n">pmpcfg_o</span> <span class="o">=</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-147"></a>    <span class="k">assign</span> <span class="n">pmpaddr_o</span> <span class="o">=</span> <span class="n">pmpaddr_q</span><span class="p">;</span>
<a name="l-148"></a>
<a name="l-149"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">fcsr_t</span> <span class="n">fcsr_q</span><span class="p">,</span> <span class="n">fcsr_d</span><span class="p">;</span>
<a name="l-150"></a>    <span class="c1">// ----------------</span>
<a name="l-151"></a>    <span class="c1">// Assignments</span>
<a name="l-152"></a>    <span class="c1">// ----------------</span>
<a name="l-153"></a>    <span class="k">assign</span> <span class="n">csr_addr</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">csr_t</span><span class="p">&#39;(</span><span class="n">csr_addr_i</span><span class="p">);</span>
<a name="l-154"></a>    <span class="k">assign</span> <span class="n">fs_o</span> <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span><span class="p">;</span>
<a name="l-155"></a>    <span class="c1">// ----------------</span>
<a name="l-156"></a>    <span class="c1">// CSR Read logic</span>
<a name="l-157"></a>    <span class="c1">// ----------------</span>
<a name="l-158"></a>    <span class="k">assign</span> <span class="n">mstatus_extended</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">IS_XLEN64</span> <span class="o">?</span> <span class="n">mstatus_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span>
<a name="l-159"></a>                              <span class="p">{</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">sd</span><span class="p">,</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">wpri3</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">mstatus_q</span><span class="p">[</span><span class="mi">22</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-160"></a>
<a name="l-161"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">csr_read_process</span>
<a name="l-162"></a>        <span class="c1">// a read access exception can only occur if we attempt to read a CSR which does not exist</span>
<a name="l-163"></a>        <span class="n">read_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-164"></a>        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-165"></a>        <span class="n">perf_addr_o</span> <span class="o">=</span> <span class="n">csr_addr</span><span class="p">.</span><span class="n">address</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-166"></a>
<a name="l-167"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">csr_read</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-168"></a>            <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">csr_addr</span><span class="p">.</span><span class="n">address</span><span class="p">)</span>
<a name="l-169"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FFLAGS:</span> <span class="k">begin</span>
<a name="l-170"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-171"></a>                        <span class="n">read_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-172"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-173"></a>                        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">5</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">fflags</span><span class="p">};</span>
<a name="l-174"></a>                    <span class="k">end</span>
<a name="l-175"></a>                <span class="k">end</span>
<a name="l-176"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FRM:</span> <span class="k">begin</span>
<a name="l-177"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-178"></a>                        <span class="n">read_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-179"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-180"></a>                        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">3</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">frm</span><span class="p">};</span>
<a name="l-181"></a>                    <span class="k">end</span>
<a name="l-182"></a>                <span class="k">end</span>
<a name="l-183"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FCSR:</span> <span class="k">begin</span>
<a name="l-184"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-185"></a>                        <span class="n">read_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-186"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-187"></a>                        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">8</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">frm</span><span class="p">,</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">fflags</span><span class="p">};</span>
<a name="l-188"></a>                    <span class="k">end</span>
<a name="l-189"></a>                <span class="k">end</span>
<a name="l-190"></a>                <span class="c1">// non-standard extension</span>
<a name="l-191"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FTRAN:</span> <span class="k">begin</span>
<a name="l-192"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-193"></a>                        <span class="n">read_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-194"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-195"></a>                        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">7</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">fprec</span><span class="p">};</span>
<a name="l-196"></a>                    <span class="k">end</span>
<a name="l-197"></a>                <span class="k">end</span>
<a name="l-198"></a>                <span class="c1">// debug registers</span>
<a name="l-199"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DCSR:</span>               <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">32</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">dcsr_q</span><span class="p">};</span>
<a name="l-200"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DPC:</span>                <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">dpc_q</span><span class="p">;</span>
<a name="l-201"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DSCRATCH0:</span>          <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">dscratch0_q</span><span class="p">;</span>
<a name="l-202"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DSCRATCH1:</span>          <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">dscratch1_q</span><span class="p">;</span>
<a name="l-203"></a>                <span class="c1">// trigger module registers</span>
<a name="l-204"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TSELECT:</span><span class="p">;</span> <span class="c1">// not implemented</span>
<a name="l-205"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TDATA1:</span><span class="p">;</span>  <span class="c1">// not implemented</span>
<a name="l-206"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TDATA2:</span><span class="p">;</span>  <span class="c1">// not implemented</span>
<a name="l-207"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TDATA3:</span><span class="p">;</span>  <span class="c1">// not implemented</span>
<a name="l-208"></a>                <span class="c1">// supervisor registers</span>
<a name="l-209"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SSTATUS:</span> <span class="k">begin</span>
<a name="l-210"></a>                    <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mstatus_extended</span> <span class="o">&amp;</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">SMODE_STATUS_READ_MASK</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-211"></a>                <span class="k">end</span>
<a name="l-212"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SIE:</span>                <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mie_q</span> <span class="o">&amp;</span> <span class="n">mideleg_q</span><span class="p">;</span>
<a name="l-213"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SIP:</span>                <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mip_q</span> <span class="o">&amp;</span> <span class="n">mideleg_q</span><span class="p">;</span>
<a name="l-214"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_STVEC:</span>              <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">stvec_q</span><span class="p">;</span>
<a name="l-215"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SCOUNTEREN:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">scounteren_q</span><span class="p">;</span>
<a name="l-216"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SSCRATCH:</span>           <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">sscratch_q</span><span class="p">;</span>
<a name="l-217"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SEPC:</span>               <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">sepc_q</span><span class="p">;</span>
<a name="l-218"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SCAUSE:</span>             <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">scause_q</span><span class="p">;</span>
<a name="l-219"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_STVAL:</span>              <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">stval_q</span><span class="p">;</span>
<a name="l-220"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SATP:</span> <span class="k">begin</span>
<a name="l-221"></a>                    <span class="c1">// intercept reads to SATP if in S-Mode and TVM is enabled</span>
<a name="l-222"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">priv_lvl_o</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_S</span> <span class="o">&amp;&amp;</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">tvm</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-223"></a>                        <span class="n">read_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-224"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-225"></a>                        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">satp_q</span><span class="p">;</span>
<a name="l-226"></a>                    <span class="k">end</span>
<a name="l-227"></a>                <span class="k">end</span>
<a name="l-228"></a>                <span class="c1">// machine mode registers</span>
<a name="l-229"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MSTATUS:</span>            <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mstatus_extended</span><span class="p">;</span>
<a name="l-230"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MISA:</span>               <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">ISA_CODE</span><span class="p">;</span>
<a name="l-231"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MEDELEG:</span>            <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">medeleg_q</span><span class="p">;</span>
<a name="l-232"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIDELEG:</span>            <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mideleg_q</span><span class="p">;</span>
<a name="l-233"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIE:</span>                <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mie_q</span><span class="p">;</span>
<a name="l-234"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MTVEC:</span>              <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mtvec_q</span><span class="p">;</span>
<a name="l-235"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MCOUNTEREN:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mcounteren_q</span><span class="p">;</span>
<a name="l-236"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MSCRATCH:</span>           <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mscratch_q</span><span class="p">;</span>
<a name="l-237"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MEPC:</span>               <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mepc_q</span><span class="p">;</span>
<a name="l-238"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MCAUSE:</span>             <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mcause_q</span><span class="p">;</span>
<a name="l-239"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MTVAL:</span>              <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mtval_q</span><span class="p">;</span>
<a name="l-240"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIP:</span>                <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">mip_q</span><span class="p">;</span>
<a name="l-241"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MVENDORID:</span>          <span class="n">csr_rdata</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// not implemented</span>
<a name="l-242"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MARCHID:</span>            <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">ARIANE_MARCHID</span><span class="p">;</span>
<a name="l-243"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIMPID:</span>             <span class="n">csr_rdata</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// not implemented</span>
<a name="l-244"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MHARTID:</span>            <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">hart_id_i</span><span class="p">;</span>
<a name="l-245"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MCYCLE:</span>             <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">cycle_q</span><span class="p">;</span>
<a name="l-246"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MINSTRET:</span>           <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">instret_q</span><span class="p">;</span>
<a name="l-247"></a>                <span class="c1">// Counters and Timers</span>
<a name="l-248"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_CYCLE:</span>              <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">cycle_q</span><span class="p">;</span>
<a name="l-249"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_INSTRET:</span>            <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">instret_q</span><span class="p">;</span>
<a name="l-250"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_ICACHE_MISS</span><span class="p">,</span>
<a name="l-251"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_DCACHE_MISS</span><span class="p">,</span>
<a name="l-252"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MITLB_MISS</span><span class="p">,</span>
<a name="l-253"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MDTLB_MISS</span><span class="p">,</span>
<a name="l-254"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MLOAD</span><span class="p">,</span>
<a name="l-255"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSTORE</span><span class="p">,</span>
<a name="l-256"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION</span><span class="p">,</span>
<a name="l-257"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION_RET</span><span class="p">,</span>
<a name="l-258"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MBRANCH_JUMP</span><span class="p">,</span>
<a name="l-259"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MCALL</span><span class="p">,</span>
<a name="l-260"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MRET</span><span class="p">,</span>
<a name="l-261"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MMIS_PREDICT</span><span class="p">,</span>
<a name="l-262"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSB_FULL</span><span class="p">,</span>
<a name="l-263"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MIF_EMPTY</span><span class="p">,</span>
<a name="l-264"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_17</span><span class="p">,</span>
<a name="l-265"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_18</span><span class="p">,</span>
<a name="l-266"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_19</span><span class="p">,</span>
<a name="l-267"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_20</span><span class="p">,</span>
<a name="l-268"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_21</span><span class="p">,</span>
<a name="l-269"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_22</span><span class="p">,</span>
<a name="l-270"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_23</span><span class="p">,</span>
<a name="l-271"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_24</span><span class="p">,</span>
<a name="l-272"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_25</span><span class="p">,</span>
<a name="l-273"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_26</span><span class="p">,</span>
<a name="l-274"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_27</span><span class="p">,</span>
<a name="l-275"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_28</span><span class="p">,</span>
<a name="l-276"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_29</span><span class="p">,</span>
<a name="l-277"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_30</span><span class="p">,</span>
<a name="l-278"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MHPM_COUNTER_31:</span>           <span class="n">csr_rdata</span>   <span class="o">=</span> <span class="n">perf_data_i</span><span class="p">;</span>
<a name="l-279"></a>                <span class="c1">// custom (non RISC-V) cache control</span>
<a name="l-280"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DCACHE:</span>           <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">dcache_q</span><span class="p">;</span>
<a name="l-281"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_ICACHE:</span>           <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">icache_q</span><span class="p">;</span>
<a name="l-282"></a>                <span class="c1">// PMPs</span>
<a name="l-283"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPCFG0:</span>          <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-284"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPCFG2:</span>          <span class="n">csr_rdata</span> <span class="o">=</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">8</span><span class="p">];</span>
<a name="l-285"></a>                <span class="c1">// PMPADDR</span>
<a name="l-286"></a>                <span class="c1">// Important: we only support granularity 8 bytes (G=2)</span>
<a name="l-287"></a>                <span class="c1">// -&gt; last bit of pmpaddr must be set 0/1 based on the mode:</span>
<a name="l-288"></a>                <span class="c1">// NA4, NAPOT: 1</span>
<a name="l-289"></a>                <span class="c1">// TOR, OFF:   0</span>
<a name="l-290"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR0:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-291"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR1:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-292"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR2:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-293"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR3:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-294"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR4:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-295"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR5:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-296"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR6:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">6</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">6</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-297"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR7:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">7</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-298"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR8:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">8</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-299"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR9:</span>         <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">9</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-300"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR10:</span>        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">10</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-301"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR11:</span>        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">11</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-302"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR12:</span>        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">12</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-303"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR13:</span>        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">13</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-304"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR14:</span>        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">14</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-305"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR15:</span>        <span class="n">csr_rdata</span> <span class="o">=</span> <span class="p">{</span><span class="mb">10&#39;b0</span><span class="p">,</span> <span class="n">pmpaddr_q</span><span class="p">[</span><span class="mi">15</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr_mode</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span> <span class="o">?</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">)};</span>
<a name="l-306"></a>                <span class="k">default</span><span class="o">:</span> <span class="n">read_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-307"></a>            <span class="k">endcase</span>
<a name="l-308"></a>        <span class="k">end</span>
<a name="l-309"></a>    <span class="k">end</span>
<a name="l-310"></a>    <span class="c1">// ---------------------------</span>
<a name="l-311"></a>    <span class="c1">// CSR Write and update logic</span>
<a name="l-312"></a>    <span class="c1">// ---------------------------</span>
<a name="l-313"></a>    <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">mask</span><span class="p">;</span>
<a name="l-314"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">csr_update</span>
<a name="l-315"></a>        <span class="k">automatic</span> <span class="n">riscv</span><span class="o">::</span><span class="n">satp_t</span> <span class="n">satp</span><span class="p">;</span>
<a name="l-316"></a>        <span class="k">automatic</span> <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span> <span class="n">instret</span><span class="p">;</span>
<a name="l-317"></a>
<a name="l-318"></a>
<a name="l-319"></a>        <span class="n">satp</span> <span class="o">=</span> <span class="n">satp_q</span><span class="p">;</span>
<a name="l-320"></a>        <span class="n">instret</span> <span class="o">=</span> <span class="n">instret_q</span><span class="p">;</span>
<a name="l-321"></a>
<a name="l-322"></a>        <span class="c1">// --------------------</span>
<a name="l-323"></a>        <span class="c1">// Counters</span>
<a name="l-324"></a>        <span class="c1">// --------------------</span>
<a name="l-325"></a>        <span class="n">cycle_d</span> <span class="o">=</span> <span class="n">cycle_q</span><span class="p">;</span>
<a name="l-326"></a>        <span class="n">instret_d</span> <span class="o">=</span> <span class="n">instret_q</span><span class="p">;</span>
<a name="l-327"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debug_mode_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-328"></a>            <span class="c1">// increase instruction retired counter</span>
<a name="l-329"></a>            <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NrCommitPorts</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-330"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">commit_ack_i</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span> <span class="n">instret</span><span class="o">++</span><span class="p">;</span>
<a name="l-331"></a>            <span class="k">end</span>
<a name="l-332"></a>            <span class="n">instret_d</span> <span class="o">=</span> <span class="n">instret</span><span class="p">;</span>
<a name="l-333"></a>            <span class="c1">// increment the cycle count</span>
<a name="l-334"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">ENABLE_CYCLE_COUNT</span><span class="p">)</span> <span class="n">cycle_d</span> <span class="o">=</span> <span class="n">cycle_q</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-335"></a>            <span class="k">else</span> <span class="n">cycle_d</span> <span class="o">=</span> <span class="n">instret</span><span class="p">;</span>
<a name="l-336"></a>        <span class="k">end</span>
<a name="l-337"></a>
<a name="l-338"></a>        <span class="n">eret_o</span>                  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-339"></a>        <span class="n">flush_o</span>                 <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-340"></a>        <span class="n">update_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-341"></a>
<a name="l-342"></a>        <span class="n">set_debug_pc_o</span>          <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-343"></a>
<a name="l-344"></a>        <span class="n">perf_we_o</span>               <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-345"></a>        <span class="n">perf_data_o</span>             <span class="o">=</span> <span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-346"></a>
<a name="l-347"></a>        <span class="n">fcsr_d</span>                  <span class="o">=</span> <span class="n">fcsr_q</span><span class="p">;</span>
<a name="l-348"></a>
<a name="l-349"></a>        <span class="n">priv_lvl_d</span>              <span class="o">=</span> <span class="n">priv_lvl_q</span><span class="p">;</span>
<a name="l-350"></a>        <span class="n">debug_mode_d</span>            <span class="o">=</span> <span class="n">debug_mode_q</span><span class="p">;</span>
<a name="l-351"></a>        <span class="n">dcsr_d</span>                  <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">;</span>
<a name="l-352"></a>        <span class="n">dpc_d</span>                   <span class="o">=</span> <span class="n">dpc_q</span><span class="p">;</span>
<a name="l-353"></a>        <span class="n">dscratch0_d</span>             <span class="o">=</span> <span class="n">dscratch0_q</span><span class="p">;</span>
<a name="l-354"></a>        <span class="n">dscratch1_d</span>             <span class="o">=</span> <span class="n">dscratch1_q</span><span class="p">;</span>
<a name="l-355"></a>        <span class="n">mstatus_d</span>               <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">;</span>
<a name="l-356"></a>
<a name="l-357"></a>        <span class="c1">// check whether we come out of reset</span>
<a name="l-358"></a>        <span class="c1">// this is a workaround. some tools have issues</span>
<a name="l-359"></a>        <span class="c1">// having boot_addr_i in the asynchronous</span>
<a name="l-360"></a>        <span class="c1">// reset assignment to mtvec_d, even though</span>
<a name="l-361"></a>        <span class="c1">// boot_addr_i will be assigned a constant</span>
<a name="l-362"></a>        <span class="c1">// on the top-level.</span>
<a name="l-363"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">mtvec_rst_load_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-364"></a>            <span class="n">mtvec_d</span>             <span class="o">=</span> <span class="n">boot_addr_i</span> <span class="o">+</span> <span class="mh">&#39;h40</span><span class="p">;</span>
<a name="l-365"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-366"></a>            <span class="n">mtvec_d</span>             <span class="o">=</span> <span class="n">mtvec_q</span><span class="p">;</span>
<a name="l-367"></a>        <span class="k">end</span>
<a name="l-368"></a>
<a name="l-369"></a>        <span class="n">medeleg_d</span>               <span class="o">=</span> <span class="n">medeleg_q</span><span class="p">;</span>
<a name="l-370"></a>        <span class="n">mideleg_d</span>               <span class="o">=</span> <span class="n">mideleg_q</span><span class="p">;</span>
<a name="l-371"></a>        <span class="n">mip_d</span>                   <span class="o">=</span> <span class="n">mip_q</span><span class="p">;</span>
<a name="l-372"></a>        <span class="n">mie_d</span>                   <span class="o">=</span> <span class="n">mie_q</span><span class="p">;</span>
<a name="l-373"></a>        <span class="n">mepc_d</span>                  <span class="o">=</span> <span class="n">mepc_q</span><span class="p">;</span>
<a name="l-374"></a>        <span class="n">mcause_d</span>                <span class="o">=</span> <span class="n">mcause_q</span><span class="p">;</span>
<a name="l-375"></a>        <span class="n">mcounteren_d</span>            <span class="o">=</span> <span class="n">mcounteren_q</span><span class="p">;</span>
<a name="l-376"></a>        <span class="n">mscratch_d</span>              <span class="o">=</span> <span class="n">mscratch_q</span><span class="p">;</span>
<a name="l-377"></a>        <span class="n">mtval_d</span>                 <span class="o">=</span> <span class="n">mtval_q</span><span class="p">;</span>
<a name="l-378"></a>        <span class="n">dcache_d</span>                <span class="o">=</span> <span class="n">dcache_q</span><span class="p">;</span>
<a name="l-379"></a>        <span class="n">icache_d</span>                <span class="o">=</span> <span class="n">icache_q</span><span class="p">;</span>
<a name="l-380"></a>
<a name="l-381"></a>        <span class="n">sepc_d</span>                  <span class="o">=</span> <span class="n">sepc_q</span><span class="p">;</span>
<a name="l-382"></a>        <span class="n">scause_d</span>                <span class="o">=</span> <span class="n">scause_q</span><span class="p">;</span>
<a name="l-383"></a>        <span class="n">stvec_d</span>                 <span class="o">=</span> <span class="n">stvec_q</span><span class="p">;</span>
<a name="l-384"></a>        <span class="n">scounteren_d</span>            <span class="o">=</span> <span class="n">scounteren_q</span><span class="p">;</span>
<a name="l-385"></a>        <span class="n">sscratch_d</span>              <span class="o">=</span> <span class="n">sscratch_q</span><span class="p">;</span>
<a name="l-386"></a>        <span class="n">stval_d</span>                 <span class="o">=</span> <span class="n">stval_q</span><span class="p">;</span>
<a name="l-387"></a>        <span class="n">satp_d</span>                  <span class="o">=</span> <span class="n">satp_q</span><span class="p">;</span>
<a name="l-388"></a>
<a name="l-389"></a>        <span class="n">en_ld_st_translation_d</span>  <span class="o">=</span> <span class="n">en_ld_st_translation_q</span><span class="p">;</span>
<a name="l-390"></a>        <span class="n">dirty_fp_state_csr</span>      <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-391"></a>
<a name="l-392"></a>        <span class="n">pmpcfg_d</span>                <span class="o">=</span> <span class="n">pmpcfg_q</span><span class="p">;</span>
<a name="l-393"></a>        <span class="n">pmpaddr_d</span>               <span class="o">=</span> <span class="n">pmpaddr_q</span><span class="p">;</span>
<a name="l-394"></a>
<a name="l-395"></a>        <span class="c1">// check for correct access rights and that we are writing</span>
<a name="l-396"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">csr_we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-397"></a>            <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">csr_addr</span><span class="p">.</span><span class="n">address</span><span class="p">)</span>
<a name="l-398"></a>                <span class="c1">// Floating-Point</span>
<a name="l-399"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FFLAGS:</span> <span class="k">begin</span>
<a name="l-400"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-401"></a>                        <span class="n">update_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-402"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-403"></a>                        <span class="n">dirty_fp_state_csr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-404"></a>                        <span class="n">fcsr_d</span><span class="p">.</span><span class="n">fflags</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-405"></a>                        <span class="c1">// this instruction has side-effects</span>
<a name="l-406"></a>                        <span class="n">flush_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-407"></a>                    <span class="k">end</span>
<a name="l-408"></a>                <span class="k">end</span>
<a name="l-409"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FRM:</span> <span class="k">begin</span>
<a name="l-410"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-411"></a>                        <span class="n">update_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-412"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-413"></a>                        <span class="n">dirty_fp_state_csr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-414"></a>                        <span class="n">fcsr_d</span><span class="p">.</span><span class="n">frm</span>    <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-415"></a>                        <span class="c1">// this instruction has side-effects</span>
<a name="l-416"></a>                        <span class="n">flush_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-417"></a>                    <span class="k">end</span>
<a name="l-418"></a>                <span class="k">end</span>
<a name="l-419"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FCSR:</span> <span class="k">begin</span>
<a name="l-420"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-421"></a>                        <span class="n">update_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-422"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-423"></a>                        <span class="n">dirty_fp_state_csr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-424"></a>                        <span class="n">fcsr_d</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span> <span class="c1">// ignore writes to reserved space</span>
<a name="l-425"></a>                        <span class="c1">// this instruction has side-effects</span>
<a name="l-426"></a>                        <span class="n">flush_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-427"></a>                    <span class="k">end</span>
<a name="l-428"></a>                <span class="k">end</span>
<a name="l-429"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_FTRAN:</span> <span class="k">begin</span>
<a name="l-430"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-431"></a>                        <span class="n">update_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-432"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-433"></a>                        <span class="n">dirty_fp_state_csr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-434"></a>                        <span class="n">fcsr_d</span><span class="p">.</span><span class="n">fprec</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span> <span class="c1">// ignore writes to reserved space</span>
<a name="l-435"></a>                        <span class="c1">// this instruction has side-effects</span>
<a name="l-436"></a>                        <span class="n">flush_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-437"></a>                    <span class="k">end</span>
<a name="l-438"></a>                <span class="k">end</span>
<a name="l-439"></a>                <span class="c1">// debug CSR</span>
<a name="l-440"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DCSR:</span> <span class="k">begin</span>
<a name="l-441"></a>                    <span class="n">dcsr_d</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-442"></a>                    <span class="c1">// debug is implemented</span>
<a name="l-443"></a>                    <span class="n">dcsr_d</span><span class="p">.</span><span class="n">xdebugver</span> <span class="o">=</span> <span class="mh">4&#39;h4</span><span class="p">;</span>
<a name="l-444"></a>                    <span class="c1">// currently not supported</span>
<a name="l-445"></a>                    <span class="n">dcsr_d</span><span class="p">.</span><span class="n">nmip</span>      <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-446"></a>                    <span class="n">dcsr_d</span><span class="p">.</span><span class="n">stopcount</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-447"></a>                    <span class="n">dcsr_d</span><span class="p">.</span><span class="n">stoptime</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-448"></a>                <span class="k">end</span>
<a name="l-449"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DPC:</span>                <span class="n">dpc_d</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-450"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DSCRATCH0:</span>          <span class="n">dscratch0_d</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-451"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DSCRATCH1:</span>          <span class="n">dscratch1_d</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-452"></a>                <span class="c1">// trigger module CSRs</span>
<a name="l-453"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TSELECT:</span><span class="p">;</span> <span class="c1">// not implemented</span>
<a name="l-454"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TDATA1:</span><span class="p">;</span>  <span class="c1">// not implemented</span>
<a name="l-455"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TDATA2:</span><span class="p">;</span>  <span class="c1">// not implemented</span>
<a name="l-456"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_TDATA3:</span><span class="p">;</span>  <span class="c1">// not implemented</span>
<a name="l-457"></a>                <span class="c1">// sstatus is a subset of mstatus - mask it accordingly</span>
<a name="l-458"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SSTATUS:</span> <span class="k">begin</span>
<a name="l-459"></a>                    <span class="n">mask</span> <span class="o">=</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">SMODE_STATUS_WRITE_MASK</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-460"></a>                    <span class="n">mstatus_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">mstatus_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">{{</span><span class="mi">64</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">mask</span><span class="p">})</span> <span class="o">|</span> <span class="p">{{</span><span class="mi">64</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="p">(</span><span class="n">csr_wdata</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)};</span>
<a name="l-461"></a>                    <span class="c1">// hardwire to zero if floating point extension is not present</span>
<a name="l-462"></a>                    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">FP_PRESENT</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-463"></a>                        <span class="n">mstatus_d</span><span class="p">.</span><span class="n">fs</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">;</span>
<a name="l-464"></a>                    <span class="k">end</span>
<a name="l-465"></a>                    <span class="c1">// this instruction has side-effects</span>
<a name="l-466"></a>                    <span class="n">flush_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-467"></a>                <span class="k">end</span>
<a name="l-468"></a>                <span class="c1">// even machine mode interrupts can be visible and set-able to supervisor</span>
<a name="l-469"></a>                <span class="c1">// if the corresponding bit in mideleg is set</span>
<a name="l-470"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SIE:</span> <span class="k">begin</span>
<a name="l-471"></a>                    <span class="c1">// the mideleg makes sure only delegate-able register (and therefore also only implemented registers) are written</span>
<a name="l-472"></a>                    <span class="n">mie_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">mie_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mideleg_q</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">csr_wdata</span> <span class="o">&amp;</span> <span class="n">mideleg_q</span><span class="p">);</span>
<a name="l-473"></a>                <span class="k">end</span>
<a name="l-474"></a>
<a name="l-475"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SIP:</span> <span class="k">begin</span>
<a name="l-476"></a>                    <span class="c1">// only the supervisor software interrupt is write-able, iff delegated</span>
<a name="l-477"></a>                    <span class="n">mask</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_SSIP</span> <span class="o">&amp;</span> <span class="n">mideleg_q</span><span class="p">;</span>
<a name="l-478"></a>                    <span class="n">mip_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">mip_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">csr_wdata</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
<a name="l-479"></a>                <span class="k">end</span>
<a name="l-480"></a>
<a name="l-481"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_STVEC:</span>              <span class="n">stvec_d</span>     <span class="o">=</span> <span class="p">{</span><span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-482"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SCOUNTEREN:</span>         <span class="n">scounteren_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">32</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-483"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SSCRATCH:</span>           <span class="n">sscratch_d</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-484"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SEPC:</span>               <span class="n">sepc_d</span>      <span class="o">=</span> <span class="p">{</span><span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">};</span>
<a name="l-485"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SCAUSE:</span>             <span class="n">scause_d</span>    <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-486"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_STVAL:</span>              <span class="n">stval_d</span>     <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-487"></a>                <span class="c1">// supervisor address translation and protection</span>
<a name="l-488"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SATP:</span> <span class="k">begin</span>
<a name="l-489"></a>                    <span class="c1">// intercept SATP writes if in S-Mode and TVM is enabled</span>
<a name="l-490"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">priv_lvl_o</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_S</span> <span class="o">&amp;&amp;</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">tvm</span><span class="p">)</span>
<a name="l-491"></a>                        <span class="n">update_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-492"></a>                    <span class="k">else</span> <span class="k">begin</span>
<a name="l-493"></a>                        <span class="n">satp</span>      <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">satp_t</span><span class="p">&#39;(</span><span class="n">csr_wdata</span><span class="p">);</span>
<a name="l-494"></a>                        <span class="c1">// only make ASID_LEN - 1 bit stick, that way software can figure out how many ASID bits are supported</span>
<a name="l-495"></a>                        <span class="n">satp</span><span class="p">.</span><span class="n">asid</span> <span class="o">=</span> <span class="n">satp</span><span class="p">.</span><span class="n">asid</span> <span class="o">&amp;</span> <span class="p">{{(</span><span class="n">riscv</span><span class="o">::</span><span class="n">ASIDW</span><span class="o">-</span><span class="n">AsidWidth</span><span class="p">){</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="p">{</span><span class="n">AsidWidth</span><span class="p">{</span><span class="mb">1&#39;b1</span><span class="p">}}};</span>
<a name="l-496"></a>                        <span class="c1">// only update if we actually support this mode</span>
<a name="l-497"></a>                        <span class="k">if</span> <span class="p">(</span><span class="n">satp</span><span class="p">.</span><span class="n">mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">ModeOff</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">ModeW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span> <span class="n">satp</span><span class="p">.</span><span class="n">mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MODE_SV</span><span class="p">)</span> <span class="n">satp_d</span> <span class="o">=</span> <span class="n">satp</span><span class="p">;</span>
<a name="l-498"></a>                    <span class="k">end</span>
<a name="l-499"></a>                    <span class="c1">// changing the mode can have side-effects on address translation (e.g.: other instructions), re-fetch</span>
<a name="l-500"></a>                    <span class="c1">// the next instruction by executing a flush</span>
<a name="l-501"></a>                    <span class="n">flush_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-502"></a>                <span class="k">end</span>
<a name="l-503"></a>
<a name="l-504"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MSTATUS:</span> <span class="k">begin</span>
<a name="l-505"></a>                    <span class="n">mstatus_d</span>      <span class="o">=</span> <span class="p">{{</span><span class="mi">64</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">csr_wdata</span><span class="p">};</span>
<a name="l-506"></a>                    <span class="n">mstatus_d</span><span class="p">.</span><span class="n">xs</span>   <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">;</span>
<a name="l-507"></a>                    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">FP_PRESENT</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-508"></a>                        <span class="n">mstatus_d</span><span class="p">.</span><span class="n">fs</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Off</span><span class="p">;</span>
<a name="l-509"></a>                    <span class="k">end</span>
<a name="l-510"></a>                    <span class="n">mstatus_d</span><span class="p">.</span><span class="n">upie</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-511"></a>                    <span class="n">mstatus_d</span><span class="p">.</span><span class="n">uie</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-512"></a>                    <span class="c1">// this register has side-effects on other registers, flush the pipeline</span>
<a name="l-513"></a>                    <span class="n">flush_o</span>        <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-514"></a>                <span class="k">end</span>
<a name="l-515"></a>                <span class="c1">// MISA is WARL (Write Any Value, Reads Legal Value)</span>
<a name="l-516"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MISA:</span><span class="p">;</span>
<a name="l-517"></a>                <span class="c1">// machine exception delegation register</span>
<a name="l-518"></a>                <span class="c1">// 0 - 15 exceptions supported</span>
<a name="l-519"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MEDELEG:</span> <span class="k">begin</span>
<a name="l-520"></a>                    <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">INSTR_ADDR_MISALIGNED</span><span class="p">)</span> <span class="o">|</span>
<a name="l-521"></a>                           <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">BREAKPOINT</span><span class="p">)</span> <span class="o">|</span>
<a name="l-522"></a>                           <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">ENV_CALL_UMODE</span><span class="p">)</span> <span class="o">|</span>
<a name="l-523"></a>                           <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">INSTR_PAGE_FAULT</span><span class="p">)</span> <span class="o">|</span>
<a name="l-524"></a>                           <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">LOAD_PAGE_FAULT</span><span class="p">)</span> <span class="o">|</span>
<a name="l-525"></a>                           <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">STORE_PAGE_FAULT</span><span class="p">);</span>
<a name="l-526"></a>                    <span class="n">medeleg_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">medeleg_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">csr_wdata</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
<a name="l-527"></a>                <span class="k">end</span>
<a name="l-528"></a>                <span class="c1">// machine interrupt delegation register</span>
<a name="l-529"></a>                <span class="c1">// we do not support user interrupt delegation</span>
<a name="l-530"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIDELEG:</span> <span class="k">begin</span>
<a name="l-531"></a>                    <span class="n">mask</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_SSIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_STIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_SEIP</span><span class="p">;</span>
<a name="l-532"></a>                    <span class="n">mideleg_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">mideleg_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">csr_wdata</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
<a name="l-533"></a>                <span class="k">end</span>
<a name="l-534"></a>                <span class="c1">// mask the register so that unsupported interrupts can never be set</span>
<a name="l-535"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIE:</span> <span class="k">begin</span>
<a name="l-536"></a>                    <span class="n">mask</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_SSIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_STIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_SEIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_MSIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_MTIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_MEIP</span><span class="p">;</span>
<a name="l-537"></a>                    <span class="n">mie_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">mie_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">csr_wdata</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span> <span class="c1">// we only support supervisor and M-mode interrupts</span>
<a name="l-538"></a>                <span class="k">end</span>
<a name="l-539"></a>
<a name="l-540"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MTVEC:</span> <span class="k">begin</span>
<a name="l-541"></a>                    <span class="n">mtvec_d</span> <span class="o">=</span> <span class="p">{</span><span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-542"></a>                    <span class="c1">// we are in vector mode, this implementation requires the additional</span>
<a name="l-543"></a>                    <span class="c1">// alignment constraint of 64 * 4 bytes</span>
<a name="l-544"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">csr_wdata</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="n">mtvec_d</span> <span class="o">=</span> <span class="p">{</span><span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="mb">7&#39;b0</span><span class="p">,</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-545"></a>                <span class="k">end</span>
<a name="l-546"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MCOUNTEREN:</span>         <span class="n">mcounteren_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">32</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-547"></a>
<a name="l-548"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MSCRATCH:</span>           <span class="n">mscratch_d</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-549"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MEPC:</span>               <span class="n">mepc_d</span>      <span class="o">=</span> <span class="p">{</span><span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">};</span>
<a name="l-550"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MCAUSE:</span>             <span class="n">mcause_d</span>    <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-551"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MTVAL:</span>              <span class="n">mtval_d</span>     <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-552"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIP:</span> <span class="k">begin</span>
<a name="l-553"></a>                    <span class="n">mask</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_SSIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_STIP</span> <span class="o">|</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MIP_SEIP</span><span class="p">;</span>
<a name="l-554"></a>                    <span class="n">mip_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">mip_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">csr_wdata</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
<a name="l-555"></a>                <span class="k">end</span>
<a name="l-556"></a>                <span class="c1">// performance counters</span>
<a name="l-557"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MCYCLE:</span>             <span class="n">cycle_d</span>     <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-558"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MINSTRET:</span>           <span class="n">instret</span>     <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-559"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_ICACHE_MISS</span><span class="p">,</span>
<a name="l-560"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_DCACHE_MISS</span><span class="p">,</span>
<a name="l-561"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MITLB_MISS</span><span class="p">,</span>
<a name="l-562"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MDTLB_MISS</span><span class="p">,</span>
<a name="l-563"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MLOAD</span><span class="p">,</span>
<a name="l-564"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSTORE</span><span class="p">,</span>
<a name="l-565"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION</span><span class="p">,</span>
<a name="l-566"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION_RET</span><span class="p">,</span>
<a name="l-567"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MBRANCH_JUMP</span><span class="p">,</span>
<a name="l-568"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MCALL</span><span class="p">,</span>
<a name="l-569"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MRET</span><span class="p">,</span>
<a name="l-570"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MMIS_PREDICT</span><span class="p">,</span>
<a name="l-571"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSB_FULL</span><span class="p">,</span>
<a name="l-572"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MIF_EMPTY</span><span class="p">,</span>
<a name="l-573"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_17</span><span class="p">,</span>
<a name="l-574"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_18</span><span class="p">,</span>
<a name="l-575"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_19</span><span class="p">,</span>
<a name="l-576"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_20</span><span class="p">,</span>
<a name="l-577"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_21</span><span class="p">,</span>
<a name="l-578"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_22</span><span class="p">,</span>
<a name="l-579"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_23</span><span class="p">,</span>
<a name="l-580"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_24</span><span class="p">,</span>
<a name="l-581"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_25</span><span class="p">,</span>
<a name="l-582"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_26</span><span class="p">,</span>
<a name="l-583"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_27</span><span class="p">,</span>
<a name="l-584"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_28</span><span class="p">,</span>
<a name="l-585"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_29</span><span class="p">,</span>
<a name="l-586"></a>                <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MHPM_COUNTER_30</span><span class="p">,</span>
<a name="l-587"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MHPM_COUNTER_31:</span> <span class="k">begin</span>
<a name="l-588"></a>                                        <span class="n">perf_data_o</span> <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">;</span>
<a name="l-589"></a>                                        <span class="n">perf_we_o</span>   <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-590"></a>                <span class="k">end</span>
<a name="l-591"></a>
<a name="l-592"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_DCACHE:</span>             <span class="n">dcache_d</span>    <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]};</span> <span class="c1">// enable bit</span>
<a name="l-593"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_ICACHE:</span>             <span class="n">icache_d</span>    <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="mi">0</span><span class="p">]};</span> <span class="c1">// enable bit</span>
<a name="l-594"></a>                <span class="c1">// PMP locked logic</span>
<a name="l-595"></a>                <span class="c1">// 1. refuse to update any locked entry</span>
<a name="l-596"></a>                <span class="c1">// 2. also refuse to update the entry below a locked TOR entry</span>
<a name="l-597"></a>                <span class="c1">// Note that writes to pmpcfg below a locked TOR entry are valid</span>
<a name="l-598"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPCFG0:</span>    <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">/</span><span class="mi">8</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">locked</span><span class="p">)</span> <span class="n">pmpcfg_d</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="mi">8</span><span class="o">+:</span><span class="mi">8</span><span class="p">];</span>
<a name="l-599"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPCFG1:</span> <span class="k">begin</span>
<a name="l-600"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-601"></a>                        <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">4</span><span class="p">].</span><span class="n">locked</span><span class="p">)</span> <span class="n">pmpcfg_d</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">4</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="mi">8</span><span class="o">+:</span><span class="mi">8</span><span class="p">];</span>
<a name="l-602"></a>                    <span class="k">end</span>
<a name="l-603"></a>                <span class="k">end</span>
<a name="l-604"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPCFG2:</span>    <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">/</span><span class="mi">8</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">8</span><span class="p">].</span><span class="n">locked</span><span class="p">)</span> <span class="n">pmpcfg_d</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">8</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="mi">8</span><span class="o">+:</span><span class="mi">8</span><span class="p">];</span>
<a name="l-605"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPCFG3:</span> <span class="k">begin</span>
<a name="l-606"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-607"></a>                        <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">12</span><span class="p">].</span><span class="n">locked</span><span class="p">)</span> <span class="n">pmpcfg_d</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mi">12</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="mi">8</span><span class="o">+:</span><span class="mi">8</span><span class="p">];</span>
<a name="l-608"></a>                    <span class="k">end</span>
<a name="l-609"></a>                <span class="k">end</span>
<a name="l-610"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR0:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">0</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">1</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">1</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-611"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR1:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">1</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">2</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">2</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-612"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR2:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">2</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">3</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">3</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-613"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR3:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">3</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">4</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">4</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-614"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR4:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">4</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">5</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">5</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-615"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR5:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">5</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">6</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">6</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-616"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR6:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">6</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">7</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">7</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-617"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR7:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">7</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">8</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">8</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-618"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR8:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">8</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">9</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">9</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-619"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR9:</span>   <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span> <span class="mi">9</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>   <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-620"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR10:</span>  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-621"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR11:</span>  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-622"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR12:</span>  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-623"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR13:</span>  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">13</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-624"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR14:</span>  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">14</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">locked</span> <span class="o">&amp;&amp;</span> <span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">addr_mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">TOR</span><span class="p">))</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-625"></a>                <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_PMPADDR15:</span>  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pmpcfg_q</span><span class="p">[</span><span class="mi">15</span><span class="p">].</span><span class="n">locked</span><span class="p">)</span>  <span class="n">pmpaddr_d</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span>  <span class="o">=</span> <span class="n">csr_wdata</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-626"></a>                <span class="k">default</span><span class="o">:</span> <span class="n">update_access_exception</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-627"></a>            <span class="k">endcase</span>
<a name="l-628"></a>        <span class="k">end</span>
<a name="l-629"></a>
<a name="l-630"></a>        <span class="n">mstatus_d</span><span class="p">.</span><span class="n">sxl</span>  <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">XLEN_64</span><span class="p">;</span>
<a name="l-631"></a>        <span class="n">mstatus_d</span><span class="p">.</span><span class="n">uxl</span>  <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">XLEN_64</span><span class="p">;</span>
<a name="l-632"></a>
<a name="l-633"></a>        <span class="c1">// mark the floating point extension register as dirty</span>
<a name="l-634"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">FP_PRESENT</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">dirty_fp_state_csr</span> <span class="o">||</span> <span class="n">dirty_fp_state_i</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-635"></a>            <span class="n">mstatus_d</span><span class="p">.</span><span class="n">fs</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Dirty</span><span class="p">;</span>
<a name="l-636"></a>        <span class="k">end</span>
<a name="l-637"></a>        <span class="c1">// hardwired extension registers</span>
<a name="l-638"></a>        <span class="n">mstatus_d</span><span class="p">.</span><span class="n">sd</span>   <span class="o">=</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">xs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Dirty</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">fs</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">Dirty</span><span class="p">);</span>
<a name="l-639"></a>
<a name="l-640"></a>        <span class="c1">// write the floating point status register</span>
<a name="l-641"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">csr_write_fflags_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-642"></a>            <span class="n">fcsr_d</span><span class="p">.</span><span class="n">fflags</span> <span class="o">=</span> <span class="n">csr_wdata_i</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">fflags</span><span class="p">;</span>
<a name="l-643"></a>        <span class="k">end</span>
<a name="l-644"></a>        <span class="c1">// ---------------------</span>
<a name="l-645"></a>        <span class="c1">// External Interrupts</span>
<a name="l-646"></a>        <span class="c1">// ---------------------</span>
<a name="l-647"></a>        <span class="c1">// Machine Mode External Interrupt Pending</span>
<a name="l-648"></a>        <span class="n">mip_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">IRQ_M_EXT</span><span class="p">]</span> <span class="o">=</span> <span class="n">irq_i</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-649"></a>        <span class="c1">// Machine software interrupt</span>
<a name="l-650"></a>        <span class="n">mip_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">IRQ_M_SOFT</span><span class="p">]</span> <span class="o">=</span> <span class="n">ipi_i</span><span class="p">;</span>
<a name="l-651"></a>        <span class="c1">// Timer interrupt pending, coming from platform timer</span>
<a name="l-652"></a>        <span class="n">mip_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">IRQ_M_TIMER</span><span class="p">]</span> <span class="o">=</span> <span class="n">time_irq_i</span><span class="p">;</span>
<a name="l-653"></a>
<a name="l-654"></a>        <span class="c1">// -----------------------</span>
<a name="l-655"></a>        <span class="c1">// Manage Exception Stack</span>
<a name="l-656"></a>        <span class="c1">// -----------------------</span>
<a name="l-657"></a>        <span class="c1">// update exception CSRs</span>
<a name="l-658"></a>        <span class="c1">// we got an exception update cause, pc and stval register</span>
<a name="l-659"></a>        <span class="n">trap_to_priv_lvl</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">;</span>
<a name="l-660"></a>        <span class="c1">// Exception is taken and we are not in debug mode</span>
<a name="l-661"></a>        <span class="c1">// exceptions in debug mode don&#39;t update any fields</span>
<a name="l-662"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debug_mode_q</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span> <span class="o">!=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">DEBUG_REQUEST</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-663"></a>            <span class="c1">// do not flush, flush is reserved for CSR writes with side effects</span>
<a name="l-664"></a>            <span class="n">flush_o</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-665"></a>            <span class="c1">// figure out where to trap to</span>
<a name="l-666"></a>            <span class="c1">// a m-mode trap might be delegated if we are taking it in S mode</span>
<a name="l-667"></a>            <span class="c1">// first figure out if this was an exception or an interrupt e.g.: look at bit (XLEN-1)</span>
<a name="l-668"></a>            <span class="c1">// the cause register can only be $clog2(riscv::XLEN) bits long (as we only support XLEN exceptions)</span>
<a name="l-669"></a>            <span class="k">if</span> <span class="p">((</span><span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">mideleg_q</span><span class="p">[</span><span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]])</span> <span class="o">||</span>
<a name="l-670"></a>                <span class="p">(</span><span class="o">~</span><span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">medeleg_q</span><span class="p">[</span><span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]]))</span> <span class="k">begin</span>
<a name="l-671"></a>                <span class="c1">// traps never transition from a more-privileged mode to a less privileged mode</span>
<a name="l-672"></a>                <span class="c1">// so if we are already in M mode, stay there</span>
<a name="l-673"></a>                <span class="n">trap_to_priv_lvl</span> <span class="o">=</span> <span class="p">(</span><span class="n">priv_lvl_o</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">)</span> <span class="o">?</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span> <span class="o">:</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_S</span><span class="p">;</span>
<a name="l-674"></a>            <span class="k">end</span>
<a name="l-675"></a>
<a name="l-676"></a>            <span class="c1">// trap to supervisor mode</span>
<a name="l-677"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">trap_to_priv_lvl</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_S</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-678"></a>                <span class="c1">// update sstatus</span>
<a name="l-679"></a>                <span class="n">mstatus_d</span><span class="p">.</span><span class="n">sie</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-680"></a>                <span class="n">mstatus_d</span><span class="p">.</span><span class="n">spie</span> <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">sie</span><span class="p">;</span>
<a name="l-681"></a>                <span class="c1">// this can either be user or supervisor mode</span>
<a name="l-682"></a>                <span class="n">mstatus_d</span><span class="p">.</span><span class="n">spp</span>  <span class="o">=</span> <span class="n">priv_lvl_q</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-683"></a>                <span class="c1">// set cause</span>
<a name="l-684"></a>                <span class="n">scause_d</span>       <span class="o">=</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">;</span>
<a name="l-685"></a>                <span class="c1">// set epc</span>
<a name="l-686"></a>                <span class="n">sepc_d</span>         <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="n">pc_i</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]}},</span><span class="n">pc_i</span><span class="p">};</span>
<a name="l-687"></a>                <span class="c1">// set mtval or stval</span>
<a name="l-688"></a>                <span class="n">stval_d</span>        <span class="o">=</span> <span class="p">(</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">ZERO_TVAL</span>
<a name="l-689"></a>                                  <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span> <span class="ow">inside</span> <span class="p">{</span>
<a name="l-690"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ILLEGAL_INSTR</span><span class="p">,</span>
<a name="l-691"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">BREAKPOINT</span><span class="p">,</span>
<a name="l-692"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ENV_CALL_UMODE</span><span class="p">,</span>
<a name="l-693"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ENV_CALL_SMODE</span><span class="p">,</span>
<a name="l-694"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ENV_CALL_MMODE</span>
<a name="l-695"></a>                                  <span class="p">}</span> <span class="o">||</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]))</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">tval</span><span class="p">;</span>
<a name="l-696"></a>            <span class="c1">// trap to machine mode</span>
<a name="l-697"></a>            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-698"></a>                <span class="c1">// update mstatus</span>
<a name="l-699"></a>                <span class="n">mstatus_d</span><span class="p">.</span><span class="n">mie</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-700"></a>                <span class="n">mstatus_d</span><span class="p">.</span><span class="n">mpie</span> <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">mie</span><span class="p">;</span>
<a name="l-701"></a>                <span class="c1">// save the previous privilege mode</span>
<a name="l-702"></a>                <span class="n">mstatus_d</span><span class="p">.</span><span class="n">mpp</span>  <span class="o">=</span> <span class="n">priv_lvl_q</span><span class="p">;</span>
<a name="l-703"></a>                <span class="n">mcause_d</span>       <span class="o">=</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">;</span>
<a name="l-704"></a>                <span class="c1">// set epc</span>
<a name="l-705"></a>                <span class="n">mepc_d</span>         <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="n">pc_i</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]}},</span><span class="n">pc_i</span><span class="p">};</span>
<a name="l-706"></a>                <span class="c1">// set mtval or stval</span>
<a name="l-707"></a>                <span class="n">mtval_d</span>        <span class="o">=</span> <span class="p">(</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">ZERO_TVAL</span>
<a name="l-708"></a>                                  <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span> <span class="ow">inside</span> <span class="p">{</span>
<a name="l-709"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ILLEGAL_INSTR</span><span class="p">,</span>
<a name="l-710"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">BREAKPOINT</span><span class="p">,</span>
<a name="l-711"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ENV_CALL_UMODE</span><span class="p">,</span>
<a name="l-712"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ENV_CALL_SMODE</span><span class="p">,</span>
<a name="l-713"></a>                                    <span class="n">riscv</span><span class="o">::</span><span class="n">ENV_CALL_MMODE</span>
<a name="l-714"></a>                                  <span class="p">}</span> <span class="o">||</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]))</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">tval</span><span class="p">;</span>
<a name="l-715"></a>            <span class="k">end</span>
<a name="l-716"></a>
<a name="l-717"></a>            <span class="n">priv_lvl_d</span> <span class="o">=</span> <span class="n">trap_to_priv_lvl</span><span class="p">;</span>
<a name="l-718"></a>        <span class="k">end</span>
<a name="l-719"></a>
<a name="l-720"></a>        <span class="c1">// ------------------------------</span>
<a name="l-721"></a>        <span class="c1">// Debug</span>
<a name="l-722"></a>        <span class="c1">// ------------------------------</span>
<a name="l-723"></a>        <span class="c1">// Explains why Debug Mode was entered.</span>
<a name="l-724"></a>        <span class="c1">// When there are multiple reasons to enter Debug Mode in a single cycle, hardware should set cause to the cause with the highest priority.</span>
<a name="l-725"></a>        <span class="c1">// 1: An ebreak instruction was executed. (priority 3)</span>
<a name="l-726"></a>        <span class="c1">// 2: The Trigger Module caused a breakpoint exception. (priority 4)</span>
<a name="l-727"></a>        <span class="c1">// 3: The debugger requested entry to Debug Mode. (priority 2)</span>
<a name="l-728"></a>        <span class="c1">// 4: The hart single stepped because step was set. (priority 1)</span>
<a name="l-729"></a>        <span class="c1">// we are currently not in debug mode and could potentially enter</span>
<a name="l-730"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debug_mode_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-731"></a>            <span class="n">dcsr_d</span><span class="p">.</span><span class="n">prv</span> <span class="o">=</span> <span class="n">priv_lvl_o</span><span class="p">;</span>
<a name="l-732"></a>            <span class="c1">// trigger module fired</span>
<a name="l-733"></a>
<a name="l-734"></a>            <span class="c1">// caused by a breakpoint</span>
<a name="l-735"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">BREAKPOINT</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-736"></a>                <span class="n">dcsr_d</span><span class="p">.</span><span class="n">prv</span> <span class="o">=</span> <span class="n">priv_lvl_o</span><span class="p">;</span>
<a name="l-737"></a>                <span class="c1">// check that we actually want to enter debug depending on the privilege level we are currently in</span>
<a name="l-738"></a>                <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">priv_lvl_o</span><span class="p">)</span>
<a name="l-739"></a>                    <span class="n">riscv</span><span class="o">::</span><span class="nl">PRIV_LVL_M:</span> <span class="k">begin</span>
<a name="l-740"></a>                        <span class="n">debug_mode_d</span> <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">ebreakm</span><span class="p">;</span>
<a name="l-741"></a>                        <span class="n">set_debug_pc_o</span> <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">ebreakm</span><span class="p">;</span>
<a name="l-742"></a>                    <span class="k">end</span>
<a name="l-743"></a>                    <span class="n">riscv</span><span class="o">::</span><span class="nl">PRIV_LVL_S:</span> <span class="k">begin</span>
<a name="l-744"></a>                        <span class="n">debug_mode_d</span> <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">ebreaks</span><span class="p">;</span>
<a name="l-745"></a>                        <span class="n">set_debug_pc_o</span> <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">ebreaks</span><span class="p">;</span>
<a name="l-746"></a>                    <span class="k">end</span>
<a name="l-747"></a>                    <span class="n">riscv</span><span class="o">::</span><span class="nl">PRIV_LVL_U:</span> <span class="k">begin</span>
<a name="l-748"></a>                        <span class="n">debug_mode_d</span> <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">ebreaku</span><span class="p">;</span>
<a name="l-749"></a>                        <span class="n">set_debug_pc_o</span> <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">ebreaku</span><span class="p">;</span>
<a name="l-750"></a>                    <span class="k">end</span>
<a name="l-751"></a>                    <span class="k">default</span><span class="o">:</span><span class="p">;</span>
<a name="l-752"></a>                <span class="k">endcase</span>
<a name="l-753"></a>                <span class="c1">// save PC of next this instruction e.g.: the next one to be executed</span>
<a name="l-754"></a>                <span class="n">dpc_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="n">pc_i</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]}},</span><span class="n">pc_i</span><span class="p">};</span>
<a name="l-755"></a>                <span class="n">dcsr_d</span><span class="p">.</span><span class="n">cause</span> <span class="o">=</span> <span class="n">dm</span><span class="o">::</span><span class="n">CauseBreakpoint</span><span class="p">;</span>
<a name="l-756"></a>            <span class="k">end</span>
<a name="l-757"></a>
<a name="l-758"></a>            <span class="c1">// we&#39;ve got a debug request</span>
<a name="l-759"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">DEBUG_REQUEST</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-760"></a>                <span class="n">dcsr_d</span><span class="p">.</span><span class="n">prv</span> <span class="o">=</span> <span class="n">priv_lvl_o</span><span class="p">;</span>
<a name="l-761"></a>                <span class="c1">// save the PC</span>
<a name="l-762"></a>                <span class="n">dpc_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="n">pc_i</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]}},</span><span class="n">pc_i</span><span class="p">};</span>
<a name="l-763"></a>                <span class="c1">// enter debug mode</span>
<a name="l-764"></a>                <span class="n">debug_mode_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-765"></a>                <span class="c1">// jump to the base address</span>
<a name="l-766"></a>                <span class="n">set_debug_pc_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-767"></a>                <span class="c1">// save the cause as external debug request</span>
<a name="l-768"></a>                <span class="n">dcsr_d</span><span class="p">.</span><span class="n">cause</span> <span class="o">=</span> <span class="n">dm</span><span class="o">::</span><span class="n">CauseRequest</span><span class="p">;</span>
<a name="l-769"></a>            <span class="k">end</span>
<a name="l-770"></a>
<a name="l-771"></a>            <span class="c1">// single step enable and we just retired an instruction</span>
<a name="l-772"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">dcsr_q</span><span class="p">.</span><span class="n">step</span> <span class="o">&amp;&amp;</span> <span class="n">commit_ack_i</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-773"></a>                <span class="n">dcsr_d</span><span class="p">.</span><span class="n">prv</span> <span class="o">=</span> <span class="n">priv_lvl_o</span><span class="p">;</span>
<a name="l-774"></a>                <span class="c1">// valid CTRL flow change</span>
<a name="l-775"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">fu</span> <span class="o">==</span> <span class="n">CTRL_FLOW</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-776"></a>                    <span class="c1">// we saved the correct target address during execute</span>
<a name="l-777"></a>                    <span class="n">dpc_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">bp</span><span class="p">.</span><span class="n">predict_address</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]}},</span> <span class="n">commit_instr_i</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">bp</span><span class="p">.</span><span class="n">predict_address</span><span class="p">};</span>
<a name="l-778"></a>                <span class="c1">// exception valid</span>
<a name="l-779"></a>                <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-780"></a>                    <span class="n">dpc_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span><span class="n">trap_vector_base_o</span><span class="p">};</span>
<a name="l-781"></a>                <span class="c1">// return from environment</span>
<a name="l-782"></a>                <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">eret_o</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-783"></a>                    <span class="n">dpc_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span><span class="n">epc_o</span><span class="p">};</span>
<a name="l-784"></a>                <span class="c1">// consecutive PC</span>
<a name="l-785"></a>                <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-786"></a>                    <span class="n">dpc_d</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="p">{</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">pc</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">]}},</span> <span class="n">commit_instr_i</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">pc</span> <span class="o">+</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">is_compressed</span> <span class="o">?</span> <span class="mh">&#39;h2</span> <span class="o">:</span> <span class="mh">&#39;h4</span><span class="p">)};</span>
<a name="l-787"></a>                <span class="k">end</span>
<a name="l-788"></a>                <span class="n">debug_mode_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-789"></a>                <span class="n">set_debug_pc_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-790"></a>                <span class="n">dcsr_d</span><span class="p">.</span><span class="n">cause</span> <span class="o">=</span> <span class="n">dm</span><span class="o">::</span><span class="n">CauseSingleStep</span><span class="p">;</span>
<a name="l-791"></a>            <span class="k">end</span>
<a name="l-792"></a>        <span class="k">end</span>
<a name="l-793"></a>        <span class="c1">// go in halt-state again when we encounter an exception</span>
<a name="l-794"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">debug_mode_q</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">BREAKPOINT</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-795"></a>            <span class="n">set_debug_pc_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-796"></a>        <span class="k">end</span>
<a name="l-797"></a>
<a name="l-798"></a>        <span class="c1">// ------------------------------</span>
<a name="l-799"></a>        <span class="c1">// MPRV - Modify Privilege Level</span>
<a name="l-800"></a>        <span class="c1">// ------------------------------</span>
<a name="l-801"></a>        <span class="c1">// Set the address translation at which the load and stores should occur</span>
<a name="l-802"></a>        <span class="c1">// we can use the previous values since changing the address translation will always involve a pipeline flush</span>
<a name="l-803"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">mprv</span> <span class="o">&amp;&amp;</span> <span class="n">satp_q</span><span class="p">.</span><span class="n">mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MODE_SV</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">mpp</span> <span class="o">!=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">))</span>
<a name="l-804"></a>            <span class="n">en_ld_st_translation_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-805"></a>        <span class="k">else</span> <span class="c1">// otherwise we go with the regular settings</span>
<a name="l-806"></a>            <span class="n">en_ld_st_translation_d</span> <span class="o">=</span> <span class="n">en_translation_o</span><span class="p">;</span>
<a name="l-807"></a>
<a name="l-808"></a>        <span class="n">ld_st_priv_lvl_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">mprv</span><span class="p">)</span> <span class="o">?</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">mpp</span> <span class="o">:</span> <span class="n">priv_lvl_o</span><span class="p">;</span>
<a name="l-809"></a>        <span class="n">en_ld_st_translation_o</span> <span class="o">=</span> <span class="n">en_ld_st_translation_q</span><span class="p">;</span>
<a name="l-810"></a>        <span class="c1">// ------------------------------</span>
<a name="l-811"></a>        <span class="c1">// Return from Environment</span>
<a name="l-812"></a>        <span class="c1">// ------------------------------</span>
<a name="l-813"></a>        <span class="c1">// When executing an xRET instruction, supposing xPP holds the value y, xIE is set to xPIE; the privilege</span>
<a name="l-814"></a>        <span class="c1">// mode is changed to y; xPIE is set to 1; and xPP is set to U</span>
<a name="l-815"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">mret</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-816"></a>            <span class="c1">// return from exception, IF doesn&#39;t care from where we are returning</span>
<a name="l-817"></a>            <span class="n">eret_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-818"></a>            <span class="c1">// return to the previous privilege level and restore all enable flags</span>
<a name="l-819"></a>            <span class="c1">// get the previous machine interrupt enable flag</span>
<a name="l-820"></a>            <span class="n">mstatus_d</span><span class="p">.</span><span class="n">mie</span>  <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">mpie</span><span class="p">;</span>
<a name="l-821"></a>            <span class="c1">// restore the previous privilege level</span>
<a name="l-822"></a>            <span class="n">priv_lvl_d</span>     <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">mpp</span><span class="p">;</span>
<a name="l-823"></a>            <span class="c1">// set mpp to user mode</span>
<a name="l-824"></a>            <span class="n">mstatus_d</span><span class="p">.</span><span class="n">mpp</span>  <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_U</span><span class="p">;</span>
<a name="l-825"></a>            <span class="c1">// set mpie to 1</span>
<a name="l-826"></a>            <span class="n">mstatus_d</span><span class="p">.</span><span class="n">mpie</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-827"></a>        <span class="k">end</span>
<a name="l-828"></a>
<a name="l-829"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">sret</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-830"></a>            <span class="c1">// return from exception, IF doesn&#39;t care from where we are returning</span>
<a name="l-831"></a>            <span class="n">eret_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-832"></a>            <span class="c1">// return the previous supervisor interrupt enable flag</span>
<a name="l-833"></a>            <span class="n">mstatus_d</span><span class="p">.</span><span class="n">sie</span>  <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">spie</span><span class="p">;</span>
<a name="l-834"></a>            <span class="c1">// restore the previous privilege level</span>
<a name="l-835"></a>            <span class="n">priv_lvl_d</span>     <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span><span class="p">&#39;({</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">spp</span><span class="p">});</span>
<a name="l-836"></a>            <span class="c1">// set spp to user mode</span>
<a name="l-837"></a>            <span class="n">mstatus_d</span><span class="p">.</span><span class="n">spp</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-838"></a>            <span class="c1">// set spie to 1</span>
<a name="l-839"></a>            <span class="n">mstatus_d</span><span class="p">.</span><span class="n">spie</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-840"></a>        <span class="k">end</span>
<a name="l-841"></a>
<a name="l-842"></a>        <span class="c1">// return from debug mode</span>
<a name="l-843"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">dret</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-844"></a>            <span class="c1">// return from exception, IF doesn&#39;t care from where we are returning</span>
<a name="l-845"></a>            <span class="n">eret_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-846"></a>            <span class="c1">// restore the previous privilege level</span>
<a name="l-847"></a>            <span class="n">priv_lvl_d</span>     <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span><span class="p">&#39;(</span><span class="n">dcsr_q</span><span class="p">.</span><span class="n">prv</span><span class="p">);</span>
<a name="l-848"></a>            <span class="c1">// actually return from debug mode</span>
<a name="l-849"></a>            <span class="n">debug_mode_d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-850"></a>        <span class="k">end</span>
<a name="l-851"></a>    <span class="k">end</span>
<a name="l-852"></a>
<a name="l-853"></a>    <span class="c1">// ---------------------------</span>
<a name="l-854"></a>    <span class="c1">// CSR OP Select Logic</span>
<a name="l-855"></a>    <span class="c1">// ---------------------------</span>
<a name="l-856"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">csr_op_logic</span>
<a name="l-857"></a>        <span class="n">csr_wdata</span> <span class="o">=</span> <span class="n">csr_wdata_i</span><span class="p">;</span>
<a name="l-858"></a>        <span class="n">csr_we</span>    <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-859"></a>        <span class="n">csr_read</span>  <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-860"></a>        <span class="n">mret</span>      <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-861"></a>        <span class="n">sret</span>      <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-862"></a>        <span class="n">dret</span>      <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-863"></a>
<a name="l-864"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">csr_op_i</span><span class="p">)</span>
<a name="l-865"></a>            <span class="nl">CSR_WRITE:</span> <span class="n">csr_wdata</span> <span class="o">=</span> <span class="n">csr_wdata_i</span><span class="p">;</span>
<a name="l-866"></a>            <span class="nl">CSR_SET:</span>   <span class="n">csr_wdata</span> <span class="o">=</span> <span class="n">csr_wdata_i</span> <span class="o">|</span> <span class="n">csr_rdata</span><span class="p">;</span>
<a name="l-867"></a>            <span class="nl">CSR_CLEAR:</span> <span class="n">csr_wdata</span> <span class="o">=</span> <span class="p">(</span><span class="o">~</span><span class="n">csr_wdata_i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">csr_rdata</span><span class="p">;</span>
<a name="l-868"></a>            <span class="nl">CSR_READ:</span>  <span class="n">csr_we</span>    <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-869"></a>            <span class="nl">SRET:</span> <span class="k">begin</span>
<a name="l-870"></a>                <span class="c1">// the return should not have any write or read side-effects</span>
<a name="l-871"></a>                <span class="n">csr_we</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-872"></a>                <span class="n">csr_read</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-873"></a>                <span class="n">sret</span>     <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span> <span class="c1">// signal a return from supervisor mode</span>
<a name="l-874"></a>            <span class="k">end</span>
<a name="l-875"></a>            <span class="nl">MRET:</span> <span class="k">begin</span>
<a name="l-876"></a>                <span class="c1">// the return should not have any write or read side-effects</span>
<a name="l-877"></a>                <span class="n">csr_we</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-878"></a>                <span class="n">csr_read</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-879"></a>                <span class="n">mret</span>     <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span> <span class="c1">// signal a return from machine mode</span>
<a name="l-880"></a>            <span class="k">end</span>
<a name="l-881"></a>            <span class="nl">DRET:</span> <span class="k">begin</span>
<a name="l-882"></a>                <span class="c1">// the return should not have any write or read side-effects</span>
<a name="l-883"></a>                <span class="n">csr_we</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-884"></a>                <span class="n">csr_read</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-885"></a>                <span class="n">dret</span>     <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span> <span class="c1">// signal a return from debug mode</span>
<a name="l-886"></a>            <span class="k">end</span>
<a name="l-887"></a>            <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-888"></a>                <span class="n">csr_we</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-889"></a>                <span class="n">csr_read</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-890"></a>            <span class="k">end</span>
<a name="l-891"></a>        <span class="k">endcase</span>
<a name="l-892"></a>        <span class="c1">// if we are violating our privilges do not update the architectural state</span>
<a name="l-893"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">privilege_violation</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-894"></a>            <span class="n">csr_we</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-895"></a>            <span class="n">csr_read</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-896"></a>        <span class="k">end</span>
<a name="l-897"></a>    <span class="k">end</span>
<a name="l-898"></a>
<a name="l-899"></a>    <span class="k">assign</span> <span class="n">irq_ctrl_o</span><span class="p">.</span><span class="n">mie</span> <span class="o">=</span> <span class="n">mie_q</span><span class="p">;</span>
<a name="l-900"></a>    <span class="k">assign</span> <span class="n">irq_ctrl_o</span><span class="p">.</span><span class="n">mip</span> <span class="o">=</span> <span class="n">mip_q</span><span class="p">;</span>
<a name="l-901"></a>    <span class="k">assign</span> <span class="n">irq_ctrl_o</span><span class="p">.</span><span class="n">sie</span> <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">sie</span><span class="p">;</span>
<a name="l-902"></a>    <span class="k">assign</span> <span class="n">irq_ctrl_o</span><span class="p">.</span><span class="n">mideleg</span> <span class="o">=</span> <span class="n">mideleg_q</span><span class="p">;</span>
<a name="l-903"></a>    <span class="k">assign</span> <span class="n">irq_ctrl_o</span><span class="p">.</span><span class="n">global_enable</span> <span class="o">=</span> <span class="p">(</span><span class="o">~</span><span class="n">debug_mode_q</span><span class="p">)</span>
<a name="l-904"></a>                                    <span class="c1">// interrupts are enabled during single step or we are not stepping</span>
<a name="l-905"></a>                                    <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dcsr_q</span><span class="p">.</span><span class="n">step</span> <span class="o">|</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">stepie</span><span class="p">)</span>
<a name="l-906"></a>                                    <span class="o">&amp;</span> <span class="p">((</span><span class="n">mstatus_q</span><span class="p">.</span><span class="n">mie</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">priv_lvl_o</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">))</span>
<a name="l-907"></a>                                    <span class="o">|</span> <span class="p">(</span><span class="n">priv_lvl_o</span> <span class="o">!=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">));</span>
<a name="l-908"></a>
<a name="l-909"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">privilege_check</span>
<a name="l-910"></a>        <span class="c1">// -----------------</span>
<a name="l-911"></a>        <span class="c1">// Privilege Check</span>
<a name="l-912"></a>        <span class="c1">// -----------------</span>
<a name="l-913"></a>        <span class="n">privilege_violation</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-914"></a>        <span class="c1">// if we are reading or writing, check for the correct privilege level this has</span>
<a name="l-915"></a>        <span class="c1">// precedence over interrupts</span>
<a name="l-916"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">csr_op_i</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">CSR_WRITE</span><span class="p">,</span> <span class="n">CSR_SET</span><span class="p">,</span> <span class="n">CSR_CLEAR</span><span class="p">,</span> <span class="n">CSR_READ</span><span class="p">})</span> <span class="k">begin</span>
<a name="l-917"></a>            <span class="k">if</span> <span class="p">((</span><span class="n">riscv</span><span class="o">::</span><span class="n">priv_lvl_t</span><span class="p">&#39;(</span><span class="n">priv_lvl_o</span> <span class="o">&amp;</span> <span class="n">csr_addr</span><span class="p">.</span><span class="n">csr_decode</span><span class="p">.</span><span class="n">priv_lvl</span><span class="p">)</span> <span class="o">!=</span> <span class="n">csr_addr</span><span class="p">.</span><span class="n">csr_decode</span><span class="p">.</span><span class="n">priv_lvl</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-918"></a>                <span class="n">privilege_violation</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-919"></a>            <span class="k">end</span>
<a name="l-920"></a>            <span class="c1">// check access to debug mode only CSRs</span>
<a name="l-921"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">csr_addr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">4</span><span class="p">]</span> <span class="o">==</span> <span class="mh">8&#39;h7b</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">debug_mode_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-922"></a>                <span class="n">privilege_violation</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-923"></a>            <span class="k">end</span>
<a name="l-924"></a>            <span class="c1">// check counter-enabled counter CSR accesses</span>
<a name="l-925"></a>            <span class="c1">// counter address range is C00 to C1F</span>
<a name="l-926"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">csr_addr_i</span> <span class="ow">inside</span> <span class="p">{[</span><span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_CYCLE:</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_HPM_COUNTER_31</span><span class="p">]})</span> <span class="k">begin</span>
<a name="l-927"></a>                <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">csr_addr</span><span class="p">.</span><span class="n">csr_decode</span><span class="p">.</span><span class="n">priv_lvl</span><span class="p">)</span>
<a name="l-928"></a>                    <span class="n">riscv</span><span class="o">::</span><span class="nl">PRIV_LVL_M:</span> <span class="n">privilege_violation</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-929"></a>                    <span class="n">riscv</span><span class="o">::</span><span class="nl">PRIV_LVL_S:</span> <span class="n">privilege_violation</span> <span class="o">=</span> <span class="o">~</span><span class="n">mcounteren_q</span><span class="p">[</span><span class="n">csr_addr_i</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]];</span>
<a name="l-930"></a>                    <span class="n">riscv</span><span class="o">::</span><span class="nl">PRIV_LVL_U:</span> <span class="n">privilege_violation</span> <span class="o">=</span> <span class="o">~</span><span class="n">mcounteren_q</span><span class="p">[</span><span class="n">csr_addr_i</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">scounteren_q</span><span class="p">[</span><span class="n">csr_addr_i</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]];</span>
<a name="l-931"></a>                <span class="k">endcase</span>
<a name="l-932"></a>            <span class="k">end</span>
<a name="l-933"></a>        <span class="k">end</span>
<a name="l-934"></a>    <span class="k">end</span>
<a name="l-935"></a>    <span class="c1">// ----------------------</span>
<a name="l-936"></a>    <span class="c1">// CSR Exception Control</span>
<a name="l-937"></a>    <span class="c1">// ----------------------</span>
<a name="l-938"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">exception_ctrl</span>
<a name="l-939"></a>        <span class="n">csr_exception_o</span> <span class="o">=</span> <span class="p">{</span>
<a name="l-940"></a>            <span class="m">&#39;0</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">,</span> <span class="mb">1&#39;b0</span>
<a name="l-941"></a>        <span class="p">};</span>
<a name="l-942"></a>        <span class="c1">// ----------------------------------</span>
<a name="l-943"></a>        <span class="c1">// Illegal Access (decode exception)</span>
<a name="l-944"></a>        <span class="c1">// ----------------------------------</span>
<a name="l-945"></a>        <span class="c1">// we got an exception in one of the processes above</span>
<a name="l-946"></a>        <span class="c1">// throw an illegal instruction exception</span>
<a name="l-947"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">update_access_exception</span> <span class="o">||</span> <span class="n">read_access_exception</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-948"></a>            <span class="n">csr_exception_o</span><span class="p">.</span><span class="n">cause</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">ILLEGAL_INSTR</span><span class="p">;</span>
<a name="l-949"></a>            <span class="c1">// we don&#39;t set the tval field as this will be set by the commit stage</span>
<a name="l-950"></a>            <span class="c1">// this spares the extra wiring from commit to CSR and back to commit</span>
<a name="l-951"></a>            <span class="n">csr_exception_o</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-952"></a>        <span class="k">end</span>
<a name="l-953"></a>
<a name="l-954"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">privilege_violation</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-955"></a>          <span class="n">csr_exception_o</span><span class="p">.</span><span class="n">cause</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">ILLEGAL_INSTR</span><span class="p">;</span>
<a name="l-956"></a>          <span class="n">csr_exception_o</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-957"></a>        <span class="k">end</span>
<a name="l-958"></a>    <span class="k">end</span>
<a name="l-959"></a>
<a name="l-960"></a>    <span class="c1">// -------------------</span>
<a name="l-961"></a>    <span class="c1">// Wait for Interrupt</span>
<a name="l-962"></a>    <span class="c1">// -------------------</span>
<a name="l-963"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">wfi_ctrl</span>
<a name="l-964"></a>        <span class="c1">// wait for interrupt register</span>
<a name="l-965"></a>        <span class="n">wfi_d</span> <span class="o">=</span> <span class="n">wfi_q</span><span class="p">;</span>
<a name="l-966"></a>        <span class="c1">// if there is any interrupt pending un-stall the core</span>
<a name="l-967"></a>        <span class="c1">// also un-stall if we want to enter debug mode</span>
<a name="l-968"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">|</span><span class="n">mip_q</span> <span class="o">||</span> <span class="n">debug_req_i</span> <span class="o">||</span> <span class="n">irq_i</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-969"></a>            <span class="n">wfi_d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-970"></a>        <span class="c1">// or alternatively if there is no exception pending and we are not in debug mode wait here</span>
<a name="l-971"></a>        <span class="c1">// for the interrupt</span>
<a name="l-972"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debug_mode_q</span> <span class="o">&amp;&amp;</span> <span class="n">csr_op_i</span> <span class="o">==</span> <span class="n">WFI</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-973"></a>            <span class="n">wfi_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-974"></a>        <span class="k">end</span>
<a name="l-975"></a>    <span class="k">end</span>
<a name="l-976"></a>
<a name="l-977"></a>    <span class="c1">// output assignments dependent on privilege mode</span>
<a name="l-978"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">priv_output</span>
<a name="l-979"></a>        <span class="n">trap_vector_base_o</span> <span class="o">=</span> <span class="p">{</span><span class="n">mtvec_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b0</span><span class="p">};</span>
<a name="l-980"></a>        <span class="c1">// output user mode stvec</span>
<a name="l-981"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">trap_to_priv_lvl</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_S</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-982"></a>            <span class="n">trap_vector_base_o</span> <span class="o">=</span> <span class="p">{</span><span class="n">stvec_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b0</span><span class="p">};</span>
<a name="l-983"></a>        <span class="k">end</span>
<a name="l-984"></a>
<a name="l-985"></a>        <span class="c1">// if we are in debug mode jump to a specific address</span>
<a name="l-986"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">debug_mode_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-987"></a>            <span class="n">trap_vector_base_o</span> <span class="o">=</span> <span class="n">DmBaseAddress</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="n">dm</span><span class="o">::</span><span class="n">ExceptionAddress</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-988"></a>        <span class="k">end</span>
<a name="l-989"></a>
<a name="l-990"></a>        <span class="c1">// check if we are in vectored mode, if yes then do BASE + 4 * cause</span>
<a name="l-991"></a>        <span class="c1">// we are imposing an additional alignment-constraint of 64 * 4 bytes since</span>
<a name="l-992"></a>        <span class="c1">// we want to spare the costly addition</span>
<a name="l-993"></a>        <span class="k">if</span> <span class="p">((</span><span class="n">mtvec_q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span> <span class="n">stvec_q</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-994"></a>            <span class="n">trap_vector_base_o</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">cause</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-995"></a>        <span class="k">end</span>
<a name="l-996"></a>
<a name="l-997"></a>        <span class="n">epc_o</span> <span class="o">=</span> <span class="n">mepc_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-998"></a>        <span class="c1">// we are returning from supervisor mode, so take the sepc register</span>
<a name="l-999"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">sret</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1000"></a>            <span class="n">epc_o</span> <span class="o">=</span> <span class="n">sepc_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1001"></a>        <span class="k">end</span>
<a name="l-1002"></a>        <span class="c1">// we are returning from debug mode, to take the dpc register</span>
<a name="l-1003"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">dret</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1004"></a>            <span class="n">epc_o</span> <span class="o">=</span> <span class="n">dpc_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1005"></a>        <span class="k">end</span>
<a name="l-1006"></a>    <span class="k">end</span>
<a name="l-1007"></a>
<a name="l-1008"></a>    <span class="c1">// -------------------</span>
<a name="l-1009"></a>    <span class="c1">// Output Assignments</span>
<a name="l-1010"></a>    <span class="c1">// -------------------</span>
<a name="l-1011"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-1012"></a>        <span class="c1">// When the SEIP bit is read with a CSRRW, CSRRS, or CSRRC instruction, the value</span>
<a name="l-1013"></a>        <span class="c1">// returned in the rd destination register contains the logical-OR of the software-writable</span>
<a name="l-1014"></a>        <span class="c1">// bit and the interrupt signal from the interrupt controller.</span>
<a name="l-1015"></a>        <span class="n">csr_rdata_o</span> <span class="o">=</span> <span class="n">csr_rdata</span><span class="p">;</span>
<a name="l-1016"></a>
<a name="l-1017"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">csr_addr</span><span class="p">.</span><span class="n">address</span><span class="p">)</span>
<a name="l-1018"></a>            <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_MIP:</span> <span class="n">csr_rdata_o</span> <span class="o">=</span> <span class="n">csr_rdata</span> <span class="o">|</span> <span class="p">(</span><span class="n">irq_i</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">IRQ_S_EXT</span><span class="p">);</span>
<a name="l-1019"></a>            <span class="c1">// in supervisor mode we also need to check whether we delegated this bit</span>
<a name="l-1020"></a>            <span class="n">riscv</span><span class="o">::</span><span class="nl">CSR_SIP:</span> <span class="k">begin</span>
<a name="l-1021"></a>                <span class="n">csr_rdata_o</span> <span class="o">=</span> <span class="n">csr_rdata</span>
<a name="l-1022"></a>                            <span class="o">|</span> <span class="p">((</span><span class="n">irq_i</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mideleg_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">IRQ_S_EXT</span><span class="p">])</span> <span class="o">&lt;&lt;</span> <span class="n">riscv</span><span class="o">::</span><span class="n">IRQ_S_EXT</span><span class="p">);</span>
<a name="l-1023"></a>            <span class="k">end</span>
<a name="l-1024"></a>            <span class="k">default</span><span class="o">:</span><span class="p">;</span>
<a name="l-1025"></a>        <span class="k">endcase</span>
<a name="l-1026"></a>    <span class="k">end</span>
<a name="l-1027"></a>
<a name="l-1028"></a>    <span class="c1">// in debug mode we execute with privilege level M</span>
<a name="l-1029"></a>    <span class="k">assign</span> <span class="n">priv_lvl_o</span>       <span class="o">=</span> <span class="p">(</span><span class="n">debug_mode_q</span><span class="p">)</span> <span class="o">?</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span> <span class="o">:</span> <span class="n">priv_lvl_q</span><span class="p">;</span>
<a name="l-1030"></a>    <span class="c1">// FPU outputs</span>
<a name="l-1031"></a>    <span class="k">assign</span> <span class="n">fflags_o</span>         <span class="o">=</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">fflags</span><span class="p">;</span>
<a name="l-1032"></a>    <span class="k">assign</span> <span class="n">frm_o</span>            <span class="o">=</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">frm</span><span class="p">;</span>
<a name="l-1033"></a>    <span class="k">assign</span> <span class="n">fprec_o</span>          <span class="o">=</span> <span class="n">fcsr_q</span><span class="p">.</span><span class="n">fprec</span><span class="p">;</span>
<a name="l-1034"></a>    <span class="c1">// MMU outputs</span>
<a name="l-1035"></a>    <span class="k">assign</span> <span class="n">satp_ppn_o</span>       <span class="o">=</span> <span class="n">satp_q</span><span class="p">.</span><span class="n">ppn</span><span class="p">;</span>
<a name="l-1036"></a>    <span class="k">assign</span> <span class="n">asid_o</span>           <span class="o">=</span> <span class="n">satp_q</span><span class="p">.</span><span class="n">asid</span><span class="p">[</span><span class="n">AsidWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1037"></a>    <span class="k">assign</span> <span class="n">sum_o</span>            <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">sum</span><span class="p">;</span>
<a name="l-1038"></a>    <span class="c1">// we support bare memory addressing and SV39</span>
<a name="l-1039"></a>    <span class="k">assign</span> <span class="n">en_translation_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">satp_q</span><span class="p">.</span><span class="n">mode</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">MODE_SV</span> <span class="o">&amp;&amp;</span> <span class="n">priv_lvl_o</span> <span class="o">!=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">)</span>
<a name="l-1040"></a>                              <span class="o">?</span> <span class="mb">1&#39;b1</span>
<a name="l-1041"></a>                              <span class="o">:</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-1042"></a>    <span class="k">assign</span> <span class="n">mxr_o</span>            <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">mxr</span><span class="p">;</span>
<a name="l-1043"></a>    <span class="k">assign</span> <span class="n">tvm_o</span>            <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">tvm</span><span class="p">;</span>
<a name="l-1044"></a>    <span class="k">assign</span> <span class="n">tw_o</span>             <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">tw</span><span class="p">;</span>
<a name="l-1045"></a>    <span class="k">assign</span> <span class="n">tsr_o</span>            <span class="o">=</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">tsr</span><span class="p">;</span>
<a name="l-1046"></a>    <span class="k">assign</span> <span class="n">halt_csr_o</span>       <span class="o">=</span> <span class="n">wfi_q</span><span class="p">;</span>
<a name="l-1047"></a><span class="no">`ifdef</span> <span class="n">PITON_ARIANE</span>
<a name="l-1048"></a>    <span class="k">assign</span> <span class="n">icache_en_o</span>      <span class="o">=</span> <span class="n">icache_q</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1049"></a><span class="no">`else</span>
<a name="l-1050"></a>    <span class="k">assign</span> <span class="n">icache_en_o</span>      <span class="o">=</span> <span class="n">icache_q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">debug_mode_q</span><span class="p">);</span>
<a name="l-1051"></a><span class="no">`endif</span>
<a name="l-1052"></a>    <span class="k">assign</span> <span class="n">dcache_en_o</span>      <span class="o">=</span> <span class="n">dcache_q</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1053"></a>
<a name="l-1054"></a>    <span class="c1">// determine if mprv needs to be considered if in debug mode</span>
<a name="l-1055"></a>    <span class="k">assign</span> <span class="n">mprv</span>             <span class="o">=</span> <span class="p">(</span><span class="n">debug_mode_q</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dcsr_q</span><span class="p">.</span><span class="n">mprven</span><span class="p">)</span> <span class="o">?</span> <span class="mb">1&#39;b0</span> <span class="o">:</span> <span class="n">mstatus_q</span><span class="p">.</span><span class="n">mprv</span><span class="p">;</span>
<a name="l-1056"></a>    <span class="k">assign</span> <span class="n">debug_mode_o</span>     <span class="o">=</span> <span class="n">debug_mode_q</span><span class="p">;</span>
<a name="l-1057"></a>    <span class="k">assign</span> <span class="n">single_step_o</span>    <span class="o">=</span> <span class="n">dcsr_q</span><span class="p">.</span><span class="n">step</span><span class="p">;</span>
<a name="l-1058"></a>
<a name="l-1059"></a>    <span class="c1">// sequential process</span>
<a name="l-1060"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1061"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1062"></a>            <span class="n">priv_lvl_q</span>             <span class="o">&lt;=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">;</span>
<a name="l-1063"></a>            <span class="c1">// floating-point registers</span>
<a name="l-1064"></a>            <span class="n">fcsr_q</span>                 <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1065"></a>            <span class="c1">// debug signals</span>
<a name="l-1066"></a><span class="no">`ifdef</span> <span class="n">DROMAJO</span>
<a name="l-1067"></a>            <span class="n">debug_mode_q</span>           <span class="o">&lt;=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-1068"></a><span class="no">`else</span>
<a name="l-1069"></a>            <span class="n">debug_mode_q</span>           <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-1070"></a><span class="no">`endif</span>
<a name="l-1071"></a>            <span class="n">dcsr_q</span>                 <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1072"></a>            <span class="n">dcsr_q</span><span class="p">.</span><span class="n">prv</span>             <span class="o">&lt;=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">PRIV_LVL_M</span><span class="p">;</span>
<a name="l-1073"></a>            <span class="n">dpc_q</span>                  <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1074"></a>            <span class="n">dscratch0_q</span>            <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1075"></a>            <span class="n">dscratch1_q</span>            <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1076"></a>            <span class="c1">// machine mode registers</span>
<a name="l-1077"></a>            <span class="n">mstatus_q</span>              <span class="o">&lt;=</span> <span class="mb">64&#39;b0</span><span class="p">;</span>
<a name="l-1078"></a>            <span class="c1">// set to boot address + direct mode + 4 byte offset which is the initial trap</span>
<a name="l-1079"></a>            <span class="n">mtvec_rst_load_q</span>       <span class="o">&lt;=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-1080"></a>            <span class="n">mtvec_q</span>                <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1081"></a>            <span class="n">medeleg_q</span>              <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1082"></a>            <span class="n">mideleg_q</span>              <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1083"></a>            <span class="n">mip_q</span>                  <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1084"></a>            <span class="n">mie_q</span>                  <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1085"></a>            <span class="n">mepc_q</span>                 <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1086"></a>            <span class="n">mcause_q</span>               <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1087"></a>            <span class="n">mcounteren_q</span>           <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1088"></a>            <span class="n">mscratch_q</span>             <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1089"></a>            <span class="n">mtval_q</span>                <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1090"></a>            <span class="n">dcache_q</span>               <span class="o">&lt;=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="mb">1&#39;b1</span><span class="p">};</span>
<a name="l-1091"></a>            <span class="n">icache_q</span>               <span class="o">&lt;=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},</span> <span class="mb">1&#39;b1</span><span class="p">};</span>
<a name="l-1092"></a>            <span class="c1">// supervisor mode registers</span>
<a name="l-1093"></a>            <span class="n">sepc_q</span>                 <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1094"></a>            <span class="n">scause_q</span>               <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1095"></a>            <span class="n">stvec_q</span>                <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1096"></a>            <span class="n">scounteren_q</span>           <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1097"></a>            <span class="n">sscratch_q</span>             <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1098"></a>            <span class="n">stval_q</span>                <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1099"></a>            <span class="n">satp_q</span>                 <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1100"></a>            <span class="c1">// timer and counters</span>
<a name="l-1101"></a>            <span class="n">cycle_q</span>                <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1102"></a>            <span class="n">instret_q</span>              <span class="o">&lt;=</span> <span class="p">{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}};</span>
<a name="l-1103"></a>            <span class="c1">// aux registers</span>
<a name="l-1104"></a>            <span class="n">en_ld_st_translation_q</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-1105"></a>            <span class="c1">// wait for interrupt</span>
<a name="l-1106"></a>            <span class="n">wfi_q</span>                  <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-1107"></a>            <span class="c1">// pmp</span>
<a name="l-1108"></a>            <span class="n">pmpcfg_q</span>               <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1109"></a>            <span class="n">pmpaddr_q</span>              <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1110"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-1111"></a>            <span class="n">priv_lvl_q</span>             <span class="o">&lt;=</span> <span class="n">priv_lvl_d</span><span class="p">;</span>
<a name="l-1112"></a>            <span class="c1">// floating-point registers</span>
<a name="l-1113"></a>            <span class="n">fcsr_q</span>                 <span class="o">&lt;=</span> <span class="n">fcsr_d</span><span class="p">;</span>
<a name="l-1114"></a>            <span class="c1">// debug signals</span>
<a name="l-1115"></a>            <span class="n">debug_mode_q</span>           <span class="o">&lt;=</span> <span class="n">debug_mode_d</span><span class="p">;</span>
<a name="l-1116"></a>            <span class="n">dcsr_q</span>                 <span class="o">&lt;=</span> <span class="n">dcsr_d</span><span class="p">;</span>
<a name="l-1117"></a>            <span class="n">dpc_q</span>                  <span class="o">&lt;=</span> <span class="n">dpc_d</span><span class="p">;</span>
<a name="l-1118"></a>            <span class="n">dscratch0_q</span>            <span class="o">&lt;=</span> <span class="n">dscratch0_d</span><span class="p">;</span>
<a name="l-1119"></a>            <span class="n">dscratch1_q</span>            <span class="o">&lt;=</span> <span class="n">dscratch1_d</span><span class="p">;</span>
<a name="l-1120"></a>            <span class="c1">// machine mode registers</span>
<a name="l-1121"></a>            <span class="n">mstatus_q</span>              <span class="o">&lt;=</span> <span class="n">mstatus_d</span><span class="p">;</span>
<a name="l-1122"></a>            <span class="n">mtvec_rst_load_q</span>       <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-1123"></a>            <span class="n">mtvec_q</span>                <span class="o">&lt;=</span> <span class="n">mtvec_d</span><span class="p">;</span>
<a name="l-1124"></a>            <span class="n">medeleg_q</span>              <span class="o">&lt;=</span> <span class="n">medeleg_d</span><span class="p">;</span>
<a name="l-1125"></a>            <span class="n">mideleg_q</span>              <span class="o">&lt;=</span> <span class="n">mideleg_d</span><span class="p">;</span>
<a name="l-1126"></a>            <span class="n">mip_q</span>                  <span class="o">&lt;=</span> <span class="n">mip_d</span><span class="p">;</span>
<a name="l-1127"></a>            <span class="n">mie_q</span>                  <span class="o">&lt;=</span> <span class="n">mie_d</span><span class="p">;</span>
<a name="l-1128"></a>            <span class="n">mepc_q</span>                 <span class="o">&lt;=</span> <span class="n">mepc_d</span><span class="p">;</span>
<a name="l-1129"></a>            <span class="n">mcause_q</span>               <span class="o">&lt;=</span> <span class="n">mcause_d</span><span class="p">;</span>
<a name="l-1130"></a>            <span class="n">mcounteren_q</span>           <span class="o">&lt;=</span> <span class="n">mcounteren_d</span><span class="p">;</span>
<a name="l-1131"></a>            <span class="n">mscratch_q</span>             <span class="o">&lt;=</span> <span class="n">mscratch_d</span><span class="p">;</span>
<a name="l-1132"></a>            <span class="n">mtval_q</span>                <span class="o">&lt;=</span> <span class="n">mtval_d</span><span class="p">;</span>
<a name="l-1133"></a>            <span class="n">dcache_q</span>               <span class="o">&lt;=</span> <span class="n">dcache_d</span><span class="p">;</span>
<a name="l-1134"></a>            <span class="n">icache_q</span>               <span class="o">&lt;=</span> <span class="n">icache_d</span><span class="p">;</span>
<a name="l-1135"></a>            <span class="c1">// supervisor mode registers</span>
<a name="l-1136"></a>            <span class="n">sepc_q</span>                 <span class="o">&lt;=</span> <span class="n">sepc_d</span><span class="p">;</span>
<a name="l-1137"></a>            <span class="n">scause_q</span>               <span class="o">&lt;=</span> <span class="n">scause_d</span><span class="p">;</span>
<a name="l-1138"></a>            <span class="n">stvec_q</span>                <span class="o">&lt;=</span> <span class="n">stvec_d</span><span class="p">;</span>
<a name="l-1139"></a>            <span class="n">scounteren_q</span>           <span class="o">&lt;=</span> <span class="n">scounteren_d</span><span class="p">;</span>
<a name="l-1140"></a>            <span class="n">sscratch_q</span>             <span class="o">&lt;=</span> <span class="n">sscratch_d</span><span class="p">;</span>
<a name="l-1141"></a>            <span class="n">stval_q</span>                <span class="o">&lt;=</span> <span class="n">stval_d</span><span class="p">;</span>
<a name="l-1142"></a>            <span class="n">satp_q</span>                 <span class="o">&lt;=</span> <span class="n">satp_d</span><span class="p">;</span>
<a name="l-1143"></a>            <span class="c1">// timer and counters</span>
<a name="l-1144"></a>            <span class="n">cycle_q</span>                <span class="o">&lt;=</span> <span class="n">cycle_d</span><span class="p">;</span>
<a name="l-1145"></a>            <span class="n">instret_q</span>              <span class="o">&lt;=</span> <span class="n">instret_d</span><span class="p">;</span>
<a name="l-1146"></a>            <span class="c1">// aux registers</span>
<a name="l-1147"></a>            <span class="n">en_ld_st_translation_q</span> <span class="o">&lt;=</span> <span class="n">en_ld_st_translation_d</span><span class="p">;</span>
<a name="l-1148"></a>            <span class="c1">// wait for interrupt</span>
<a name="l-1149"></a>            <span class="n">wfi_q</span>                  <span class="o">&lt;=</span> <span class="n">wfi_d</span><span class="p">;</span>
<a name="l-1150"></a>            <span class="c1">// pmp</span>
<a name="l-1151"></a>            <span class="k">for</span><span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1152"></a>                <span class="k">if</span><span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">NrPMPEntries</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1153"></a>                    <span class="n">pmpcfg_q</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">pmpcfg_d</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-1154"></a>                    <span class="n">pmpaddr_q</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">pmpaddr_d</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-1155"></a>                <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-1156"></a>                    <span class="n">pmpcfg_q</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1157"></a>                    <span class="n">pmpaddr_q</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-1158"></a>                <span class="k">end</span>
<a name="l-1159"></a>            <span class="k">end</span>
<a name="l-1160"></a>        <span class="k">end</span>
<a name="l-1161"></a>    <span class="k">end</span>
<a name="l-1162"></a>
<a name="l-1163"></a>    <span class="c1">//-------------</span>
<a name="l-1164"></a>    <span class="c1">// Assertions</span>
<a name="l-1165"></a>    <span class="c1">//-------------</span>
<a name="l-1166"></a>    <span class="c1">//pragma translate_off</span>
<a name="l-1167"></a>    <span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-1168"></a>        <span class="c1">// check that eret and ex are never valid together</span>
<a name="l-1169"></a>        <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-1170"></a>          <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="o">!</span><span class="p">(</span><span class="n">eret_o</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">))</span>
<a name="l-1171"></a>        <span class="k">else</span> <span class="k">begin</span> <span class="p">$</span><span class="n">error</span><span class="p">(</span><span class="s">&quot;eret and exception should never be valid at the same time&quot;</span><span class="p">);</span> <span class="p">$</span><span class="n">stop</span><span class="p">();</span> <span class="k">end</span>
<a name="l-1172"></a>    <span class="no">`endif</span>
<a name="l-1173"></a>    <span class="c1">//pragma translate_on</span>
<a name="l-1174"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>