verilog xil_defaultlib --include "/home/adnepukan/vitis/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" \
"../../../bd/system/ip/system_zynq_ultra_ps_e_0_0/sim/system_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/system/ipshared/cdac/src/config_register_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/cdac/src/config_register.v" \
"../../../bd/system/ip/system_config_register_0_0/sim/system_config_register_0_0.v" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \

sv xil_defaultlib --include "/home/adnepukan/vitis/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_arsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_rsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_awsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_wsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_bsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/sim/bd_44e3_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/sim/bd_44e3_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/sim/bd_44e3_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/sim/bd_44e3_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/sim/bd_44e3_m00arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/sim/bd_44e3_m00rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/sim/bd_44e3_m00awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/sim/bd_44e3_m00wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/sim/bd_44e3_m00bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/sim/bd_44e3_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/sim/bd_44e3_m01s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/sim/bd_44e3_m01arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/sim/bd_44e3_m01rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/sim/bd_44e3_m01awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/sim/bd_44e3_m01wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/sim/bd_44e3_m01bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/sim/bd_44e3_m01e_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_30/sim/bd_44e3_m02s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_31/sim/bd_44e3_m02arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_32/sim/bd_44e3_m02rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_33/sim/bd_44e3_m02awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_34/sim/bd_44e3_m02wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_35/sim/bd_44e3_m02bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_0/bd_0/ip/ip_36/sim/bd_44e3_m02e_0.sv" \

verilog xil_defaultlib --include "/home/adnepukan/vitis/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.v" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/sim/bd_2721.v" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_2721_one_0.v" \

sv xil_defaultlib --include "/home/adnepukan/vitis/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_2721_arinsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_2721_rinsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_2721_awinsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_2721_winsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_2721_binsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_2721_aroutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_2721_routsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_2721_awoutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_2721_woutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_2721_boutsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_2721_arni_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_13/sim/bd_2721_rni_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_14/sim/bd_2721_awni_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_15/sim/bd_2721_wni_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_16/sim/bd_2721_bni_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_17/sim/bd_2721_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_18/sim/bd_2721_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_19/sim/bd_2721_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_20/sim/bd_2721_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_21/sim/bd_2721_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_22/sim/bd_2721_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_23/sim/bd_2721_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_24/sim/bd_2721_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_25/sim/bd_2721_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_26/sim/bd_2721_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_27/sim/bd_2721_m00arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_28/sim/bd_2721_m00rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_29/sim/bd_2721_m00awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_30/sim/bd_2721_m00wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_31/sim/bd_2721_m00bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_32/sim/bd_2721_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_33/sim/bd_2721_m01s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_34/sim/bd_2721_m01arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_35/sim/bd_2721_m01rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_36/sim/bd_2721_m01awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_37/sim/bd_2721_m01wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_38/sim/bd_2721_m01bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_1_0/bd_0/ip/ip_39/sim/bd_2721_m01e_0.sv" \

verilog xil_defaultlib --include "/home/adnepukan/vitis/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_1_0/sim/system_axi_smc_1_0.v" \
"../../../bd/system/ip/system_Top_0_0/sim/system_Top_0_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
