// Seed: 2289778323
`define pp_12 0
`define pp_13 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    output tri1 id_11
);
  type_0 id_12 (
      .id_0(id_0),
      .id_1(1),
      .id_2(id_11[1])
  );
  logic id_13;
  logic id_14;
endmodule
