$date
	Tue Dec  6 15:21:28 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module scannerState_testbench $end
$var wire 3 ! state [2:0] $end
$var reg 1 " clk $end
$var reg 1 # flush $end
$var reg 1 $ goToStandby $end
$var reg 1 % initialOn $end
$var reg 4 & prog [3:0] $end
$var reg 1 ' reset $end
$var reg 1 ( startScan $end
$var reg 1 ) startTransfer $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # flush $end
$var wire 1 $ goToStandby $end
$var wire 1 % initialOn $end
$var wire 4 * prog [3:0] $end
$var wire 1 ' reset $end
$var wire 1 ( startScan $end
$var wire 1 ) startTransfer $end
$var wire 3 + state [2:0] $end
$var wire 1 , whichScanner $end
$var reg 1 - active $end
$var reg 3 . ns [2:0] $end
$var reg 3 / ps [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
x-
z,
b0 +
bx *
x)
x(
1'
bx &
x%
x$
x#
0"
b0 !
$end
#5
0-
1"
#10
0"
#15
b0 &
b0 *
0%
0#
0)
0(
0$
0'
1"
#20
0"
#25
1%
1"
#30
0"
#35
b1 .
0%
1$
1-
1"
#40
0"
#45
b1 !
b1 +
b1 /
0$
1"
#50
0"
#55
b10 .
1(
1"
#60
0"
#65
b11 .
b10 !
b10 +
b10 /
b1010 &
b1010 *
0(
1"
#70
0"
#75
b11 !
b11 +
b11 /
1"
#80
0"
#85
b100 .
1)
1"
#90
0"
#95
b0 .
b0 &
b0 *
0)
b100 !
b100 +
b100 /
1"
#100
0"
#105
b1 .
b0 !
b0 +
b0 /
1$
1"
#110
0"
#115
b10 .
1(
0$
b1 !
b1 +
b1 /
1"
#120
0"
#125
b11 .
b10 !
b10 +
b10 /
b1010 &
b1010 *
0(
1"
#130
0"
#135
b101 .
1#
b11 !
b11 +
b11 /
1"
#140
0"
#145
b0 .
b101 !
b101 +
b101 /
b0 &
b0 *
0#
1"
#150
0"
#155
b0 !
b0 +
b0 /
1"
#160
0"
#165
1"
