// Seed: 1569599981
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4
);
  uwire id_5;
  logic id_6 = id_5[1];
endmodule
