// Seed: 1220948889
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    output id_3
);
  reg id_4;
  assign id_4 = 1 ? 1 : 1;
  always @(1'b0 or posedge id_2 - id_4) begin
    id_4 <= id_1;
  end
  logic id_5;
endmodule
