<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1531.031 ; gain = 8.238&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2017.4&#xD;&#xA;Project:             sobeledge&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Tue May 04 18:25:52 +0530 2021&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:         1537&#xD;&#xA;LUT:           4087&#xD;&#xA;FF:            3751&#xD;&#xA;DSP:             39&#xD;&#xA;BRAM:             9&#xD;&#xA;SRL:             18&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    8.929&#xD;&#xA;CP achieved post-implementation:    9.117&#xD;&#xA;Timing met" projectName="sobeledge" solutionName="solution1" date="2021-05-04T18:25:52.674+0530" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="sobeledge" solutionName="solution1" date="2021-05-04T18:25:38.844+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;INPUT_STREAM_TLAST[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;INPUT_STREAM_TLAST[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: a3eecf6c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1361.145 ; gain = 13.008&#xD;&#xA;Post Restoration Checksum: NetGraph: 229f25c4 NumContArr: 814fa9a8 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: a3eecf6c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1361.145 ; gain = 13.008&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: a3eecf6c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1367.266 ; gain = 19.129&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: a3eecf6c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1367.266 ; gain = 19.129&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: b06e0c06&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1373.359 ; gain = 25.223" projectName="sobeledge" solutionName="solution1" date="2021-05-04T18:25:18.721+0530" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
