{"vcs1":{"timestamp_begin":1739096235.421635149, "rt":0.23, "ut":0.09, "st":0.10}}
{"vcselab":{"timestamp_begin":1739096235.728315482, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739096236.032097549, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739096235.190602717}
{"VCS_COMP_START_TIME": 1739096235.190602717}
{"VCS_COMP_END_TIME": 1739096236.246999294}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150356}}
