v 3
file . "main.vhdl" "20190503071456.000" "20190503151456.037":
  entity main at 1( 0) + 0 on 15;
  architecture behave of main at 12( 164) + 0 on 16;
