/*
 * Data version: 230209_212853
 *
 * Copyright (C) 2017-2023, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_AM64X_CLK_IDS_H
#define SOC_AM64X_CLK_IDS_H

#define CLK_AM64X_GLUELOGIC_HFOSC0_CLKOUT 1
#define CLK_AM64X_GLUELOGIC_RCOSC_CLKOUT 2
#define CLK_AM64X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K 3
#define CLK_AM64X_BOARD_0_CPTS0_RFT_CLK_OUT 4
#define CLK_AM64X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 5
#define CLK_AM64X_BOARD_0_EXT_REFCLK1_OUT 6
#define CLK_AM64X_BOARD_0_FSI_RX0_CLK_OUT 7
#define CLK_AM64X_BOARD_0_FSI_RX1_CLK_OUT 8
#define CLK_AM64X_BOARD_0_FSI_RX2_CLK_OUT 9
#define CLK_AM64X_BOARD_0_FSI_RX3_CLK_OUT 10
#define CLK_AM64X_BOARD_0_FSI_RX4_CLK_OUT 11
#define CLK_AM64X_BOARD_0_FSI_RX5_CLK_OUT 12
#define CLK_AM64X_BOARD_0_GPMC0_CLKLB_OUT 13
#define CLK_AM64X_BOARD_0_I2C0_SCL_OUT 14
#define CLK_AM64X_BOARD_0_I2C1_SCL_OUT 15
#define CLK_AM64X_BOARD_0_I2C2_SCL_OUT 16
#define CLK_AM64X_BOARD_0_I2C3_SCL_OUT 17
#define CLK_AM64X_BOARD_0_LED_CLK_OUT 18
#define CLK_AM64X_BOARD_0_MCU_EXT_REFCLK0_OUT 19
#define CLK_AM64X_BOARD_0_MMC1_CLKLB_OUT 20
#define CLK_AM64X_BOARD_0_OSPI0_DQS_OUT 21
#define CLK_AM64X_BOARD_0_OSPI0_LBCLKO_OUT 22
#define CLK_AM64X_BOARD_0_PRG0_RGMII1_RXC_OUT 23
#define CLK_AM64X_BOARD_0_PRG0_RGMII1_TXC_OUT 24
#define CLK_AM64X_BOARD_0_PRG0_RGMII2_RXC_OUT 25
#define CLK_AM64X_BOARD_0_PRG0_RGMII2_TXC_OUT 26
#define CLK_AM64X_BOARD_0_PRG1_RGMII1_RXC_OUT 27
#define CLK_AM64X_BOARD_0_PRG1_RGMII1_TXC_OUT 28
#define CLK_AM64X_BOARD_0_PRG1_RGMII2_RXC_OUT 29
#define CLK_AM64X_BOARD_0_PRG1_RGMII2_TXC_OUT 30
#define CLK_AM64X_BOARD_0_RGMII1_RXC_OUT 31
#define CLK_AM64X_BOARD_0_RGMII1_TXC_OUT 32
#define CLK_AM64X_BOARD_0_RGMII2_RXC_OUT 33
#define CLK_AM64X_BOARD_0_RGMII2_TXC_OUT 34
#define CLK_AM64X_BOARD_0_RMII_REF_CLK_OUT 35
#define CLK_AM64X_BOARD_0_SPI0_CLK_OUT 36
#define CLK_AM64X_BOARD_0_SPI1_CLK_OUT 37
#define CLK_AM64X_BOARD_0_SPI2_CLK_OUT 38
#define CLK_AM64X_BOARD_0_SPI3_CLK_OUT 39
#define CLK_AM64X_BOARD_0_SPI4_CLK_OUT 40
#define CLK_AM64X_BOARD_0_TCK_OUT 41
#define CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF0 42
#define CLK_AM64X_CPSW_3GUSS_MAIN_0_CPTS_GENF1 43
#define CLK_AM64X_CPSW_3GUSS_MAIN_0_RGMII1_TXC_O 44
#define CLK_AM64X_CPSW_3GUSS_MAIN_0_RGMII2_TXC_O 45
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 46
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM 47
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 48
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_11_TIMER_PWM 49
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 50
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM 51
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 52
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM 53
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 54
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM 55
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 56
#define CLK_AM64X_DMTIMER_DMC1MS_MAIN_9_TIMER_PWM 57
#define CLK_AM64X_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 58
#define CLK_AM64X_FSI_TX_MAIN_0_FSI_TX_CK 59
#define CLK_AM64X_FSI_TX_MAIN_1_FSI_TX_CK 60
#define CLK_AM64X_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK 61
#define CLK_AM64X_GPMC_MAIN_0_PO_GPMC_DEV_CLK 62
#define CLK_AM64X_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK 63
#define CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_MDIO_MDCLK_O 64
#define CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_RGMII0_TXC_O 65
#define CLK_AM64X_ICSS_G_16FF_MAIN_0_PR1_RGMII1_TXC_O 66
#define CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_MDIO_MDCLK_O 67
#define CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_RGMII0_TXC_O 68
#define CLK_AM64X_ICSS_G_16FF_MAIN_1_PR1_RGMII1_TXC_O 69
#define CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF1 70
#define CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF2 71
#define CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF3 72
#define CLK_AM64X_K3_CPTS_MAIN_0_CPTS_GENF4 73
#define CLK_AM64X_MSHSI2C_MAIN_0_PORSCL 74
#define CLK_AM64X_MSHSI2C_MAIN_1_PORSCL 75
#define CLK_AM64X_MSHSI2C_MAIN_2_PORSCL 76
#define CLK_AM64X_MSHSI2C_MAIN_3_PORSCL 77
#define CLK_AM64X_PCIE_G2X1_64_MAIN_0_PCIE_LANE0_TXCLK 78
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 79
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 80
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 81
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 82
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK 83
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK 84
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 85
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 86
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 87
#define CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 88
#define CLK_AM64X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 89
#define CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 90
#define CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 91
#define CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 92
#define CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 93
#define CLK_AM64X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK 94
#define CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 95
#define CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 96
#define CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 97
#define CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 98
#define CLK_AM64X_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK 99
#define CLK_AM64X_SPI_MAIN_0_IO_CLKSPIO_CLK 100
#define CLK_AM64X_SPI_MAIN_1_IO_CLKSPIO_CLK 101
#define CLK_AM64X_SPI_MAIN_2_IO_CLKSPIO_CLK 102
#define CLK_AM64X_SPI_MAIN_3_IO_CLKSPIO_CLK 103
#define CLK_AM64X_SPI_MAIN_4_IO_CLKSPIO_CLK 104
#define CLK_AM64X_USB3P0SS64_16FFC_MAIN_0_PIPE_TXCLK 105
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_REFCLK 106
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXCLK 107
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXFCLK 108
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXFCLK 109
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 110
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_REFCLK 111
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXCLK 112
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXFCLK 113
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXFCLK 114
#define CLK_AM64X_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXMCLK 115
#define CLK_AM64X_MAIN_ADC_CLK_SEL_OUT0 116
#define CLK_AM64X_MAIN_EMMCSD1_IO_CLKLB_SEL_OUT0 117
#define CLK_AM64X_MAIN_OSPI_LOOPBACK_CLK_SEL_OUT0 118
#define CLK_AM64X_MAIN_PCIE0_CPTS_CLK_SEL_OUT0 119
#define CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT0 120
#define CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT1 121
#define CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT2 122
#define CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT3 123
#define CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT4 124
#define CLK_AM64X_MAIN_WWDTCLKN_SEL_OUT5 125
#define CLK_AM64X_MAIN_SPI0_MSTR_LP_CLKSEL_OUT0 126
#define CLK_AM64X_MAIN_SPI1_MSTR_LP_CLKSEL_OUT0 127
#define CLK_AM64X_MAIN_SPI2_MSTR_LP_CLKSEL_OUT0 128
#define CLK_AM64X_MAIN_SPI3_MSTR_LP_CLKSEL_OUT0 129
#define CLK_AM64X_MAIN_SPI4_MSTR_LP_CLKSEL_OUT0 130
#define CLK_AM64X_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 131
#define CLK_AM64X_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 132
#define CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK 133
#define CLK_AM64X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK 134
#define CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 135
#define CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 136
#define CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 137
#define CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 138
#define CLK_AM64X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 139
#define CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 140
#define CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 141
#define CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 142
#define CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 143
#define CLK_AM64X_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK 144
#define CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 145
#define CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 146
#define CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 147
#define CLK_AM64X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 148
#define CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 149
#define CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 150
#define CLK_AM64X_MAIN_CPTS_CLK_SEL_OUT0 151
#define CLK_AM64X_MAIN_CP_GEMAC_CPTS_CLK_SEL_OUT0 152
#define CLK_AM64X_MAIN_EMMCSD0_REFCLK_SEL_OUT0 153
#define CLK_AM64X_MAIN_EMMCSD1_REFCLK_SEL_OUT0 154
#define CLK_AM64X_MAIN_GPMC_FCLK_SEL_OUT0 155
#define CLK_AM64X_MAIN_GTCCLK_SEL_OUT0 156
#define CLK_AM64X_MAIN_ICSSGN_CORE_CLK_SEL_OUT0 157
#define CLK_AM64X_MAIN_ICSSGN_CORE_CLK_SEL_OUT1 158
#define CLK_AM64X_MAIN_ICSSGN_IEPCLK_SEL_OUT0 159
#define CLK_AM64X_MAIN_ICSSGN_IEPCLK_SEL_OUT1 160
#define CLK_AM64X_MAIN_MCANN_CLK_SEL_OUT0 161
#define CLK_AM64X_MAIN_MCANN_CLK_SEL_OUT1 162
#define CLK_AM64X_MAIN_OSPI_REF_CLK_SEL_OUT0 163
#define CLK_AM64X_MAIN_SERDES0_CORE_REFCLK_SEL_OUT0 164
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT0 165
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT1 166
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT10 167
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT11 168
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT2 169
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT3 170
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT4 171
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT5 172
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT6 173
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT7 174
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT8 175
#define CLK_AM64X_MAIN_TIMERCLKN_SEL_OUT9 176
#define CLK_AM64X_MAIN_USB0_REFCLK_SEL_OUT0 177
#define CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 178
#define CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 179
#define CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 180
#define CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 181
#define CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 182
#define CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 183
#define CLK_AM64X_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 184
#define CLK_AM64X_MAIN_USART0_FCLK_SEL_OUT0 185
#define CLK_AM64X_MAIN_USART1_FCLK_SEL_OUT0 186
#define CLK_AM64X_MAIN_USART2_FCLK_SEL_OUT0 187
#define CLK_AM64X_MAIN_USART3_FCLK_SEL_OUT0 188
#define CLK_AM64X_MAIN_USART4_FCLK_SEL_OUT0 189
#define CLK_AM64X_MAIN_USART5_FCLK_SEL_OUT0 190
#define CLK_AM64X_MAIN_USART6_FCLK_SEL_OUT0 191
#define CLK_AM64X_CLKOUT_CTRL_OUT0 192
#define CLK_AM64X_MAIN_OBSCLK0_MUX_SEL_OUT0 193
#define CLK_AM64X_MCU_WWDTCLK_SEL_OUT0 194
#define CLK_AM64X_BOARD_0_MCU_I2C0_SCL_OUT 195
#define CLK_AM64X_BOARD_0_MCU_I2C1_SCL_OUT 196
#define CLK_AM64X_BOARD_0_MCU_SPI0_CLK_OUT 197
#define CLK_AM64X_BOARD_0_MCU_SPI1_CLK_OUT 198
#define CLK_AM64X_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 199
#define CLK_AM64X_DMTIMER_DMC1MS_MCU_1_TIMER_PWM 200
#define CLK_AM64X_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 201
#define CLK_AM64X_DMTIMER_DMC1MS_MCU_3_TIMER_PWM 202
#define CLK_AM64X_MSHSI2C_MCU_0_PORSCL 203
#define CLK_AM64X_MSHSI2C_MCU_1_PORSCL 204
#define CLK_AM64X_OSBCLK0_DIV_OUT0 205
#define CLK_AM64X_PLLFRACF_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 206
#define CLK_AM64X_SPI_MCU_0_IO_CLKSPIO_CLK 207
#define CLK_AM64X_SPI_MCU_1_IO_CLKSPIO_CLK 208
#define CLK_AM64X_MCU_SPI0_MSTR_LP_CLKSEL_OUT0 209
#define CLK_AM64X_MCU_SPI1_MSTR_LP_CLKSEL_OUT0 210
#define CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 211
#define CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK 212
#define CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK 213
#define CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 214
#define CLK_AM64X_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 215
#define CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_SYSCLKOUT_CLK 216
#define CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 217
#define CLK_AM64X_MCU_M4FSS_CLKSEL_OUT0 218
#define CLK_AM64X_MCU_OBSCLK_MUX_SEL_OUT0 219
#define CLK_AM64X_MCU_TIMERCLKN_SEL_OUT0 220
#define CLK_AM64X_MCU_TIMERCLKN_SEL_OUT1 221
#define CLK_AM64X_MCU_TIMERCLKN_SEL_OUT2 222
#define CLK_AM64X_MCU_TIMERCLKN_SEL_OUT3 223
#define CLK_AM64X_MCU_OBSCLK_DIV_OUT0 224
#define CLK_AM64X_MCU_OBSCLK_OUTMUX_SEL_OUT0 225
#define CLK_AM64X_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 226
#define CLK_AM64X_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV24_CLK_CLK 227

#endif /* SOC_AM64X_CLK_IDS_H */
