$date
	Sun Nov 19 01:03:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module srff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ reset $end
$var reg 1 % s $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' r $end
$var wire 1 ( reset $end
$var wire 1 ) s $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#10
1$
1(
1#
1'
0%
0)
1"
1&
#20
0#
0'
0"
0&
#30
1%
1)
1"
1&
#40
1*
1!
0"
0&
#50
1"
1&
