//===-- ForceDirectedScheduling.cpp - ForceDirected Scheduler ---*- C++ -*-===//
//
// Copyright: 2011 by SYSU EDA Group. all rights reserved.
// IMPORTANT: This software is supplied to you by Hongbin Zheng in consideration
// of your agreement to the following terms, and your use, installation,
// modification or redistribution of this software constitutes acceptance
// of these terms.  If you do not agree with these terms, please do not use,
// install, modify or redistribute this software. You may not redistribute,
// install copy or modify this software without written permission from
// Hongbin Zheng.
//
//===----------------------------------------------------------------------===//
//
// This file implement the Force Direct Schedulers
//
//===----------------------------------------------------------------------===//

#include "SchedulingBase.h"

#define DEBUG_TYPE "vbe-fds"
#include "llvm/Support/Debug.h"

using namespace llvm;

//===----------------------------------------------------------------------===//
struct ims_sort {
  SchedulingBase &Info;
  ims_sort(SchedulingBase &s) : Info(s) {}
  bool operator() (const VSUnit *LHS, const VSUnit *RHS) const;
};

bool ims_sort::operator()(const VSUnit* LHS, const VSUnit* RHS) const {
  // Schedule the sunit that taking non-trivial function unit first.
  FuncUnitId LHSID = LHS->getFUId(), RHSID = RHS->getFUId();
  if (!LHSID.isTrivial() && RHSID.isTrivial()) return false;
  if (LHSID.isTrivial() && !RHSID.isTrivial()) return true;
  // Schedule the schedule unit with less available function unit first.
  if (!LHSID.isBound() && RHSID.isBound()) return true;
  if (LHSID.isBound() && !RHSID.isBound()) return false;

  unsigned LALAP = Info.getALAPStep(LHS), RALAP = Info.getALAPStep(RHS);
  if (LALAP > RALAP) return true;
  if (LALAP < RALAP) return false;

  unsigned LASAP = Info.getASAPStep(LHS), RASAP = Info.getASAPStep(RHS);
  if (LASAP > RASAP) return true;
  if (LASAP < RASAP) return false;

  return LHS->getIdx() > RHS->getIdx();
}

bool IterativeModuloScheduling::scheduleState() {
  G.resetSchedule(getMII());
  buildTimeFrame();
  // Reset exclude slots and resource table.
  resetRT();

  typedef PriorityQueue<VSUnit*, std::vector<VSUnit*>, ims_sort> IMSQueueType;
  IMSQueueType ToSched(G.sched_begin() + 1, G.sched_end(),
                       ims_sort(*this));
  while (!ToSched.empty()) {
    VSUnit *A = ToSched.top();
    ToSched.pop();

    unsigned EarliestUntry = 0;
    for (unsigned i = getASAPStep(A), e = getALAPStep(A) + 1; i != e; ++i) {
      if (!A->getFUId().isTrivial() && isStepExcluded(A, i))
        continue;

      if (EarliestUntry == 0)
        EarliestUntry = i;

      if (!A->getFUId().isTrivial() && !tryTakeResAtStep(A, i))
        continue;

      // This is a available slot.
      A->scheduledTo(i);
      break;
    }

    // We had run out of slots
    if (EarliestUntry == 0) {
      return false;
    }

    // If a cannot be schedule but have some untry slot.
    if(!A->isScheduled()) {
      assert(!A->getFUId().isTrivial()
              && "SUnit can be schedule only because resource conflict!");
      // Unschedule all blocking schedule units.
      while (VSUnit *Blocking = findBlockingSUnit(A, EarliestUntry)) {
        assert(Blocking && "No one blocking?");
        excludeStep(Blocking, Blocking->getSlot());

        unscheduleSU(Blocking);
        ToSched.push(Blocking);
      }

      scheduleSU(A, EarliestUntry);
    }

    buildTimeFrame();
    ToSched.reheapify();
  }
  DEBUG(buildTimeFrame());
  DEBUG(dumpTimeFrame());

#ifndef NDEBUG
  verifyFUUsage();
#endif

  return true;
}

bool IterativeModuloScheduling::isStepExcluded(VSUnit *A, unsigned step) {
  assert(getMII() && "IMS only work on Modulo scheduling!");
  assert(!A->getFUId().isTrivial() && "Unexpected trivial sunit!");

  unsigned ModuloStep = computeStepKey(step);
  return ExcludeSlots[A].count(ModuloStep);
}

void IterativeModuloScheduling::excludeStep(VSUnit *A, unsigned step) {
  assert(getMII() && "IMS only work on Modulo scheduling!");
  assert(!A->getFUId().isTrivial() && "Unexpected trivial sunit!");

  unsigned ModuloStep = computeStepKey(step);
  ExcludeSlots[A].insert(ModuloStep);
}

VSUnit *IterativeModuloScheduling::findBlockingSUnit(VSUnit *U, unsigned step) {
  MachineInstr *BlockingMI = getConflictedInst(U, step);
  return BlockingMI ? G.lookupSUnit(BlockingMI) : 0;
}

bool ASAPScheduler::scheduleState() {
  G.getEntryRoot()->scheduledTo(G.EntrySlot);
  buildTimeFrame();

  BasicLinearOrderGenerator::addLinOrdEdge(*this);

  typedef VSchedGraph::sched_iterator it;
  for (it I = G.sched_begin() + 1, E = G.sched_end(); I != E; ++I) {
    VSUnit *A = *I;
    assert(A->isControl() && "Unexpected datapath operation to schedule!");
    unsigned NewStep = 0;

    for (const_dep_it DI = dep_begin(A), DE = dep_end(A); DI != DE; ++DI) {
      // Ignore the loop carried edges.
      if (DI.isLoopCarried()) continue;

      const VSUnit *Dep = *DI;

      assert(Dep->isScheduled() && "Dependence SU not scheduled!");
      unsigned Step = Dep->getSlot() + DI.getLatency();

      NewStep = std::max(Step, NewStep);
    }

    while (!tryTakeResAtStep(A, NewStep)) {
      llvm_unreachable("Linear order generator should avoid this!");
      ++NewStep;
    }

    //scheduleSU(A, NewStep);
    A->scheduledTo(NewStep);
  }

  return true;
}

struct alap_less {
  SchedulingBase &Info;
  alap_less(SchedulingBase &s) : Info(s) {}
  bool operator() (const VSUnit *LHS, const VSUnit *RHS) const {
    // Ascending order using ALAP.
    if (Info.getALAPStep(LHS) < Info.getALAPStep(RHS)) return true;
    if (Info.getALAPStep(LHS) > Info.getALAPStep(RHS)) return false;

    // Tie breaker 1: ASAP.
    if (Info.getASAPStep(LHS) < Info.getASAPStep(RHS)) return true;
    if (Info.getASAPStep(LHS) > Info.getASAPStep(RHS)) return false;

    // Tie breaker 2: Original topological order.
    return LHS->getIdx() < RHS->getIdx();
  }
};

void BasicLinearOrderGenerator::addLinOrdEdge() {
  ConflictListTy ConflictList;
  std::vector<VSUnit*> PipeBreakers;

  typedef VSchedGraph::sched_iterator sched_it;
  MachineBasicBlock *PrevBB = S->getEntryBB();

  for (sched_it I = S->sched_begin(), E = S->sched_end(); I != E; ++I) {
    VSUnit *U = *I;
    // No need to assign the linear order for the SU which already has a fixed
    // timing constraint.
    if (U->hasFixedTiming()) {
      if (U->isTerminator()) buildSuccConflictMap(U);
      continue;
    }

    MachineBasicBlock *MBB = U->getParentBB();
    if (MBB != PrevBB) {
      addLinOrdEdge(ConflictList, PipeBreakers);
      ConflictList.clear();
      PipeBreakers.clear();
      PrevBB = MBB;
    }

    FuncUnitId Id = U->getFUId();

    // FIXME: Detect mutually exclusive predicate condition.
    if (!Id.isBound()) continue;
    if (Id.getFUType() == VFUs::MemoryBus || Id.getFUType() == VFUs::CalleeFN)
      PipeBreakers.push_back(U);

    ConflictList[Id].push_back(U);
  }

  addLinOrdEdge(ConflictList, PipeBreakers);

  S->topologicalSortScheduleUnits();
}

void BasicLinearOrderGenerator::buildSuccConflictMap(const VSUnit *U) {
  assert(U->isTerminator() && "Bad SU type!");

  MachineBasicBlock *ParentBB = U->getParentBB();
  unsigned II = S->getII(ParentBB);
  // There is no FU conflict if the block is not pipelined.
  if (II == 0) return;

  SmallVector<FuncUnitId, 2> ActiveFUsAtLastSlot;

  typedef VSUnit::const_dep_iterator dep_it;
  for (dep_it DI = U->dep_begin(), DE = U->dep_end(); DI != DE; ++DI) {
    if (DI.getEdgeType() != VDEdge::FixedTiming) continue;

    if (DI.getLatency() % II) continue;
    // Now the source of the dependency is scheduled to a slot which alias with
    // the last slot of the BB.

    FuncUnitId FU = DI->getFUId();
    if (!FU.isBound()) continue;

    ActiveFUsAtLastSlot.push_back(FU);
  }

  for (unsigned iter = 0, e = U->num_instrs(); iter < e; ++iter) {
    MachineInstr *MI = U->getPtrAt(iter);
    if (!MI->isBranch()) continue;

    MachineBasicBlock *SuccBB = MI->getOperand(1).getMBB();
    FirstSlotConflicts[SuccBB].insert(ActiveFUsAtLastSlot.begin(),
                                      ActiveFUsAtLastSlot.end());
  }
}

void BasicLinearOrderGenerator::addLinOrdEdge(ConflictListTy &List,
                                              SUVecTy &PipeBreakers) {
  typedef ConflictListTy::iterator iterator;
  for (iterator I = List.begin(), E = List.end(); I != E; ++I) {
    std::vector<VSUnit*> &SUs = I->second;
    if (I->first.getFUType() == VFUs::BRam && SUs.size() > 1)
      SUs.insert(SUs.end(), PipeBreakers.begin(), PipeBreakers.end());

    std::sort(SUs.begin(), SUs.end(), alap_less(S));

    VSUnit *FirstSU;
    // A trivial id means SUs contains the MemoryBus and BRam operations,
    // which need to be handle carefully.
    if (I->first == VFUs::BRam)
      FirstSU = addLinOrdEdgeForPipeOp(I->first, SUs);
    else
      FirstSU = addLinOrdEdge(I->second);

    MachineBasicBlock *ParentBB = FirstSU->getParentBB();
    if (!isFUConflictedAtFirstSlot(ParentBB, I->first)) continue;

    // Prevent the First SU from being scheduled to the first slot if there is
    // FU conflict.
    VSUnit *BBEntry = S->lookupSUnit(ParentBB);
    assert(BBEntry && "EntrySU not found!");
    FirstSU->addDep(BBEntry, VDEdge::CreateCtrlDep(1));    
  }
}

VSUnit *BasicLinearOrderGenerator::addLinOrdEdge(SUVecTy &SUs) {
  VSUnit *LaterSU = SUs.back();
  SUs.pop_back();

  while (!SUs.empty()) {
    VSUnit *EalierSU = SUs.back();
    SUs.pop_back();

    // Build a dependence edge from EalierSU to LaterSU.
    // TODO: Add an new kind of edge: Constraint Edge, and there should be
    // hard constraint and soft constraint.
    LaterSU->addDep(EalierSU, VDEdge::CreateCtrlDep(EalierSU->getLatency()));

    LaterSU = EalierSU;
  }

  return LaterSU;
}

VSUnit *BasicLinearOrderGenerator::addLinOrdEdgeForPipeOp(FuncUnitId Id,
                                                          SUVecTy &SUs) {
  VSUnit *LaterSU = SUs.back();
  VSUnit *FirstSU = LaterSU;
  SUs.pop_back();

  while (!SUs.empty()) {
    VSUnit *EalierSU = SUs.back();
    SUs.pop_back();

    // Build a dependence edge from EalierSU to LaterSU.
    // TODO: Add an new kind of edge: Constraint Edge, and there should be
    // hard constraint and soft constraint.
    if (EalierSU->getFUId() == Id || LaterSU->getFUId() == Id)
      LaterSU->addDep(EalierSU, VDEdge::CreateCtrlDep(EalierSU->getLatency()));

    LaterSU = EalierSU;
    if (Id == EalierSU->getFUId()) FirstSU = EalierSU;    
  }

  assert(FirstSU->getFUId() == Id
         && "SUs not containing any SU with the right FU type?");
  return FirstSU;
}
