#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep  3 16:15:05 2021
# Process ID: 1093557
# Current directory: /home/dn/verilogggg
# Command line: vivado
# Log file: /home/dn/verilogggg/vivado.log
# Journal file: /home/dn/verilogggg/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.ipdefs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z100_1]
set_property PROBES.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z100_1]
current_hw_device [get_hw_devices xc7z100_1]
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
INFO: [Labtools 27-1435] Device xc7z100 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8722.062 ; gain = 0.000 ; free physical = 22997 ; free virtual = 42022
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7z100 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
update_compile_order -fileset sources_1
set_property PROBES.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z100_1]
set_property FULL_PROBES.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z100_1]
set_property PROGRAM.FILE {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z100_1]
program_hw_devices [get_hw_devices xc7z100_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8722.062 ; gain = 0.000 ; free physical = 21898 ; free virtual = 41069
refresh_hw_device [lindex [get_hw_devices xc7z100_1] 0]
INFO: [Labtools 27-2302] Device xc7z100 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Sep-03 16:17:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Sep-03 16:17:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Sep-03 16:17:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Sep-03 16:17:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2021-Sep-03 16:17:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2021-Sep-03 16:17:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Sep-03 16:17:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Sep-03 16:17:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Sep-03 16:22:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z100_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Sep-03 16:22:29
ERROR: [Common 17-49] Internal Data Exception: Assertion failed:/wrk/wall1/workspaces/wall545/sub/REL/2020.2/src/shared/labtools/la/LTDHWProbeUtils.cxx:332:HDDCProbeData LTDHWProbeUtils::getProbeILAData(HDDCProbeInterface*, ILAData::AbstractILAData*):sampleCount == bitset.size()
open_bd_design {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_intercon_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- loywong:loywong:ads1675_if:1.0 - ads1675_if_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- loywong:loywong:axi4l_freerunning_counter:1.0 - axi4l_frcnt
Successfully read diagram <design_1> from block design file </home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.srcs/sources_1/bd/design_1/design_1.bd>
save_wave_config {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/dn/share/ads1675_data_caped_by_ila_loywong/ads1675_overip.xpr/ads1675_overip/ads1675_overip.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  3 16:23:58 2021...
