<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>AEGIS Libre Dev Kit</title>
  <style>
  body {
    font-family: Arial, sans-serif;
    background-color: #f4f4f4;
    color: #222;
    padding: 20px;
    line-height: 1.6;
    max-width: 900px;
    margin: auto;
  }
  h1, h2, h3 {
    color: #005a9c;
  }
  table {
    width: 100%;
    border-collapse: collapse;
    margin-top: 10px;
    margin-bottom: 20px;
  }
  th, td {
    border: 1px solid #ccc;
    padding: 8px;
    text-align: left;
    background-color: #fff;
  }
  th {
    background-color: #eaeaea;
  }
  footer {
    text-align: center;
    margin-top: 40px;
    font-size: 0.9em;
    color: #666;
  }
  a {
    color: #005a9c;
  }
</style>
</head>
<body>

<h1>AEGIS Libre Dev Kit</h1>
<p><strong>Built by Aegiron Technologies</strong> | Open. Powerful. Developer-First.</p>

<h2>üöÄ The World's First Open LGA ARM Dev Kit</h2>
<p>Unleash your ideas with a <strong>socketed 12-core ARMv9-A platform</strong>. AEGIS Libre is made for educators, embedded devs, AI tinkerers, and open hardware advocates who demand full access and upgradeability.</p>

<h3>üîß Key Specs</h3>
<table>
  <tr><th>Feature</th><th>Detail</th></tr>
  <tr><td>CPU</td><td>12-core ARMv9-A (AEGIS Apollo)</td></tr>
  <tr><td>Form Factor</td><td>Micro-ATX</td></tr>
  <tr><td>Memory</td><td>2x DDR5 DIMM (up to 64GB ECC)</td></tr>
  <tr><td>Storage</td><td>1x M.2 NVMe (bootable), 2x SATA III</td></tr>
  <tr><td>Networking</td><td>2x 5GbE Ethernet (PXE-enabled)</td></tr>
  <tr><td>USB</td><td>2x USB 3.2, 1x USB-C, 2x USB 2.0</td></tr>
  <tr><td>Expansion</td><td>1x PCIe Gen 4 x4</td></tr>
  <tr><td>Debug</td><td>UART, JTAG, HDMI console</td></tr>
  <tr><td>GPIO Headers</td><td>2x 40-pin (3.3V I/O, SPI, I¬≤C, GPIO)</td></tr>
  <tr><td>Power</td><td>ATX or 12V DC-in</td></tr>
</table>

<h3>üßë‚Äçüíª Who It‚Äôs For</h3>
<ul>
  <li>Developers needing full control over ARM hardware</li>
  <li>Security researchers working with testable, isolated systems</li>
  <li>Educators teaching modern system design and architecture</li>
  <li>Open-source OS and kernel contributors</li>
  <li>Engineers tired of locked-down, soldered-on platforms</li>
</ul>

<h3>üì¶ What‚Äôs Included</h3>
<ul>
  <li>AEGIS Apollo CPU (socketed, 12-core)</li>
  <li>Libre Dev Kit motherboard (Micro-ATX)</li>
  <li>2x 40-pin GPIO headers (Raspberry Pi-style layout)</li>
  <li>Cooling fan + heatsink</li>
  <li>Quick Start Guide</li>
  <li>Open SDK + Board Support Package (Linux)</li>
</ul>

<h3>üí° Why AEGIS Libre?</h3>
<p>No locked firmware. No soldered SoC. No NDAs just to boot Linux.<br>
This is real open hardware ‚Äî <strong>by developers, for developers.</strong></p>

<h3>üîó Join The AEGIS Platform Waitlist</h3>
<p>
    Be among the first to access our open LGA ARM dev kits, LibreRouter, Nova TPU, and secure AI hardware.  
    <br>We're building the future of ethical, modular computing ‚Äî and you're invited.
  </p>
<a href="https://forms.gle/fzeKYQiq115nLJVVA"> Waitlist Form/</a></p>

<p><strong>üìß Contact us:</strong> aegirontechnologies@gmail.com</p>

<footer>
  <p><em>Powered by Aegiron Technologies</em><br>
  Creating open silicon for a sovereign future.<br>
  <strong>AEGIS Libre Dev Kit ‚Äî Patent Pending</strong></p>
</footer>

</body>
</html>
