INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd" into library work
INFO: [VRFC 10-307] analyzing entity programmable_delay_line
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_4_pts_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity boxcar_4_pts_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity boxcar_2_pts_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter_v2.vhd" into library work
INFO: [VRFC 10-307] analyzing entity adjustable_boxcar_filter_v2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_1
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_dsp48_multadd_v3_0_1/hdl/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/dds_compiler_v6_0_11/hdl/dds_compiler_v6_0_vh_rfs.vhd" into library dds_compiler_v6_0_11
INFO: [VRFC 10-307] analyzing entity dither_wrap
INFO: [VRFC 10-307] analyzing entity pipe_add
INFO: [VRFC 10-307] analyzing entity lut_ram
INFO: [VRFC 10-307] analyzing entity lut5_ram
INFO: [VRFC 10-307] analyzing entity sin_cos
INFO: [VRFC 10-307] analyzing entity sin_cos_quad_rast
INFO: [VRFC 10-307] analyzing entity dsp48_wrap
INFO: [VRFC 10-307] analyzing entity accum
INFO: [VRFC 10-307] analyzing entity raster_accum
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_eff_lut
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_eff
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_rdy
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_core
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/dds_compiler_v6_0_11/hdl/dds_compiler_v6_0.vhd" into library dds_compiler_v6_0_11
INFO: [VRFC 10-307] analyzing entity dds_compiler_v6_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/Ref_generator_DDS_2/sim/Ref_generator_DDS_2.vhd" into library work
INFO: [VRFC 10-307] analyzing entity Ref_generator_DDS_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/input_multiplier/sim/input_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0_10
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_10_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0_10
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/complex_mult_16x16/sim/complex_mult_16x16.vhd" into library work
INFO: [VRFC 10-307] analyzing entity complex_mult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/cordic_v6_0_9/hdl/cordic_v6_0_vh_rfs.vhd" into library cordic_v6_0_9
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_bit
INFO: [VRFC 10-307] analyzing entity cordic_inp_config
INFO: [VRFC 10-307] analyzing entity cordic_eng
INFO: [VRFC 10-307] analyzing entity cordic_eng_slice_par
INFO: [VRFC 10-307] analyzing entity cordic_dat_acc_slice_par
INFO: [VRFC 10-307] analyzing entity cordic_cntr
INFO: [VRFC 10-307] analyzing entity cordic_ctrl_slice_par
INFO: [VRFC 10-307] analyzing entity cordic_pha_acc_slice_wser
INFO: [VRFC 10-307] analyzing entity cordic_pha_acc_slice_par
INFO: [VRFC 10-307] analyzing entity cordic_ctrl_slice_wser
INFO: [VRFC 10-307] analyzing entity cordic_dat_acc_slice_wser
INFO: [VRFC 10-307] analyzing entity cordic_shift
INFO: [VRFC 10-307] analyzing entity cordic_eng_slice_wser
INFO: [VRFC 10-307] analyzing entity cordic_atan_rom
INFO: [VRFC 10-307] analyzing entity cordic_scale
INFO: [VRFC 10-307] analyzing entity cordic_out_config
INFO: [VRFC 10-307] analyzing entity cordic_round
INFO: [VRFC 10-307] analyzing entity cordic_sqrt_mod
INFO: [VRFC 10-307] analyzing entity cordic_sqrt
INFO: [VRFC 10-307] analyzing entity cordic_v6_0_9_synth
INFO: [VRFC 10-307] analyzing entity cordic_v6_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/cordic_v6_0_9/hdl/cordic_v6_0.vhd" into library cordic_v6_0_9
INFO: [VRFC 10-307] analyzing entity cordic_v6_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/angle_CORDIC_14bits/sim/angle_CORDIC_14bits.vhd" into library work
INFO: [VRFC 10-307] analyzing entity angle_CORDIC_14bits
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.ip_user_files/ip/LO_DDS/sim/LO_DDS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LO_DDS
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/ddc_frontend_lowpass_filter_no_fir.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ddc_frontend_lowpass_filter_no_fir
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/first_order_IIR_highpass_filter.vhd" into library work
INFO: [VRFC 10-307] analyzing entity first_order_IIR_highpass_filter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/DDC_external_ref_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DDC_external_ref_generator
WARNING: [VRFC 10-280] actual for formal port s_axis_a_tdata is neither a static name nor a globally static expression [D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/DDC_external_ref_generator.vhd:283]
WARNING: [VRFC 10-280] actual for formal port s_axis_b_tdata is neither a static name nor a globally static expression [D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/DDC_external_ref_generator.vhd:285]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Repo/Frequency-comb-DPLL/Firmware_Vivado_Project/redpitaya.srcs/sources_1/DigitalPLL/DDC_external_ref_generator_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity ddc_external_ref_generator_testbench
