Info: Generated by version: 17.1 build 235
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/mechen/stratix10_fpga/reference_designs/pld_htile/qts_qsfp_sdi/qsfp_xcvr_test.qsys --block-symbol-file --output-directory=/data/mechen/stratix10_fpga/reference_designs/pld_htile/qts_qsfp_sdi/qsfp_xcvr_test --family="Stratix 10" --part=1SG280HU2F50E2VGS1
Progress: Loading qts_qsfp_sdi/qsfp_xcvr_test.qsys
Progress: Reading input file
Progress: Adding clk_100 [altera_generic_component 1.0]
Progress: Parameterizing module clk_100
Progress: Adding clk_50 [altera_generic_component 1.0]
Progress: Parameterizing module clk_50
Progress: Adding default_pma_settings_conf_0 [altera_generic_component 1.0]
Progress: Parameterizing module default_pma_settings_conf_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nativePHY_loopback_cont_0 [altera_generic_component 1.0]
Progress: Parameterizing module nativePHY_loopback_cont_0
Progress: Adding pll_locked [altera_generic_component 1.0]
Progress: Parameterizing module pll_locked
Progress: Adding xcvr_native_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_native_s10_0
Progress: Adding xcvr_reset_control_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_reset_control_s10_0
Progress: Adding xcvr_st_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_st_converter_0
Progress: Adding xcvr_test_system_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsfp_xcvr_test.pll_locked: pll_locked.pll_powerdown_a must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: qsfp_xcvr_test.xcvr_native_s10_0: xcvr_native_s10_0.unused_tx_parallel_data must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: qsfp_xcvr_test.xcvr_reset_control_s10_0: xcvr_reset_control_s10_0.pll_select must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: qsfp_xcvr_test.xcvr_st_converter_0: xcvr_st_converter_0.rx_is_lockedtodata must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/mechen/stratix10_fpga/reference_designs/pld_htile/qts_qsfp_sdi/qsfp_xcvr_test.qsys --synthesis=VERILOG --output-directory=/data/mechen/stratix10_fpga/reference_designs/pld_htile/qts_qsfp_sdi/qsfp_xcvr_test --family="Stratix 10" --part=1SG280HU2F50E2VGS1
Progress: Loading qts_qsfp_sdi/qsfp_xcvr_test.qsys
Progress: Reading input file
Progress: Adding clk_100 [altera_generic_component 1.0]
Progress: Parameterizing module clk_100
Progress: Adding clk_50 [altera_generic_component 1.0]
Progress: Parameterizing module clk_50
Progress: Adding default_pma_settings_conf_0 [altera_generic_component 1.0]
Progress: Parameterizing module default_pma_settings_conf_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nativePHY_loopback_cont_0 [altera_generic_component 1.0]
Progress: Parameterizing module nativePHY_loopback_cont_0
Progress: Adding pll_locked [altera_generic_component 1.0]
Progress: Parameterizing module pll_locked
Progress: Adding xcvr_native_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_native_s10_0
Progress: Adding xcvr_reset_control_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_reset_control_s10_0
Progress: Adding xcvr_st_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_st_converter_0
Progress: Adding xcvr_test_system_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsfp_xcvr_test.pll_locked: pll_locked.pll_powerdown_a must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: qsfp_xcvr_test.xcvr_native_s10_0: xcvr_native_s10_0.unused_tx_parallel_data must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: qsfp_xcvr_test.xcvr_reset_control_s10_0: xcvr_reset_control_s10_0.pll_select must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: qsfp_xcvr_test.xcvr_st_converter_0: xcvr_st_converter_0.rx_is_lockedtodata must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: qsfp_xcvr_test: "Transforming system: qsfp_xcvr_test"
Info: qsfp_xcvr_test: Running transform generation_view_transform
Info: qsfp_xcvr_test: Running transform generation_view_transform took 0.000s
Info: xcvr_test_system_0: Running transform generation_view_transform
Info: xcvr_test_system_0: Running transform generation_view_transform took 0.000s
Info: qsfp_xcvr_test: Running transform interconnect_transform_chooser
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: qsfp_xcvr_test: Running transform interconnect_transform_chooser took 1.063s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.595s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_002: Running transform interconnect_transform_chooser took 0.010s
Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_003: Running transform interconnect_transform_chooser took 0.011s
Info: qsfp_xcvr_test: "Naming system components in system: qsfp_xcvr_test"
Info: qsfp_xcvr_test: "Processing generation queue"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_clk_100"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_clk_50"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_default_pma_settings_conf_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_mm_bridge_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_nativePHY_loopback_cont_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_pll_status_interconnect_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_xcvr_native_s10_htile_1"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_xcvr_reset_control_s10_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_xcvr_st_converter_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_mm_interconnect_171_nkub45a"
Info: qsfp_xcvr_test: "Generating: altera_reset_controller"
Info: qsfp_xcvr_test: "Generating: altera_merlin_master_translator"
Info: qsfp_xcvr_test: "Generating: altera_merlin_slave_translator"
Info: qsfp_xcvr_test: "Generating: altera_merlin_master_agent"
Info: qsfp_xcvr_test: "Generating: altera_merlin_slave_agent"
Info: qsfp_xcvr_test: "Generating: altera_avalon_sc_fifo"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_171_bi2bffi"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_171_juzf3ei"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_171_ipybjpa"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_171_lumrk3q"
Info: qsfp_xcvr_test: "Generating: altera_merlin_traffic_limiter"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_demultiplexer_171_qnlwvja"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_demultiplexer_171_wj6dvhi"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_171_s5jsgma"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_171_f6fq3aq"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_demultiplexer_171_4sbaj5y"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_171_lxrqnmq"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_171_ahnv3gi"
Info: qsfp_xcvr_test: "Generating: altera_avalon_st_handshake_clock_crosser"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_avalon_st_adapter_171_yxzsrmq"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_error_adapter_171_nt3czwq"
Info: qsfp_xcvr_test: Done "qsfp_xcvr_test" with 33 modules, 37 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsfp_xcvr_test. No files generated.
Info: Finished: Generate IP Core Documentation
