Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Oct 29 20:45:34 2018
| Host             : SUN-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.192 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 26.690                           |
| Device Static (W)        | 0.503                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     8.769 |     1838 |       --- |             --- |
|   LUT as Logic |     8.374 |     1155 |     20800 |            5.55 |
|   CARRY4       |     0.222 |       66 |      8150 |            0.81 |
|   Register     |     0.124 |      248 |     41600 |            0.60 |
|   F7/F8 Muxes  |     0.044 |       84 |     32600 |            0.26 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |      144 |       --- |             --- |
| Signals        |     7.785 |     1447 |       --- |             --- |
| Block RAM      |     0.258 |     26.5 |        50 |           53.00 |
| I/O            |     9.877 |       31 |       106 |           29.25 |
| Static Power   |     0.503 |          |           |                 |
| Total          |    27.192 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    17.206 |      16.858 |      0.349 |
| Vccaux    |       1.800 |     0.413 |       0.359 |      0.053 |
| Vcco33    |       3.300 |     2.777 |       2.776 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.041 |       0.023 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Wrapper                                        |    26.690 |
|   SL                                           |     5.476 |
|     counters                                   |     4.776 |
|       CounterColour                            |     0.235 |
|       CounterSLOW                              |     0.111 |
|       CounterX0                                |     0.735 |
|       CounterX1                                |     0.731 |
|       CounterX2                                |     0.614 |
|       CounterX3                                |     0.483 |
|       CounterY0                                |     0.744 |
|       CounterY1                                |     0.531 |
|       CounterY2                                |     0.384 |
|       CounterY3                                |     0.206 |
|     pic                                        |     0.455 |
|       U0                                       |     0.455 |
|         inst_blk_mem_gen                       |     0.455 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.455 |
|             valid.cstr                         |     0.455 |
|               bindec_a.bindec_inst_a           |     0.012 |
|               has_mux_a.A                      |     0.133 |
|               ramloop[0].ram.r                 |     0.070 |
|                 prim_init.ram                  |     0.070 |
|               ramloop[10].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[11].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[12].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[13].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[14].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[15].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[16].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[17].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[18].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[19].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[1].ram.r                 |     0.008 |
|                 prim_init.ram                  |     0.008 |
|               ramloop[20].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[21].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[22].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[23].ram.r                |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[2].ram.r                 |     0.063 |
|                 prim_init.ram                  |     0.063 |
|               ramloop[3].ram.r                 |     0.014 |
|                 prim_init.ram                  |     0.014 |
|               ramloop[4].ram.r                 |     0.063 |
|                 prim_init.ram                  |     0.063 |
|               ramloop[5].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[6].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[7].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[8].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[9].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|   VI                                           |    11.124 |
|     CounterH                                   |     0.189 |
|     CounterPixal                               |     0.091 |
|     CounterV                                   |     0.015 |
+------------------------------------------------+-----------+


