#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = iCE40UP5K-SG48I
family = iCE40UP
device = iCE40UP5K
speed = High-Performance_1.2V
package = SG48
operation = Industrial

#design options
[Design]
title = rgb_blinky
path = F:/whathisface/UPduino-v3.0/RTL/Lattice-Radiant-Project-v2p2/rgb_blinky/rgb_blinky_imp
core_generate = F:/whathisface/UPduino-v3.0/RTL/Lattice-Radiant-Project-v2p2/rgb_blinky/rgb_blinky_imp
search_path = F:/whathisface/UPduino-v3.0/RTL/Lattice-Radiant-Project-v2p2/rgb_blinky
top = rgb_blink
synthesis = synplify

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
F:/whathisface/UPduino-v3.0/RTL/Lattice-Radiant-Project-v2p2/rgb_blinky/source/rgb_blinky_imp/rgb_blink.v = Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
F:/whathisface/UPduino-v3.0/RTL/Lattice-Radiant-Project-v2p2/rgb_blinky/rgb_blinky_imp/reveal_workspace/tmpreveal/rgb_blink_la0_trig_gen.v=Verilog
F:/whathisface/UPduino-v3.0/RTL/Lattice-Radiant-Project-v2p2/rgb_blinky/rgb_blinky_imp/reveal_workspace/tmpreveal/rgb_blink_la0_gen.v=Verilog
F:/whathisface/UPduino-v3.0/RTL/Lattice-Radiant-Project-v2p2/rgb_blinky/rgb_blinky_imp/reveal_workspace/tmpreveal/rgb_blink_rvl.v=Verilog,work
