// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_Mem_Patch_Gen (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        in1,
        in2,
        c_ifmap_patch_st_din,
        c_ifmap_patch_st_full_n,
        c_ifmap_patch_st_write,
        ctrl1_reg,
        ctrl2_reg,
        layer1_reg,
        layer2_reg,
        ctrl1_reg_c15_din,
        ctrl1_reg_c15_full_n,
        ctrl1_reg_c15_write,
        ctrl2_reg_c18_din,
        ctrl2_reg_c18_full_n,
        ctrl2_reg_c18_write,
        layer1_reg_c21_din,
        layer1_reg_c21_full_n,
        layer1_reg_c21_write
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_state21 = 49'd1048576;
parameter    ap_ST_fsm_state22 = 49'd2097152;
parameter    ap_ST_fsm_state23 = 49'd4194304;
parameter    ap_ST_fsm_state24 = 49'd8388608;
parameter    ap_ST_fsm_state25 = 49'd16777216;
parameter    ap_ST_fsm_state26 = 49'd33554432;
parameter    ap_ST_fsm_state27 = 49'd67108864;
parameter    ap_ST_fsm_state28 = 49'd134217728;
parameter    ap_ST_fsm_state29 = 49'd268435456;
parameter    ap_ST_fsm_state30 = 49'd536870912;
parameter    ap_ST_fsm_state31 = 49'd1073741824;
parameter    ap_ST_fsm_state32 = 49'd2147483648;
parameter    ap_ST_fsm_state33 = 49'd4294967296;
parameter    ap_ST_fsm_state34 = 49'd8589934592;
parameter    ap_ST_fsm_state35 = 49'd17179869184;
parameter    ap_ST_fsm_state36 = 49'd34359738368;
parameter    ap_ST_fsm_state37 = 49'd68719476736;
parameter    ap_ST_fsm_state38 = 49'd137438953472;
parameter    ap_ST_fsm_state39 = 49'd274877906944;
parameter    ap_ST_fsm_state40 = 49'd549755813888;
parameter    ap_ST_fsm_state41 = 49'd1099511627776;
parameter    ap_ST_fsm_state42 = 49'd2199023255552;
parameter    ap_ST_fsm_state43 = 49'd4398046511104;
parameter    ap_ST_fsm_state44 = 49'd8796093022208;
parameter    ap_ST_fsm_state45 = 49'd17592186044416;
parameter    ap_ST_fsm_state46 = 49'd35184372088832;
parameter    ap_ST_fsm_state47 = 49'd70368744177664;
parameter    ap_ST_fsm_state48 = 49'd140737488355328;
parameter    ap_ST_fsm_state49 = 49'd281474976710656;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [127:0] m_axi_gmem_WDATA;
output  [15:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [127:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] in1;
input  [63:0] in2;
output  [31:0] c_ifmap_patch_st_din;
input   c_ifmap_patch_st_full_n;
output   c_ifmap_patch_st_write;
input  [31:0] ctrl1_reg;
input  [31:0] ctrl2_reg;
input  [31:0] layer1_reg;
input  [31:0] layer2_reg;
output  [31:0] ctrl1_reg_c15_din;
input   ctrl1_reg_c15_full_n;
output   ctrl1_reg_c15_write;
output  [31:0] ctrl2_reg_c18_din;
input   ctrl2_reg_c18_full_n;
output   ctrl2_reg_c18_write;
output  [31:0] layer1_reg_c21_din;
input   layer1_reg_c21_full_n;
output   layer1_reg_c21_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg c_ifmap_patch_st_write;
reg ctrl1_reg_c15_write;
reg ctrl2_reg_c18_write;
reg layer1_reg_c21_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state39;
reg    ctrl1_reg_c15_blk_n;
reg    ctrl2_reg_c18_blk_n;
reg    layer1_reg_c21_blk_n;
wire   [15:0] empty_fu_369_p1;
reg   [15:0] empty_reg_755;
wire   [7:0] empty_164_fu_373_p1;
reg   [7:0] empty_164_reg_760;
wire   [7:0] p_cast5_fu_377_p4;
reg   [7:0] p_cast5_reg_766;
wire   [15:0] p_cast2_cast_fu_387_p1;
reg   [15:0] p_cast2_cast_reg_774;
wire   [15:0] bound_fu_391_p2;
reg   [15:0] bound_reg_780;
wire    ap_CS_fsm_state4;
wire   [8:0] sub_i_i_fu_413_p2;
reg   [8:0] sub_i_i_reg_805;
wire   [15:0] p_cast_fu_419_p4;
reg   [15:0] p_cast_reg_810;
wire   [0:0] cmp_i_i121188_fu_433_p2;
reg   [0:0] cmp_i_i121188_reg_817;
wire   [31:0] zext_ln32_fu_469_p1;
reg   [31:0] zext_ln32_reg_821;
wire   [61:0] add_ln32_1_fu_485_p2;
reg   [61:0] add_ln32_1_reg_827;
wire  signed [31:0] sext_ln15_fu_497_p1;
reg  signed [31:0] sext_ln15_reg_833;
wire  signed [23:0] grp_fu_735_p2;
reg   [23:0] bound4_reg_839;
wire   [0:0] icmp_ln1057_9_fu_501_p2;
reg   [0:0] icmp_ln1057_9_reg_844;
wire   [15:0] ic_4_fu_514_p2;
reg   [15:0] ic_4_reg_852;
wire    ap_CS_fsm_state5;
reg   [31:0] rd_ptr_2_reg_857;
wire    ap_CS_fsm_state6;
wire   [7:0] pny_5_fu_544_p2;
reg   [7:0] pny_5_reg_865;
wire   [7:0] trunc_ln13_fu_567_p1;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln32_fu_571_p2;
reg   [0:0] icmp_ln32_reg_878;
wire    ap_CS_fsm_state26;
wire   [7:0] add_ln32_3_fu_583_p2;
reg   [7:0] add_ln32_3_reg_885;
wire    ap_CS_fsm_state27;
wire   [10:0] tmp_18_cast_fu_593_p3;
reg   [10:0] tmp_18_cast_reg_890;
wire   [0:0] icmp_ln32_1_fu_577_p2;
reg   [59:0] trunc_ln7_reg_895;
wire   [31:0] add_ln32_2_fu_638_p2;
wire    ap_CS_fsm_state36;
wire   [7:0] add_ln43_1_fu_649_p2;
reg   [7:0] add_ln43_1_reg_914;
wire    ap_CS_fsm_state38;
wire   [10:0] tmp_19_cast_fu_659_p3;
reg   [10:0] tmp_19_cast_reg_919;
wire   [0:0] icmp_ln43_fu_643_p2;
reg   [59:0] trunc_ln8_reg_924;
wire   [15:0] mul_i_i_fu_698_p2;
reg   [15:0] mul_i_i_reg_930;
wire   [0:0] rev73_fu_723_p2;
reg   [0:0] rev73_reg_941;
wire    ap_CS_fsm_state48;
reg   [10:0] burst_buffer1_address0;
reg    burst_buffer1_ce0;
reg    burst_buffer1_we0;
wire   [127:0] burst_buffer1_q0;
reg   [10:0] burst_buffer2_address0;
reg    burst_buffer2_ce0;
reg    burst_buffer2_we0;
wire   [127:0] burst_buffer2_q0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_idle;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_ready;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWVALID;
wire   [63:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWADDR;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWID;
wire   [31:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLEN;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWBURST;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWPROT;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWQOS;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWREGION;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWUSER;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WVALID;
wire   [127:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WDATA;
wire   [15:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WSTRB;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WLAST;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WID;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WUSER;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARVALID;
wire   [63:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARADDR;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARID;
wire   [31:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLEN;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARBURST;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARPROT;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARQOS;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARREGION;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARUSER;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_RREADY;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_BREADY;
wire   [10:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_address0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_ce0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_we0;
wire   [127:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_d0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_done;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_idle;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_ready;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWVALID;
wire   [63:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWADDR;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWID;
wire   [31:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLEN;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWBURST;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWPROT;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWQOS;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWREGION;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWUSER;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WVALID;
wire   [127:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WDATA;
wire   [15:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WSTRB;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WLAST;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WID;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WUSER;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARVALID;
wire   [63:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARADDR;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARID;
wire   [31:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLEN;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARBURST;
wire   [1:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARPROT;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARQOS;
wire   [3:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARREGION;
wire   [0:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARUSER;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_RREADY;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_BREADY;
wire   [10:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_address0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_ce0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_we0;
wire   [127:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_d0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_idle;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_ready;
wire   [31:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_din;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_write;
wire   [10:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_address0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_ce0;
wire   [10:0] grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_address0;
wire    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_ce0;
reg   [7:0] pny_reg_228;
wire   [0:0] icmp_ln1057_fu_509_p2;
wire    ap_CS_fsm_state49;
reg   [7:0] chunk_size_1_reg_240;
wire   [0:0] icmp_ln1057_10_fu_539_p2;
wire   [0:0] icmp_ln1057_11_fu_554_p2;
reg   [7:0] lsy_reg_250;
wire    ap_CS_fsm_state37;
reg   [31:0] rd_ptr_3_reg_261;
reg   [31:0] rd_ptr_5_reg_271;
reg   [7:0] lsy_1_reg_283;
wire    ap_CS_fsm_state47;
reg    ap_block_state47_on_subcall_done;
reg   [31:0] ap_phi_mux_rd_ptr_7_phi_fu_310_p4;
reg   [31:0] rd_ptr_4_reg_294;
wire   [31:0] add_ln43_fu_713_p2;
reg   [31:0] rd_ptr_7_reg_306;
reg   [31:0] rd_ptr_6_reg_318;
reg    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg;
wire    ap_CS_fsm_state34;
reg   [48:0] ap_NS_fsm;
wire    ap_NS_fsm_state35;
wire    ap_CS_fsm_state35;
reg    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg;
wire    ap_CS_fsm_state45;
wire    ap_NS_fsm_state46;
wire    ap_CS_fsm_state46;
reg    grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg;
wire  signed [63:0] sext_ln35_1_fu_628_p1;
wire  signed [63:0] sext_ln46_1_fu_703_p1;
reg   [15:0] ic_fu_140;
reg    ap_block_state1;
reg   [31:0] rd_ptr_fu_144;
wire   [31:0] rd_ptr_1_fu_526_p3;
wire   [7:0] bound_fu_391_p0;
wire   [7:0] bound_fu_391_p1;
wire   [8:0] ctrl2_reg_load_cast_cast_fu_410_p1;
wire   [16:0] p_cast_cast_fu_429_p1;
wire   [16:0] add_ln32_fu_439_p2;
wire  signed [13:0] trunc_ln_fu_445_p4;
wire  signed [28:0] sext_ln35_2_fu_455_p1;
wire   [29:0] zext_ln35_fu_459_p1;
wire   [29:0] add_ln35_fu_463_p2;
wire  signed [60:0] sext_ln32_fu_473_p1;
wire   [61:0] zext_ln32_1_fu_477_p1;
wire  signed [14:0] sext_ln32_1_fu_481_p1;
wire   [14:0] add_ln35_2_fu_491_p2;
wire   [0:0] icmp_ln18_fu_520_p2;
wire   [8:0] zext_ln1057_fu_550_p1;
wire   [7:0] grp_fu_559_p1;
wire   [7:0] grp_fu_559_p2;
wire   [5:0] trunc_ln39_fu_589_p1;
wire   [35:0] shl_ln_fu_601_p3;
wire  signed [63:0] sext_ln35_fu_609_p1;
wire   [63:0] add_ln35_1_fu_613_p2;
wire   [5:0] trunc_ln50_fu_655_p1;
wire   [35:0] shl_ln1_fu_667_p3;
wire  signed [63:0] sext_ln46_fu_675_p1;
wire   [63:0] add_ln46_fu_679_p2;
wire   [7:0] mul_i_i_fu_698_p0;
wire   [7:0] mul_i_i_fu_698_p1;
wire   [0:0] ult_fu_719_p2;
wire   [7:0] grp_fu_735_p0;
wire   [15:0] grp_fu_735_p1;
reg    grp_fu_559_ap_start;
wire    grp_fu_559_ap_done;
reg    grp_fu_735_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire   [23:0] grp_fu_735_p00;
wire   [23:0] grp_fu_735_p10;
wire   [15:0] mul_i_i_fu_698_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 49'd1;
#0 grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg = 1'b0;
#0 grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg = 1'b0;
#0 grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg = 1'b0;
end

fwd_fft_Mem_Patch_Gen_burst_buffer1 #(
    .DataWidth( 128 ),
    .AddressRange( 1984 ),
    .AddressWidth( 11 ))
burst_buffer1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(burst_buffer1_address0),
    .ce0(burst_buffer1_ce0),
    .we0(burst_buffer1_we0),
    .d0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_d0),
    .q0(burst_buffer1_q0)
);

fwd_fft_Mem_Patch_Gen_burst_buffer1 #(
    .DataWidth( 128 ),
    .AddressRange( 1984 ),
    .AddressWidth( 11 ))
burst_buffer2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(burst_buffer2_address0),
    .ce0(burst_buffer2_ce0),
    .we0(burst_buffer2_we0),
    .d0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_d0),
    .q0(burst_buffer2_q0)
);

fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4 grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start),
    .ap_done(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done),
    .ap_idle(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_idle),
    .ap_ready(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_ready),
    .m_axi_gmem_AWVALID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln35_1(trunc_ln7_reg_895),
    .add_ln32_1(add_ln32_1_reg_827),
    .zext_ln39_1(tmp_18_cast_reg_890),
    .burst_buffer1_address0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_address0),
    .burst_buffer1_ce0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_ce0),
    .burst_buffer1_we0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_we0),
    .burst_buffer1_d0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_d0)
);

fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6 grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start),
    .ap_done(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_done),
    .ap_idle(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_idle),
    .ap_ready(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_ready),
    .m_axi_gmem_AWVALID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln46_1(trunc_ln8_reg_924),
    .add_ln32_1(add_ln32_1_reg_827),
    .zext_ln50_1(tmp_19_cast_reg_919),
    .burst_buffer2_address0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_address0),
    .burst_buffer2_ce0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_ce0),
    .burst_buffer2_we0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_we0),
    .burst_buffer2_d0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_d0)
);

fwd_fft_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9 grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start),
    .ap_done(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done),
    .ap_idle(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_idle),
    .ap_ready(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_ready),
    .c_ifmap_patch_st_din(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_din),
    .c_ifmap_patch_st_full_n(c_ifmap_patch_st_full_n),
    .c_ifmap_patch_st_write(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_write),
    .mul_i_i(mul_i_i_reg_930),
    .p_cast(p_cast_reg_810),
    .bound4(bound4_reg_839),
    .bound(bound_reg_780),
    .p_cast2_cast(p_cast5_reg_766),
    .cmp_i_not_mid119(rev73_reg_941),
    .p_cast5(p_cast5_reg_766),
    .icmp_ln1057_9(icmp_ln1057_9_reg_844),
    .burst_buffer1_address0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_address0),
    .burst_buffer1_ce0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_ce0),
    .burst_buffer1_q0(burst_buffer1_q0),
    .burst_buffer2_address0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_address0),
    .burst_buffer2_ce0(grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_ce0),
    .burst_buffer2_q0(burst_buffer2_q0)
);

fwd_fft_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U25(
    .din0(bound_fu_391_p0),
    .din1(bound_fu_391_p1),
    .dout(bound_fu_391_p2)
);

fwd_fft_urem_16ns_8ns_8_20_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_16ns_8ns_8_20_seq_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_559_ap_start),
    .done(grp_fu_559_ap_done),
    .din0(p_cast_reg_810),
    .din1(grp_fu_559_p1),
    .ce(1'b1),
    .dout(grp_fu_559_p2)
);

fwd_fft_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U27(
    .din0(mul_i_i_fu_698_p0),
    .din1(mul_i_i_fu_698_p1),
    .dout(mul_i_i_fu_698_p2)
);

fwd_fft_mul_mul_8ns_16ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_mul_8ns_16ns_24_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_735_p0),
    .din1(grp_fu_735_p1),
    .ce(grp_fu_735_ce),
    .dout(grp_fu_735_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1057_fu_509_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state35) & (1'b1 == ap_CS_fsm_state34))) begin
            grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg <= 1'b1;
        end else if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_ready == 1'b1)) begin
            grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state46) & (1'b1 == ap_CS_fsm_state45))) begin
            grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_ready == 1'b1)) begin
            grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg <= 1'b1;
        end else if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_ready == 1'b1)) begin
            grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_11_fu_554_p2 == 1'd1) & (icmp_ln1057_10_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        chunk_size_1_reg_240 <= p_cast5_reg_766;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        chunk_size_1_reg_240 <= trunc_ln13_fu_567_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ic_fu_140 <= 16'd0;
    end else if (((icmp_ln1057_10_fu_539_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ic_fu_140 <= ic_4_reg_852;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_1_fu_577_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        lsy_1_reg_283 <= 8'd0;
    end else if (((1'b0 == ap_block_state47_on_subcall_done) & (1'b1 == ap_CS_fsm_state47))) begin
        lsy_1_reg_283 <= add_ln43_1_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        lsy_reg_250 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        lsy_reg_250 <= add_ln32_3_reg_885;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        pny_reg_228 <= pny_5_reg_865;
    end else if (((icmp_ln1057_fu_509_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        pny_reg_228 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        rd_ptr_3_reg_261 <= rd_ptr_2_reg_857;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        rd_ptr_3_reg_261 <= rd_ptr_5_reg_271;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_1_fu_577_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        rd_ptr_4_reg_294 <= 32'd1000;
    end else if (((1'b0 == ap_block_state47_on_subcall_done) & (1'b1 == ap_CS_fsm_state47))) begin
        rd_ptr_4_reg_294 <= ap_phi_mux_rd_ptr_7_phi_fu_310_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_1_fu_577_p2 == 1'd0) & (cmp_i_i121188_reg_817 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        rd_ptr_5_reg_271 <= rd_ptr_3_reg_261;
    end else if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        rd_ptr_5_reg_271 <= add_ln32_2_fu_638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_643_p2 == 1'd1) & (icmp_ln32_reg_878 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        rd_ptr_6_reg_318 <= rd_ptr_4_reg_294;
    end else if (((icmp_ln32_fu_571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        rd_ptr_6_reg_318 <= 32'd1000;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_643_p2 == 1'd0) & (icmp_ln32_reg_878 == 1'd0) & (cmp_i_i121188_reg_817 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        rd_ptr_7_reg_306 <= rd_ptr_4_reg_294;
    end else if (((1'b0 == ap_block_state47_on_subcall_done) & (cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        rd_ptr_7_reg_306 <= add_ln43_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_509_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        rd_ptr_fu_144 <= rd_ptr_1_fu_526_p3;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        rd_ptr_fu_144 <= rd_ptr_6_reg_318;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln32_1_reg_827 <= add_ln32_1_fu_485_p2;
        bound4_reg_839 <= grp_fu_735_p2;
        cmp_i_i121188_reg_817 <= cmp_i_i121188_fu_433_p2;
        icmp_ln1057_9_reg_844 <= icmp_ln1057_9_fu_501_p2;
        p_cast_reg_810 <= {{layer2_reg[31:16]}};
        sext_ln15_reg_833 <= sext_ln15_fu_497_p1;
        sub_i_i_reg_805 <= sub_i_i_fu_413_p2;
        zext_ln32_reg_821[29 : 0] <= zext_ln32_fu_469_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln32_3_reg_885 <= add_ln32_3_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_reg_878 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        add_ln43_1_reg_914 <= add_ln43_1_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bound_reg_780 <= bound_fu_391_p2;
        empty_164_reg_760 <= empty_164_fu_373_p1;
        empty_reg_755 <= empty_fu_369_p1;
        p_cast2_cast_reg_774[7 : 0] <= p_cast2_cast_fu_387_p1[7 : 0];
        p_cast5_reg_766 <= {{ctrl1_reg[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ic_4_reg_852 <= ic_4_fu_514_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        icmp_ln32_reg_878 <= icmp_ln32_fu_571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & ((icmp_ln43_fu_643_p2 == 1'd1) | (icmp_ln32_reg_878 == 1'd1)))) begin
        mul_i_i_reg_930 <= mul_i_i_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        pny_5_reg_865 <= pny_5_fu_544_p2;
        rd_ptr_2_reg_857 <= rd_ptr_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        rev73_reg_941 <= rev73_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_1_fu_577_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp_18_cast_reg_890[10 : 5] <= tmp_18_cast_fu_593_p3[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_643_p2 == 1'd0) & (icmp_ln32_reg_878 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        tmp_19_cast_reg_919[10 : 5] <= tmp_19_cast_fu_659_p3[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_1_fu_577_p2 == 1'd0) & (cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        trunc_ln7_reg_895 <= {{add_ln35_1_fu_613_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_643_p2 == 1'd0) & (icmp_ln32_reg_878 == 1'd0) & (cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        trunc_ln8_reg_924 <= {{add_ln46_fu_679_p2[63:4]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state47_on_subcall_done)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln1057_fu_509_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        ap_phi_mux_rd_ptr_7_phi_fu_310_p4 = add_ln43_fu_713_p2;
    end else begin
        ap_phi_mux_rd_ptr_7_phi_fu_310_p4 = rd_ptr_7_reg_306;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        burst_buffer1_address0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        burst_buffer1_address0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_address0;
    end else begin
        burst_buffer1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        burst_buffer1_ce0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        burst_buffer1_ce0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_ce0;
    end else begin
        burst_buffer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        burst_buffer1_we0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_burst_buffer1_we0;
    end else begin
        burst_buffer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        burst_buffer2_address0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_address0;
    end else if (((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        burst_buffer2_address0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_address0;
    end else begin
        burst_buffer2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        burst_buffer2_ce0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_burst_buffer2_ce0;
    end else if (((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        burst_buffer2_ce0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_ce0;
    end else begin
        burst_buffer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        burst_buffer2_we0 = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_burst_buffer2_we0;
    end else begin
        burst_buffer2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        c_ifmap_patch_st_write = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_write;
    end else begin
        c_ifmap_patch_st_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c15_blk_n = ctrl1_reg_c15_full_n;
    end else begin
        ctrl1_reg_c15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c15_write = 1'b1;
    end else begin
        ctrl1_reg_c15_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_c18_blk_n = ctrl2_reg_c18_full_n;
    end else begin
        ctrl2_reg_c18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl2_reg_c18_write = 1'b1;
    end else begin
        ctrl2_reg_c18_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state28))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln1057_11_fu_554_p2 == 1'd0) & (icmp_ln1057_10_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_559_ap_start = 1'b1;
    end else begin
        grp_fu_559_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_735_ce = 1'b1;
    end else begin
        grp_fu_735_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_fu_509_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_c21_blk_n = layer1_reg_c21_full_n;
    end else begin
        layer1_reg_c21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer1_reg_c21_write = 1'b1;
    end else begin
        layer1_reg_c21_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (m_axi_gmem_ARREADY == 1'b1))) begin
        m_axi_gmem_ARADDR = sext_ln46_1_fu_703_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) & (m_axi_gmem_ARREADY == 1'b1))) begin
        m_axi_gmem_ARADDR = sext_ln35_1_fu_628_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARADDR = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARADDR = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARBURST = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARBURST = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARCACHE = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARCACHE = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARID = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARID = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (m_axi_gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (m_axi_gmem_ARREADY == 1'b1)))) begin
        m_axi_gmem_ARLEN = sext_ln15_reg_833;
    end else if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARLEN = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARLEN = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARLOCK = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARLOCK = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARPROT = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARPROT = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARQOS = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARQOS = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARREGION = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARREGION = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARSIZE = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARSIZE = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARUSER = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARUSER = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (m_axi_gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (m_axi_gmem_ARREADY == 1'b1)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_ARVALID = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_ARVALID = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((cmp_i_i121188_reg_817 == 1'd1) & (1'b1 == ap_CS_fsm_state47)))) begin
        m_axi_gmem_RREADY = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_gmem_RREADY = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln1057_fu_509_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln1057_10_fu_539_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((icmp_ln1057_11_fu_554_p2 == 1'd1) & (icmp_ln1057_10_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln32_fu_571_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln32_1_fu_577_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((icmp_ln32_1_fu_577_p2 == 1'd0) & (cmp_i_i121188_reg_817 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & ((icmp_ln43_fu_643_p2 == 1'd1) | (icmp_ln32_reg_878 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((icmp_ln43_fu_643_p2 == 1'd0) & (icmp_ln32_reg_878 == 1'd0) & (cmp_i_i121188_reg_817 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b0 == ap_block_state47_on_subcall_done) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_1_fu_485_p2 = (zext_ln32_1_fu_477_p1 + 62'd1);

assign add_ln32_2_fu_638_p2 = (rd_ptr_3_reg_261 + zext_ln32_reg_821);

assign add_ln32_3_fu_583_p2 = (lsy_reg_250 + 8'd1);

assign add_ln32_fu_439_p2 = ($signed(p_cast_cast_fu_429_p1) + $signed(17'd131071));

assign add_ln35_1_fu_613_p2 = ($signed(sext_ln35_fu_609_p1) + $signed(in1));

assign add_ln35_2_fu_491_p2 = ($signed(sext_ln32_1_fu_481_p1) + $signed(15'd1));

assign add_ln35_fu_463_p2 = (zext_ln35_fu_459_p1 + 30'd1);

assign add_ln43_1_fu_649_p2 = (lsy_1_reg_283 + 8'd1);

assign add_ln43_fu_713_p2 = (rd_ptr_4_reg_294 + zext_ln32_reg_821);

assign add_ln46_fu_679_p2 = ($signed(sext_ln46_fu_675_p1) + $signed(in2));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_NS_fsm_state35 = ap_NS_fsm[32'd34];

assign ap_NS_fsm_state46 = ap_NS_fsm[32'd45];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (layer1_reg_c21_full_n == 1'b0) | (ctrl2_reg_c18_full_n == 1'b0) | (ctrl1_reg_c15_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state47_on_subcall_done = ((grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_done == 1'b0) & (cmp_i_i121188_reg_817 == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign bound_fu_391_p0 = p_cast2_cast_fu_387_p1;

assign bound_fu_391_p1 = p_cast2_cast_fu_387_p1;

assign c_ifmap_patch_st_din = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_c_ifmap_patch_st_din;

assign cmp_i_i121188_fu_433_p2 = ((p_cast_fu_419_p4 != 16'd0) ? 1'b1 : 1'b0);

assign ctrl1_reg_c15_din = ctrl1_reg;

assign ctrl2_reg_c18_din = ctrl2_reg;

assign ctrl2_reg_load_cast_cast_fu_410_p1 = empty_164_reg_760;

assign empty_164_fu_373_p1 = ctrl2_reg[7:0];

assign empty_fu_369_p1 = layer1_reg[15:0];

assign grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_35_4_fu_330_ap_start_reg;

assign grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_46_6_fu_340_ap_start_reg;

assign grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start = grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_54_7_VITIS_LOOP_57_8_VITIS_LOOP_60_9_fu_350_ap_start_reg;

assign grp_fu_559_p1 = p_cast2_cast_reg_774;

assign grp_fu_735_p0 = grp_fu_735_p00;

assign grp_fu_735_p00 = empty_164_fu_373_p1;

assign grp_fu_735_p1 = grp_fu_735_p10;

assign grp_fu_735_p10 = bound_fu_391_p2;

assign ic_4_fu_514_p2 = (ic_fu_140 + 16'd1);

assign icmp_ln1057_10_fu_539_p2 = ((pny_reg_228 == empty_164_reg_760) ? 1'b1 : 1'b0);

assign icmp_ln1057_11_fu_554_p2 = (($signed(zext_ln1057_fu_550_p1) < $signed(sub_i_i_reg_805)) ? 1'b1 : 1'b0);

assign icmp_ln1057_9_fu_501_p2 = ((p_cast5_reg_766 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_509_p2 = ((ic_fu_140 == empty_reg_755) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_520_p2 = ((ic_fu_140 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_1_fu_577_p2 = ((lsy_reg_250 == chunk_size_1_reg_240) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_571_p2 = ((chunk_size_1_reg_240 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_643_p2 = ((lsy_1_reg_283 == chunk_size_1_reg_240) ? 1'b1 : 1'b0);

assign layer1_reg_c21_din = layer1_reg;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 128'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 16'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign mul_i_i_fu_698_p0 = mul_i_i_fu_698_p00;

assign mul_i_i_fu_698_p00 = pny_reg_228;

assign mul_i_i_fu_698_p1 = p_cast2_cast_reg_774;

assign p_cast2_cast_fu_387_p1 = p_cast5_fu_377_p4;

assign p_cast5_fu_377_p4 = {{ctrl1_reg[31:24]}};

assign p_cast_cast_fu_429_p1 = p_cast_fu_419_p4;

assign p_cast_fu_419_p4 = {{layer2_reg[31:16]}};

assign pny_5_fu_544_p2 = (pny_reg_228 + 8'd1);

assign rd_ptr_1_fu_526_p3 = ((icmp_ln18_fu_520_p2[0:0] == 1'b1) ? 32'd0 : rd_ptr_fu_144);

assign rev73_fu_723_p2 = (ult_fu_719_p2 ^ 1'd1);

assign sext_ln15_fu_497_p1 = $signed(add_ln35_2_fu_491_p2);

assign sext_ln32_1_fu_481_p1 = trunc_ln_fu_445_p4;

assign sext_ln32_fu_473_p1 = trunc_ln_fu_445_p4;

assign sext_ln35_1_fu_628_p1 = $signed(trunc_ln7_reg_895);

assign sext_ln35_2_fu_455_p1 = trunc_ln_fu_445_p4;

assign sext_ln35_fu_609_p1 = $signed(shl_ln_fu_601_p3);

assign sext_ln46_1_fu_703_p1 = $signed(trunc_ln8_reg_924);

assign sext_ln46_fu_675_p1 = $signed(shl_ln1_fu_667_p3);

assign shl_ln1_fu_667_p3 = {{rd_ptr_4_reg_294}, {4'd0}};

assign shl_ln_fu_601_p3 = {{rd_ptr_3_reg_261}, {4'd0}};

assign start_out = real_start;

assign sub_i_i_fu_413_p2 = ($signed(ctrl2_reg_load_cast_cast_fu_410_p1) + $signed(9'd511));

assign tmp_18_cast_fu_593_p3 = {{trunc_ln39_fu_589_p1}, {5'd0}};

assign tmp_19_cast_fu_659_p3 = {{trunc_ln50_fu_655_p1}, {5'd0}};

assign trunc_ln13_fu_567_p1 = grp_fu_559_p2[7:0];

assign trunc_ln39_fu_589_p1 = lsy_reg_250[5:0];

assign trunc_ln50_fu_655_p1 = lsy_1_reg_283[5:0];

assign trunc_ln_fu_445_p4 = {{add_ln32_fu_439_p2[16:3]}};

assign ult_fu_719_p2 = ((mul_i_i_reg_930 < p_cast_reg_810) ? 1'b1 : 1'b0);

assign zext_ln1057_fu_550_p1 = pny_reg_228;

assign zext_ln32_1_fu_477_p1 = $unsigned(sext_ln32_fu_473_p1);

assign zext_ln32_fu_469_p1 = add_ln35_fu_463_p2;

assign zext_ln35_fu_459_p1 = $unsigned(sext_ln35_2_fu_455_p1);

always @ (posedge ap_clk) begin
    p_cast2_cast_reg_774[15:8] <= 8'b00000000;
    zext_ln32_reg_821[31:30] <= 2'b00;
    tmp_18_cast_reg_890[4:0] <= 5'b00000;
    tmp_19_cast_reg_919[4:0] <= 5'b00000;
end

endmodule //fwd_fft_Mem_Patch_Gen
