[{"commit":{"message":"change format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6bd22c4e42603c31dee6cf98aa9c79b42fbbc88e"},{"commit":{"message":"update reg use and instruction"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"62f1d99e24bcd4ce53c7300a2b956ae65c0702be"},{"commit":{"message":"change some name and format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f3698f3742328985de1d68144a992e99323d5b70"},{"commit":{"message":"delete useless Label, change L_judge_used to L_slow_loop"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d7ddad6e632e044181fe8035f754136da3fd7871"},{"commit":{"message":"add Flags and fix the stubid name"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"7e16d2b0605741e4e935ae636ae6818ed184d73e"},{"commit":{"message":"RISC-V: implement AES-CTR mode intrinsics"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"b62a7646d337dd61572e6d99cb7164170a2438c6"}]