

================================================================
== Vivado HLS Report for 'gradient_decompositi'
================================================================
* Date:           Mon Apr  8 12:37:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.205|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  6222961|    1|  6222961|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    0|  6222960| 2 ~ 5762 |          -|          -| 0 ~ 1080 |    no    |
        | + Loop 1.1  |    0|     5760|         3|          -|          -| 0 ~ 1920 |    no    |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gd_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str208, i32 0, i32 0, [1 x i8]* @p_str209, [1 x i8]* @p_str210, [1 x i8]* @p_str211, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str212, [1 x i8]* @p_str213)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gy_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str201, i32 0, i32 0, [1 x i8]* @p_str202, [1 x i8]* @p_str203, [1 x i8]* @p_str204, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str205, [1 x i8]* @p_str206)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gx_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str194, i32 0, i32 0, [1 x i8]* @p_str195, [1 x i8]* @p_str196, [1 x i8]* @p_str197, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str198, [1 x i8]* @p_str199)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gx_cols_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str138, [1 x i8]* @p_str139)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gx_rows_V, [10 x i8]* @ap_stable_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%gx_cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %gx_cols_V)"   --->   Operation 11 'read' 'gx_cols_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gx_rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %gx_rows_V)"   --->   Operation 12 'read' 'gx_rows_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [canny/canny_edge.cpp:26]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %0 ], [ %i_V, %4 ]"   --->   Operation 14 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%exitcond8 = icmp eq i32 %t_V, %gx_rows_V_read" [canny/canny_edge.cpp:26]   --->   Operation 15 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [canny/canny_edge.cpp:26]   --->   Operation 16 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %5, label %2" [canny/canny_edge.cpp:26]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [canny/canny_edge.cpp:26]   --->   Operation 18 'specregionbegin' 'tmp_49' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1080, i32 540, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:27]   --->   Operation 19 'speclooptripcount' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %3" [canny/canny_edge.cpp:28]   --->   Operation 20 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [canny/canny_edge.cpp:72]   --->   Operation 21 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %2 ], [ %j_V, %_ifconv ]"   --->   Operation 22 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %t_V_3, %gx_cols_V_read" [canny/canny_edge.cpp:28]   --->   Operation 23 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_3, 1" [canny/canny_edge.cpp:28]   --->   Operation 24 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %_ifconv" [canny/canny_edge.cpp:28]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str63)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:35]   --->   Operation 26 'specregionbegin' 'tmp_51' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:35]   --->   Operation 27 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.62ns)   --->   "%tmp_67 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %gx_data_stream_V)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:35]   --->   Operation 28 'read' 'tmp_67' <Predicate = (!exitcond)> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str63, i32 %tmp_51)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:35]   --->   Operation 29 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str63)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:36]   --->   Operation 30 'specregionbegin' 'tmp_52' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:36]   --->   Operation 31 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.62ns)   --->   "%tmp_68 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %gy_data_stream_V)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:36]   --->   Operation 32 'read' 'tmp_68' <Predicate = (!exitcond)> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str63, i32 %tmp_52)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->canny/canny_edge.cpp:36]   --->   Operation 33 'specregionend' 'empty_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.07ns)   --->   "%xs_V_3 = sub i16 0, %tmp_67" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:188->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:41]   --->   Operation 34 'sub' 'xs_V_3' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_67, i32 15)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:190->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:41]   --->   Operation 35 'bitselect' 'p_Result_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.07ns)   --->   "%xs_V_4 = sub i16 0, %tmp_68" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:188->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:42]   --->   Operation 36 'sub' 'xs_V_4' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_68, i32 15)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:190->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:42]   --->   Operation 37 'bitselect' 'p_Result_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_49)" [canny/canny_edge.cpp:71]   --->   Operation 38 'specregionend' 'empty_19' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [canny/canny_edge.cpp:26]   --->   Operation 39 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.20>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %xs_V_3, i32 15, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:189->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:41]   --->   Operation 40 'bitset' 'p_Result_3' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.80ns)   --->   "%abs_gx = select i1 %p_Result_s, i16 %p_Result_3, i16 %tmp_67" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:190->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:41]   --->   Operation 41 'select' 'abs_gx' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_BitSet.i16.i16.i32.i1(i16 %xs_V_4, i32 15, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:189->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:42]   --->   Operation 42 'bitset' 'p_Result_4' <Predicate = (p_Result_2)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.80ns)   --->   "%abs_gy = select i1 %p_Result_2, i16 %p_Result_4, i16 %tmp_68" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:190->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:42]   --->   Operation 43 'select' 'abs_gy' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %abs_gy to i14" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:190->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:42]   --->   Operation 44 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i16 %abs_gx to i14" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/hls_round_copysign_apfixed.h:190->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/absint.cpp:13->canny/canny_edge.cpp:41]   --->   Operation 45 'trunc' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.42ns)   --->   "%tmp_s = icmp ugt i16 %abs_gx, %abs_gy" [canny/canny_edge.cpp:49]   --->   Operation 46 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.42ns)   --->   "%tmp_53 = icmp sgt i16 %tmp_67, 0" [canny/canny_edge.cpp:49]   --->   Operation 47 'icmp' 'tmp_53' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_68, i32 15)" [canny/canny_edge.cpp:49]   --->   Operation 48 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%rev = xor i1 %tmp_55, true" [canny/canny_edge.cpp:49]   --->   Operation 49 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%or_cond = and i1 %tmp_53, %rev" [canny/canny_edge.cpp:49]   --->   Operation 50 'and' 'or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.42ns)   --->   "%tmp_56 = icmp slt i16 %tmp_68, 1" [canny/canny_edge.cpp:49]   --->   Operation 51 'icmp' 'tmp_56' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%or_cond8 = and i1 %p_Result_s, %tmp_56" [canny/canny_edge.cpp:49]   --->   Operation 52 'and' 'or_cond8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%or_cond3 = or i1 %or_cond, %or_cond8" [canny/canny_edge.cpp:49]   --->   Operation 53 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (2.42ns)   --->   "%tmp_57 = icmp sgt i16 %tmp_68, 0" [canny/canny_edge.cpp:53]   --->   Operation 54 'icmp' 'tmp_57' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%or_cond6 = and i1 %tmp_53, %tmp_57" [canny/canny_edge.cpp:53]   --->   Operation 55 'and' 'or_cond6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%tmp_58 = and i16 %tmp_67, %tmp_68" [canny/canny_edge.cpp:53]   --->   Operation 56 'and' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_58, i32 15)" [canny/canny_edge.cpp:53]   --->   Operation 57 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond7 = or i1 %or_cond6, %tmp_59" [canny/canny_edge.cpp:53]   --->   Operation 58 'or' 'or_cond7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i16 %abs_gx to i17" [canny/canny_edge.cpp:50]   --->   Operation 59 'zext' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i16 %abs_gy to i17" [canny/canny_edge.cpp:50]   --->   Operation 60 'zext' 'tmp_104_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_60 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %abs_gy, i1 false)" [canny/canny_edge.cpp:50]   --->   Operation 61 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.43ns)   --->   "%ult = icmp ult i17 %tmp_60, %tmp_103_cast" [canny/canny_edge.cpp:50]   --->   Operation 62 'icmp' 'ult' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%rev9 = xor i1 %ult, true" [canny/canny_edge.cpp:50]   --->   Operation 63 'xor' 'rev9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%dir_g_cast = zext i1 %rev9 to i2" [canny/canny_edge.cpp:50]   --->   Operation 64 'zext' 'dir_g_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_61 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %abs_gx, i1 false)" [canny/canny_edge.cpp:54]   --->   Operation 65 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.43ns)   --->   "%tmp_62 = icmp ugt i17 %tmp_104_cast, %tmp_61" [canny/canny_edge.cpp:54]   --->   Operation 66 'icmp' 'tmp_62' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%dir_g_1 = select i1 %tmp_62, i2 -2, i2 1" [canny/canny_edge.cpp:54]   --->   Operation 67 'select' 'dir_g_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_67, i32 15)" [canny/canny_edge.cpp:57]   --->   Operation 68 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%rev10 = xor i1 %tmp_63, true" [canny/canny_edge.cpp:57]   --->   Operation 69 'xor' 'rev10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%or_cond9 = and i1 %p_Result_2, %rev10" [canny/canny_edge.cpp:57]   --->   Operation 70 'and' 'or_cond9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.42ns)   --->   "%tmp_64 = icmp slt i16 %tmp_67, 1" [canny/canny_edge.cpp:57]   --->   Operation 71 'icmp' 'tmp_64' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%or_cond1 = and i1 %tmp_64, %tmp_57" [canny/canny_edge.cpp:57]   --->   Operation 72 'and' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%or_cond2 = or i1 %or_cond9, %or_cond1" [canny/canny_edge.cpp:57]   --->   Operation 73 'or' 'or_cond2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (2.43ns)   --->   "%ult1 = icmp ult i17 %tmp_61, %tmp_104_cast" [canny/canny_edge.cpp:62]   --->   Operation 74 'icmp' 'ult1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%rev11 = xor i1 %ult1, true" [canny/canny_edge.cpp:62]   --->   Operation 75 'xor' 'rev11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%dir_g_3_cast = select i1 %rev11, i2 -1, i2 0" [canny/canny_edge.cpp:62]   --->   Operation 76 'select' 'dir_g_3_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp = and i1 %tmp_s, %or_cond3" [canny/canny_edge.cpp:49]   --->   Operation 77 'and' 'sel_tmp' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp1 = select i1 %sel_tmp, i2 %dir_g_cast, i2 %dir_g_3_cast" [canny/canny_edge.cpp:62]   --->   Operation 78 'select' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp2 = xor i1 %tmp_s, true" [canny/canny_edge.cpp:49]   --->   Operation 79 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = and i1 %or_cond7, %sel_tmp2" [canny/canny_edge.cpp:53]   --->   Operation 80 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i2 %dir_g_1, i2 %sel_tmp1" [canny/canny_edge.cpp:62]   --->   Operation 81 'select' 'sel_tmp4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7_demorgan = or i1 %tmp_s, %or_cond7" [canny/canny_edge.cpp:53]   --->   Operation 82 'or' 'sel_tmp7_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = xor i1 %sel_tmp7_demorgan, true" [canny/canny_edge.cpp:53]   --->   Operation 83 'xor' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %or_cond2, %sel_tmp7" [canny/canny_edge.cpp:57]   --->   Operation 84 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.81ns)   --->   "%abs_g1 = add i14 %tmp, %tmp_54" [canny/canny_edge.cpp:66]   --->   Operation 85 'add' 'abs_g1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.61>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [canny/canny_edge.cpp:28]   --->   Operation 86 'specregionbegin' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1920, i32 960, [1 x i8]* @p_str1) nounwind" [canny/canny_edge.cpp:29]   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node dir_g_6)   --->   "%dir_g_2 = select i1 %tmp_62, i2 -2, i2 -1" [canny/canny_edge.cpp:58]   --->   Operation 88 'select' 'dir_g_2' <Predicate = (sel_tmp8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%dir_g_6 = select i1 %sel_tmp8, i2 %dir_g_2, i2 %sel_tmp4" [canny/canny_edge.cpp:62]   --->   Operation 89 'select' 'dir_g_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%element_gd = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %abs_g1, i2 %dir_g_6)" [canny/canny_edge.cpp:66]   --->   Operation 90 'bitconcatenate' 'element_gd' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str61)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->canny/canny_edge.cpp:69]   --->   Operation 91 'specregionbegin' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->canny/canny_edge.cpp:69]   --->   Operation 92 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %gd_data_stream_V, i16 %element_gd)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->canny/canny_edge.cpp:69]   --->   Operation 93 'write' <Predicate = true> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str61, i32 %tmp_65)" [/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->/home/cwalk/Xilinx2018/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->canny/canny_edge.cpp:69]   --->   Operation 94 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_50)" [canny/canny_edge.cpp:70]   --->   Operation 95 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br label %3" [canny/canny_edge.cpp:28]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gx_rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ gx_cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ gx_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gy_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gd_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6        (specinterface    ) [ 000000]
StgValue_7        (specinterface    ) [ 000000]
StgValue_8        (specinterface    ) [ 000000]
StgValue_9        (specinterface    ) [ 000000]
StgValue_10       (specinterface    ) [ 000000]
gx_cols_V_read    (read             ) [ 001111]
gx_rows_V_read    (read             ) [ 001111]
StgValue_13       (br               ) [ 011111]
t_V               (phi              ) [ 001000]
exitcond8         (icmp             ) [ 001111]
i_V               (add              ) [ 011111]
StgValue_17       (br               ) [ 000000]
tmp_49            (specregionbegin  ) [ 000111]
StgValue_19       (speclooptripcount) [ 000000]
StgValue_20       (br               ) [ 001111]
StgValue_21       (ret              ) [ 000000]
t_V_3             (phi              ) [ 000100]
exitcond          (icmp             ) [ 001111]
j_V               (add              ) [ 001111]
StgValue_25       (br               ) [ 000000]
tmp_51            (specregionbegin  ) [ 000000]
StgValue_27       (specprotocol     ) [ 000000]
tmp_67            (read             ) [ 000010]
empty             (specregionend    ) [ 000000]
tmp_52            (specregionbegin  ) [ 000000]
StgValue_31       (specprotocol     ) [ 000000]
tmp_68            (read             ) [ 000010]
empty_16          (specregionend    ) [ 000000]
xs_V_3            (sub              ) [ 000010]
p_Result_s        (bitselect        ) [ 000010]
xs_V_4            (sub              ) [ 000010]
p_Result_2        (bitselect        ) [ 000010]
empty_19          (specregionend    ) [ 000000]
StgValue_39       (br               ) [ 011111]
p_Result_3        (bitset           ) [ 000000]
abs_gx            (select           ) [ 000000]
p_Result_4        (bitset           ) [ 000000]
abs_gy            (select           ) [ 000000]
tmp               (trunc            ) [ 000000]
tmp_54            (trunc            ) [ 000000]
tmp_s             (icmp             ) [ 000000]
tmp_53            (icmp             ) [ 000000]
tmp_55            (bitselect        ) [ 000000]
rev               (xor              ) [ 000000]
or_cond           (and              ) [ 000000]
tmp_56            (icmp             ) [ 000000]
or_cond8          (and              ) [ 000000]
or_cond3          (or               ) [ 000000]
tmp_57            (icmp             ) [ 000000]
or_cond6          (and              ) [ 000000]
tmp_58            (and              ) [ 000000]
tmp_59            (bitselect        ) [ 000000]
or_cond7          (or               ) [ 000000]
tmp_103_cast      (zext             ) [ 000000]
tmp_104_cast      (zext             ) [ 000000]
tmp_60            (bitconcatenate   ) [ 000000]
ult               (icmp             ) [ 000000]
rev9              (xor              ) [ 000000]
dir_g_cast        (zext             ) [ 000000]
tmp_61            (bitconcatenate   ) [ 000000]
tmp_62            (icmp             ) [ 000001]
dir_g_1           (select           ) [ 000000]
tmp_63            (bitselect        ) [ 000000]
rev10             (xor              ) [ 000000]
or_cond9          (and              ) [ 000000]
tmp_64            (icmp             ) [ 000000]
or_cond1          (and              ) [ 000000]
or_cond2          (or               ) [ 000000]
ult1              (icmp             ) [ 000000]
rev11             (xor              ) [ 000000]
dir_g_3_cast      (select           ) [ 000000]
sel_tmp           (and              ) [ 000000]
sel_tmp1          (select           ) [ 000000]
sel_tmp2          (xor              ) [ 000000]
sel_tmp3          (and              ) [ 000000]
sel_tmp4          (select           ) [ 000001]
sel_tmp7_demorgan (or               ) [ 000000]
sel_tmp7          (xor              ) [ 000000]
sel_tmp8          (and              ) [ 000001]
abs_g1            (add              ) [ 000001]
tmp_50            (specregionbegin  ) [ 000000]
StgValue_87       (speclooptripcount) [ 000000]
dir_g_2           (select           ) [ 000000]
dir_g_6           (select           ) [ 000000]
element_gd        (bitconcatenate   ) [ 000000]
tmp_65            (specregionbegin  ) [ 000000]
StgValue_92       (specprotocol     ) [ 000000]
StgValue_93       (write            ) [ 000000]
empty_17          (specregionend    ) [ 000000]
empty_18          (specregionend    ) [ 000000]
StgValue_96       (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gx_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gx_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gx_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gx_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gx_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gx_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gy_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gy_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gd_data_stream_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gd_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str201"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str202"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str203"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str204"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str197"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str198"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str199"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i16.i16.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="gx_cols_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gx_cols_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="gx_rows_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gx_rows_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_67_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_68_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_93_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_93/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="t_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="t_V_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="t_V_3_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="t_V_3_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="exitcond8_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xs_V_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xs_V_3/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xs_V_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xs_V_4/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="1"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="0" index="3" bw="1" slack="0"/>
<pin id="250" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="abs_gx_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="1"/>
<pin id="258" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_gx/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="1"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="abs_gy_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="1"/>
<pin id="273" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_gy/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_54_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_53_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_55_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="1"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="rev_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_cond_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_56_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_cond8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond8/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_cond3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_57_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_cond6_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_58_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="1"/>
<pin id="342" dir="0" index="1" bw="16" slack="1"/>
<pin id="343" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_59_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="or_cond7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_103_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_cast/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_104_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104_cast/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_60_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="ult_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="17" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="rev9_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev9/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="dir_g_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dir_g_cast/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_61_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_62_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="17" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="dir_g_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_1/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_63_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="1"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="rev10_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev10/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_cond9_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond9/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_64_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_cond1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_cond2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="ult1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="17" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult1/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="rev11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev11/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="dir_g_3_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_3_cast/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sel_tmp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sel_tmp1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="2" slack="0"/>
<pin id="477" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sel_tmp2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sel_tmp3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sel_tmp4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="0" index="2" bw="2" slack="0"/>
<pin id="497" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sel_tmp7_demorgan_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7_demorgan/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sel_tmp7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sel_tmp8_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="abs_g1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="0" index="1" bw="14" slack="0"/>
<pin id="522" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="abs_g1/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="dir_g_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_2/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="dir_g_6_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="2" slack="0"/>
<pin id="535" dir="0" index="2" bw="2" slack="1"/>
<pin id="536" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dir_g_6/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="element_gd_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="14" slack="1"/>
<pin id="541" dir="0" index="2" bw="2" slack="0"/>
<pin id="542" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="element_gd/5 "/>
</bind>
</comp>

<comp id="546" class="1005" name="gx_cols_V_read_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="2"/>
<pin id="548" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gx_cols_V_read "/>
</bind>
</comp>

<comp id="551" class="1005" name="gx_rows_V_read_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gx_rows_V_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="i_V_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="567" class="1005" name="j_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_67_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="1"/>
<pin id="574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_68_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="590" class="1005" name="xs_V_3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xs_V_3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_Result_s_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="601" class="1005" name="xs_V_4_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xs_V_4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="p_Result_2_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_62_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="617" class="1005" name="sel_tmp4_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="1"/>
<pin id="619" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sel_tmp8_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="627" class="1005" name="abs_g1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="14" slack="1"/>
<pin id="629" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="abs_g1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="82" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="82" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="102" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="102" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="140" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="177" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="177" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="188" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="188" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="84" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="106" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="154" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="108" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="154" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="110" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="160" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="108" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="160" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="110" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="251"><net_src comp="112" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="110" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="114" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="259"><net_src comp="245" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="112" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="110" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="114" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="260" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="254" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="254" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="269" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="106" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="108" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="110" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="116" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="289" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="118" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="307" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="106" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="289" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="349"><net_src comp="108" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="110" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="334" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="344" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="254" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="269" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="120" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="269" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="114" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="358" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="116" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="120" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="254" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="114" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="362" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="390" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="122" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="124" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="108" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="110" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="116" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="118" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="329" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="425" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="390" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="362" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="116" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="126" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="128" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="283" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="323" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="386" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="459" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="283" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="116" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="352" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="404" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="473" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="283" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="352" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="116" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="441" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="275" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="279" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="122" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="126" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="525" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="136" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="545"><net_src comp="538" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="549"><net_src comp="142" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="554"><net_src comp="148" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="562"><net_src comp="200" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="570"><net_src comp="211" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="575"><net_src comp="154" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="584"><net_src comp="160" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="593"><net_src comp="217" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="598"><net_src comp="223" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="604"><net_src comp="231" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="609"><net_src comp="237" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="615"><net_src comp="398" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="620"><net_src comp="493" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="625"><net_src comp="513" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="630"><net_src comp="519" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="538" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gd_data_stream_V | {5 }
 - Input state : 
	Port: gradient_decompositi : gx_rows_V | {1 }
	Port: gradient_decompositi : gx_cols_V | {1 }
	Port: gradient_decompositi : gx_data_stream_V | {3 }
	Port: gradient_decompositi : gy_data_stream_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond8 : 1
		i_V : 1
		StgValue_17 : 2
	State 3
		exitcond : 1
		j_V : 1
		StgValue_25 : 2
		empty : 1
		empty_16 : 1
	State 4
		abs_gx : 1
		abs_gy : 1
		tmp : 2
		tmp_54 : 2
		tmp_s : 2
		rev : 1
		or_cond : 1
		or_cond8 : 1
		or_cond3 : 1
		or_cond6 : 1
		or_cond7 : 1
		tmp_103_cast : 2
		tmp_104_cast : 2
		tmp_60 : 2
		ult : 3
		rev9 : 4
		dir_g_cast : 4
		tmp_61 : 2
		tmp_62 : 3
		dir_g_1 : 4
		rev10 : 1
		or_cond9 : 1
		or_cond1 : 1
		or_cond2 : 1
		ult1 : 3
		rev11 : 4
		dir_g_3_cast : 4
		sel_tmp : 1
		sel_tmp1 : 5
		sel_tmp2 : 3
		sel_tmp3 : 3
		sel_tmp4 : 6
		sel_tmp7_demorgan : 1
		sel_tmp7 : 1
		sel_tmp8 : 1
		abs_g1 : 3
	State 5
		dir_g_6 : 1
		element_gd : 2
		StgValue_93 : 3
		empty_17 : 1
		empty_18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      exitcond8_fu_195      |    0    |    18   |
|          |       exitcond_fu_206      |    0    |    18   |
|          |        tmp_s_fu_283        |    0    |    13   |
|          |        tmp_53_fu_289       |    0    |    13   |
|   icmp   |        tmp_56_fu_313       |    0    |    13   |
|          |        tmp_57_fu_329       |    0    |    13   |
|          |         ult_fu_374         |    0    |    18   |
|          |        tmp_62_fu_398       |    0    |    18   |
|          |        tmp_64_fu_430       |    0    |    13   |
|          |         ult1_fu_447        |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |         i_V_fu_200         |    0    |    39   |
|    add   |         j_V_fu_211         |    0    |    39   |
|          |        abs_g1_fu_519       |    0    |    19   |
|----------|----------------------------|---------|---------|
|    sub   |        xs_V_3_fu_217       |    0    |    23   |
|          |        xs_V_4_fu_231       |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |        abs_gx_fu_254       |    0    |    16   |
|          |        abs_gy_fu_269       |    0    |    16   |
|          |       dir_g_1_fu_404       |    0    |    2    |
|  select  |     dir_g_3_cast_fu_459    |    0    |    2    |
|          |       sel_tmp1_fu_473      |    0    |    2    |
|          |       sel_tmp4_fu_493      |    0    |    2    |
|          |       dir_g_2_fu_525       |    0    |    2    |
|          |       dir_g_6_fu_532       |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       or_cond_fu_307       |    0    |    2    |
|          |       or_cond8_fu_318      |    0    |    2    |
|          |       or_cond6_fu_334      |    0    |    2    |
|          |        tmp_58_fu_340       |    0    |    16   |
|    and   |       or_cond9_fu_425      |    0    |    2    |
|          |       or_cond1_fu_435      |    0    |    2    |
|          |       sel_tmp_fu_467       |    0    |    2    |
|          |       sel_tmp3_fu_487      |    0    |    2    |
|          |       sel_tmp8_fu_513      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |         rev_fu_301         |    0    |    2    |
|          |         rev9_fu_380        |    0    |    2    |
|    xor   |        rev10_fu_419        |    0    |    2    |
|          |        rev11_fu_453        |    0    |    2    |
|          |       sel_tmp2_fu_481      |    0    |    2    |
|          |       sel_tmp7_fu_507      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       or_cond3_fu_323      |    0    |    2    |
|    or    |       or_cond7_fu_352      |    0    |    2    |
|          |       or_cond2_fu_441      |    0    |    2    |
|          |  sel_tmp7_demorgan_fu_501  |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | gx_cols_V_read_read_fu_142 |    0    |    0    |
|   read   | gx_rows_V_read_read_fu_148 |    0    |    0    |
|          |     tmp_67_read_fu_154     |    0    |    0    |
|          |     tmp_68_read_fu_160     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  StgValue_93_write_fu_166  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_s_fu_223     |    0    |    0    |
|          |      p_Result_2_fu_237     |    0    |    0    |
| bitselect|        tmp_55_fu_294       |    0    |    0    |
|          |        tmp_59_fu_344       |    0    |    0    |
|          |        tmp_63_fu_412       |    0    |    0    |
|----------|----------------------------|---------|---------|
|  bitset  |      p_Result_3_fu_245     |    0    |    0    |
|          |      p_Result_4_fu_260     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_275         |    0    |    0    |
|          |        tmp_54_fu_279       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     tmp_103_cast_fu_358    |    0    |    0    |
|   zext   |     tmp_104_cast_fu_362    |    0    |    0    |
|          |      dir_g_cast_fu_386     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_60_fu_366       |    0    |    0    |
|bitconcatenate|        tmp_61_fu_390       |    0    |    0    |
|          |      element_gd_fu_538     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   394   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abs_g1_reg_627    |   14   |
|gx_cols_V_read_reg_546|   32   |
|gx_rows_V_read_reg_551|   32   |
|      i_V_reg_559     |   32   |
|      j_V_reg_567     |   32   |
|  p_Result_2_reg_606  |    1   |
|  p_Result_s_reg_595  |    1   |
|   sel_tmp4_reg_617   |    2   |
|   sel_tmp8_reg_622   |    1   |
|     t_V_3_reg_184    |   32   |
|      t_V_reg_173     |   32   |
|    tmp_62_reg_612    |    1   |
|    tmp_67_reg_572    |   16   |
|    tmp_68_reg_581    |   16   |
|    xs_V_3_reg_590    |   16   |
|    xs_V_4_reg_601    |   16   |
+----------------------+--------+
|         Total        |   276  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   394  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   276  |    -   |
+-----------+--------+--------+
|   Total   |   276  |   394  |
+-----------+--------+--------+
