
*** Running vivado
    with args -log zynq_interrupt_system_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_interrupt_system_xbar_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source zynq_interrupt_system_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 358.836 ; gain = 148.609
INFO: [Synth 8-638] synthesizing module 'zynq_interrupt_system_xbar_0' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/synth/zynq_interrupt_system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (3#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (4#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (5#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (6#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (6#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (7#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (8#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (8#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (9#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (10#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'zynq_interrupt_system_xbar_0' (11#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab5/zynq_interrupts/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/synth/zynq_interrupt_system_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 474.832 ; gain = 264.605
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 474.832 ; gain = 264.605
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 697.039 ; gain = 0.027
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 697.039 ; gain = 486.813
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 697.039 ; gain = 486.813

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    12|
|3     |LUT3 |    11|
|4     |LUT4 |    81|
|5     |LUT5 |    12|
|6     |LUT6 |    53|
|7     |FDRE |   130|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 697.039 ; gain = 486.813
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 697.039 ; gain = 423.078
