# vsim -do {add wave -r /sim_risc16p/risc16p_inst/* /sim_risc16p/mem; run -all} -l sim_risc16p.log -c -wlf sim_risc16p.wlf sim_risc16p 
# Loading sv_std.std
# Loading work.sim_risc16p
# Loading work.risc16p
# Loading work.reg_file
# Loading work.alu16
# add wave -r /sim_risc16p/risc16p_inst/* /sim_risc16p/mem 
#  run -all 
# ==== clock: 0 ====
#  if_pc:0000 if_ir:0000000000000000
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0000 idin:0b2e ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 1 ====
#  if_pc:0002 if_ir:0000101100101110
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0002 idin:0c30 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 2 ====
#  if_pc:0004 if_ir:0000110000110000
#  rf_pc:0002 rf_ir:0000101100101110 rf_treg1:0000 rf_treg2:0000 rf_immediate:002e
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0004 idin:0d32 ioe:1
#  alu_ain:0000 alu_bin:002e alu_op:0001 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 3 ====
#  if_pc:0006 if_ir:0000110100110010
#  rf_pc:0004 rf_ir:0000110000110000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0030
#  ex_ir:0000101100101110 ex_result:002e
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0006 idin:3602 ioe:1
#  alu_ain:0000 alu_bin:0030 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 4 ====
#  if_pc:0008 if_ir:0011011000000010
#  rf_pc:0006 rf_ir:0000110100110010 rf_treg1:0000 rf_treg2:0000 rf_immediate:0032
#  ex_ir:0000110000110000 ex_result:0030
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0008 idin:0071 ioe:1
#  alu_ain:0000 alu_bin:0032 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 002e 0000 0000 0000 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 5 ====
#  if_pc:000a if_ir:0000000001110001
#  rf_pc:0008 rf_ir:0011011000000010 rf_treg1:0000 rf_treg2:0000 rf_immediate:0002
#  ex_ir:0000110100110010 ex_result:0032
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:000a idin:0191 ioe:1
#  alu_ain:0000 alu_bin:0002 alu_op:0110 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 002e 0030 0000 0000 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 6 ====
#  if_pc:000c if_ir:0000000110010001
#  rf_pc:000a rf_ir:0000000001110001 rf_treg1:0000 rf_treg2:002e rf_immediate:0071
#  ex_ir:0011011000000010 ex_result:0200
#  daddr:002e ddin:1234 ddout:0000 doe:1 dwe:0
#  iaddr:000c idin:02b1 ioe:1
#  alu_ain:0000 alu_bin:002e alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 002e 0030 0032 0000 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 7 ====
#  if_pc:000e if_ir:0000001010110001
#  rf_pc:000c rf_ir:0000000110010001 rf_treg1:0000 rf_treg2:0030 rf_immediate:0091
#  ex_ir:0000000001110001 ex_result:1234
#  daddr:0030 ddin:0004 ddout:0000 doe:1 dwe:0
#  iaddr:000e idin:0000 ioe:1
#  alu_ain:0000 alu_bin:0030 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 8 ====
#  if_pc:0010 if_ir:0000000000000000
#  rf_pc:000e rf_ir:0000001010110001 rf_treg1:0000 rf_treg2:0032 rf_immediate:00b1
#  ex_ir:0000000110010001 ex_result:0004
#  daddr:0032 ddin:0000 ddout:0000 doe:1 dwe:0
#  iaddr:0010 idin:0000 ioe:1
#  alu_ain:0000 alu_bin:0032 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0000 0000 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 9 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:0010 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000001010110001 ex_result:0000
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0012 idin:0204 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0004 0000 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 10 ====
#  if_pc:0014 if_ir:0000001000000100
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0014 idin:21ff ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0004 0000 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 11 ====
#  if_pc:0016 if_ir:0010000111111111
#  rf_pc:0014 rf_ir:0000001000000100 rf_treg1:0000 rf_treg2:1234 rf_immediate:0004
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:0000 alu_bin:1234 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0004 0000 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 12 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0010000111111111 rf_treg1:0004 rf_treg2:0000 rf_immediate:ffff
#  ex_ir:0000001000000100 ex_result:1234
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0004 alu_bin:ffff alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0004 0000 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 13 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0010000111111111 ex_result:0003
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001a idin:81f6 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0004 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 14 ====
#  if_pc:001c if_ir:1000000111110110
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0003 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 15 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:1000000111110110 rf_treg1:0003 rf_treg2:0000 rf_immediate:fff6
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:001c alu_bin:fff6 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0003 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 16 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:1000000111110110 ex_result:0012
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0020 idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 1234 0003 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 17 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0012 idin:0204 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0003 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 18 ====
#  if_pc:0014 if_ir:0000001000000100
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0014 idin:21ff ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0003 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 19 ====
#  if_pc:0016 if_ir:0010000111111111
#  rf_pc:0014 rf_ir:0000001000000100 rf_treg1:1234 rf_treg2:1234 rf_immediate:0004
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0003 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 20 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0010000111111111 rf_treg1:0003 rf_treg2:0000 rf_immediate:ffff
#  ex_ir:0000001000000100 ex_result:2468
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0003 alu_bin:ffff alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0003 1234 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 21 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0010000111111111 ex_result:0002
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001a idin:81f6 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0003 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 22 ====
#  if_pc:001c if_ir:1000000111110110
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0002 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 23 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:1000000111110110 rf_treg1:0002 rf_treg2:0000 rf_immediate:fff6
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:001c alu_bin:fff6 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0002 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 24 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:1000000111110110 ex_result:0012
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0020 idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 1234 0002 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 25 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0012 idin:0204 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0002 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 26 ====
#  if_pc:0014 if_ir:0000001000000100
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0014 idin:21ff ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0002 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 27 ====
#  if_pc:0016 if_ir:0010000111111111
#  rf_pc:0014 rf_ir:0000001000000100 rf_treg1:2468 rf_treg2:1234 rf_immediate:0004
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:2468 doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:2468 alu_bin:1234 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0002 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 28 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0010000111111111 rf_treg1:0002 rf_treg2:0000 rf_immediate:ffff
#  ex_ir:0000001000000100 ex_result:369c
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0002 alu_bin:ffff alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0002 2468 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 29 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0010000111111111 ex_result:0001
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001a idin:81f6 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0002 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 30 ====
#  if_pc:001c if_ir:1000000111110110
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0001 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 31 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:1000000111110110 rf_treg1:0001 rf_treg2:0000 rf_immediate:fff6
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:001c alu_bin:fff6 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0001 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 32 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:1000000111110110 ex_result:0012
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0020 idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 1234 0001 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 33 ====
#  if_pc:0012 if_ir:0000000000000000
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0012 idin:0204 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0001 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 34 ====
#  if_pc:0014 if_ir:0000001000000100
#  rf_pc:0012 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0014 idin:21ff ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0001 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 35 ====
#  if_pc:0016 if_ir:0010000111111111
#  rf_pc:0014 rf_ir:0000001000000100 rf_treg1:369c rf_treg2:1234 rf_immediate:0004
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:369c doe:0 dwe:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:369c alu_bin:1234 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0001 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 36 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0010000111111111 rf_treg1:0001 rf_treg2:0000 rf_immediate:ffff
#  ex_ir:0000001000000100 ex_result:48d0
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:0001 alu_bin:ffff alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0001 369c 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 37 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0010000111111111 ex_result:0000
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001a idin:81f6 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 1234 0001 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 38 ====
#  if_pc:001c if_ir:1000000111110110
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 39 ====
#  if_pc:001e if_ir:0000000000000000
#  rf_pc:001c rf_ir:1000000111110110 rf_treg1:0000 rf_treg2:0000 rf_immediate:fff6
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:001e idin:0000 ioe:1
#  alu_ain:001c alu_bin:fff6 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 40 ====
#  if_pc:0020 if_ir:0000000000000000
#  rf_pc:001e rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:1000000111110110 ex_result:0012
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0020 idin:0000 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 41 ====
#  if_pc:0022 if_ir:0000000000000000
#  rf_pc:0020 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0022 idin:02b0 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 42 ====
#  if_pc:0024 if_ir:0000001010110000
#  rf_pc:0022 rf_ir:0000000000000000 rf_treg1:1234 rf_treg2:1234 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:1234 ddin:xxxx ddout:1234 doe:0 dwe:0
#  iaddr:0024 idin:02d0 ioe:1
#  alu_ain:1234 alu_bin:1234 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 43 ====
#  if_pc:0026 if_ir:0000001011010000
#  rf_pc:0024 rf_ir:0000001010110000 rf_treg1:48d0 rf_treg2:0032 rf_immediate:00b0
#  ex_ir:0000000000000000 ex_result:1234
#  daddr:0032 ddin:xxxx ddout:48d0 doe:0 dwe:1
#  iaddr:0026 idin:c7fe ioe:1
#  alu_ain:48d0 alu_bin:0032 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 00 00 xx xx xx xx
# 
# ==== clock: 44 ====
#  if_pc:0028 if_ir:1100011111111110
#  rf_pc:0026 rf_ir:0000001011010000 rf_treg1:48d0 rf_treg2:0200 rf_immediate:00d0
#  ex_ir:0000001010110000 ex_result:48d0
#  daddr:0200 ddin:xxxx ddout:48d0 doe:0 dwe:1
#  iaddr:0028 idin:0000 ioe:1
#  alu_ain:48d0 alu_bin:0200 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 48 d0 xx xx xx xx
# 
# ==== clock: 45 ====
#  if_pc:002a if_ir:0000000000000000
#  rf_pc:0028 rf_ir:1100011111111110 rf_treg1:0000 rf_treg2:0000 rf_immediate:fffe
#  ex_ir:0000001011010000 ex_result:48d0
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:002a idin:0000 ioe:1
#  alu_ain:0028 alu_bin:fffe alu_op:0100 reg_file_we:0 if_pc_we:0 led:0048d0
#  regs: 1234 0000 48d0 002e 0030 0032 0200 0000
#  mem[00-07]: 0b 2e 0c 30 0d 32 36 02
#  mem[08-0f]: 00 71 01 91 02 b1 00 00
#  mem[10-17]: 00 00 02 04 21 ff 00 00
#  mem[18-1f]: 00 00 81 f6 00 00 00 00
#  mem[20-27]: 00 00 02 b0 02 d0 c7 fe
#  mem[28-2f]: 00 00 00 00 00 00 12 34
#  mem[30-37]: 00 04 48 d0 xx xx xx xx
# 
# ** Note: $finish    : sim_risc16p.sv(65)
#    Time: 1840 ns  Iteration: 0  Instance: /sim_risc16p
