Two-stage buffered data register