{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638333903116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638333903116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  1 12:45:03 2021 " "Processing started: Wed Dec  1 12:45:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638333903116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333903116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oled -c oled " "Command: quartus_map --read_settings_files=on --write_settings_files=off oled -c oled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333903116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638333903467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638333903467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_show_num.v(103) " "Verilog HDL information at oled_show_num.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333910292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_show_num.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oled_show_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_show_num " "Found entity 1: oled_show_num" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/spi_writebyte_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/spi_writebyte_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_writebyte_tb " "Found entity 1: spi_writebyte_tb" {  } { { "simulation/spi_writebyte_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/spi_writebyte_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/ram_read_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/ram_read_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_read_tb " "Found entity 1: ram_read_tb" {  } { { "simulation/ram_read_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/ram_read_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_show_char_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_show_char_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_show_char_tb " "Found entity 1: oled_show_char_tb" {  } { { "simulation/oled_show_char_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_char_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_init_tb " "Found entity 1: oled_init_tb" {  } { { "simulation/oled_init_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_init_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_drive_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_drive_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_drive_tb " "Found entity 1: oled_drive_tb" {  } { { "simulation/oled_drive_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_drive_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_writebyte.v(17) " "Verilog HDL information at spi_writebyte.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/spi_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333910301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_writebyte.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/spi_writebyte.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_writebyte " "Found entity 1: spi_writebyte" {  } { { "rtl/spi_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_write " "Found entity 1: ram_write" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_read " "Found entity 1: ram_read" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910305 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_show_char.v(90) " "Verilog HDL information at oled_show_char.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/oled_show_char.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333910306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_show_char.v(257) " "Verilog HDL information at oled_show_char.v(257): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/oled_show_char.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638333910307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_show_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oled_show_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_show_char " "Found entity 1: oled_show_char" {  } { { "rtl/oled_show_char.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oled_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_init " "Found entity 1: oled_init" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oled_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oled_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_drive " "Found entity 1: oled_drive" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clk_fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clk_fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_fenpin " "Found entity 1: clk_fenpin" {  } { { "rtl/clk_fenpin.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/clk_fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/zm_24.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/zm_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 zm_24 " "Found entity 1: zm_24" {  } { { "ip/zm_24.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/zm_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/zm_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 zm_16 " "Found entity 1: zm_16" {  } { { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/zm_12.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/zm_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 zm_12 " "Found entity 1: zm_12" {  } { { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ram_show.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ram_show.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_show " "Found entity 1: ram_show" {  } { { "ip/ram_show.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/ram_show.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/oled_show_num_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/oled_show_num_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_show_num_tb " "Found entity 1: oled_show_num_tb" {  } { { "simulation/oled_show_num_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/simulation/oled_show_num_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333910319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_done oled_drive.v(73) " "Verilog HDL Implicit Net warning at oled_drive.v(73): created implicit net for \"write_done\"" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333910324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oled_drive " "Elaborating entity \"oled_drive\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638333910398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_drive.v(55) " "Verilog HDL assignment warning at oled_drive.v(55): truncated value with size 32 to match size of target (1)" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910406 "|oled_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 oled_drive.v(56) " "Verilog HDL assignment warning at oled_drive.v(56): truncated value with size 32 to match size of target (1)" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910406 "|oled_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_fenpin clk_fenpin:clk_fenpin_inst " "Elaborating entity \"clk_fenpin\" for hierarchy \"clk_fenpin:clk_fenpin_inst\"" {  } { { "rtl/oled_drive.v" "clk_fenpin_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333910435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_writebyte spi_writebyte:spi_writebyte_inst " "Elaborating entity \"spi_writebyte\" for hierarchy \"spi_writebyte:spi_writebyte_inst\"" {  } { { "rtl/oled_drive.v" "spi_writebyte_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333910442 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_writebyte.v(46) " "Verilog HDL Case Statement information at spi_writebyte.v(46): all case item expressions in this case statement are onehot" {  } { { "rtl/spi_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910443 "|oled_drive|spi_writebyte:spi_writebyte_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_init oled_init:oled_init_inst " "Elaborating entity \"oled_init\" for hierarchy \"oled_init:oled_init_inst\"" {  } { { "rtl/oled_drive.v" "oled_init_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333910449 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_init.v(178) " "Verilog HDL Case Statement information at oled_init.v(178): all case item expressions in this case statement are onehot" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910459 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 oled_init.v(250) " "Verilog HDL assignment warning at oled_init.v(250): truncated value with size 4 to match size of target (2)" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910459 "|oled_drive|oled_init:oled_init_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_init.v(255) " "Verilog HDL Case Statement information at oled_init.v(255): all case item expressions in this case statement are onehot" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 255 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910459 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.data_a 0 oled_init.v(24) " "Net \"init_cmd.data_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.waddr_a 0 oled_init.v(24) " "Net \"init_cmd.waddr_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.data_a 0 oled_init.v(27) " "Net \"oled_on_cmd.data_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.waddr_a 0 oled_init.v(27) " "Net \"oled_on_cmd.waddr_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.data_a 0 oled_init.v(30) " "Net \"clear_cmd.data_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.waddr_a 0 oled_init.v(30) " "Net \"clear_cmd.waddr_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.we_a 0 oled_init.v(24) " "Net \"init_cmd.we_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.we_a 0 oled_init.v(27) " "Net \"oled_on_cmd.we_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.we_a 0 oled_init.v(30) " "Net \"clear_cmd.we_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910461 "|oled_drive|oled_init:oled_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_read ram_read:ram_read_inst " "Elaborating entity \"ram_read\" for hierarchy \"ram_read:ram_read_inst\"" {  } { { "rtl/oled_drive.v" "ram_read_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333910471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ram_read.v(35) " "Verilog HDL assignment warning at ram_read.v(35): truncated value with size 11 to match size of target (10)" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910472 "|oled_drive|ram_read:ram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_read.v(114) " "Verilog HDL Case Statement information at ram_read.v(114): all case item expressions in this case statement are onehot" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910473 "|oled_drive|ram_read:ram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_read.v(162) " "Verilog HDL Case Statement information at ram_read.v(162): all case item expressions in this case statement are onehot" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910474 "|oled_drive|ram_read:ram_read_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.data_a 0 ram_read.v(29) " "Net \"write_cmd.data_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910474 "|oled_drive|ram_read:ram_read_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.waddr_a 0 ram_read.v(29) " "Net \"write_cmd.waddr_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910474 "|oled_drive|ram_read:ram_read_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.we_a 0 ram_read.v(29) " "Net \"write_cmd.we_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910474 "|oled_drive|ram_read:ram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_write ram_write:ram_write_inst " "Elaborating entity \"ram_write\" for hierarchy \"ram_write:ram_write_inst\"" {  } { { "rtl/oled_drive.v" "ram_write_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333910483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(212) " "Verilog HDL assignment warning at ram_write.v(212): truncated value with size 32 to match size of target (10)" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910505 "|oled_drive|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(213) " "Verilog HDL assignment warning at ram_write.v(213): truncated value with size 32 to match size of target (10)" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910505 "|oled_drive|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(214) " "Verilog HDL assignment warning at ram_write.v(214): truncated value with size 32 to match size of target (10)" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910505 "|oled_drive|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(220) " "Verilog HDL assignment warning at ram_write.v(220): truncated value with size 32 to match size of target (10)" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910505 "|oled_drive|ram_write:ram_write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_write.v(218) " "Verilog HDL Case Statement information at ram_write.v(218): all case item expressions in this case statement are onehot" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910505 "|oled_drive|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zm.data_a 0 ram_write.v(25) " "Net \"zm.data_a\" at ram_write.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910508 "|oled_drive|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zm.waddr_a 0 ram_write.v(25) " "Net \"zm.waddr_a\" at ram_write.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910508 "|oled_drive|ram_write:ram_write_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zm.we_a 0 ram_write.v(25) " "Net \"zm.we_a\" at ram_write.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ram_write.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_write.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638333910509 "|oled_drive|ram_write:ram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_show_num oled_show_num:oled_show_num_inst " "Elaborating entity \"oled_show_num\" for hierarchy \"oled_show_num:oled_show_num_inst\"" {  } { { "rtl/oled_drive.v" "oled_show_num_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333910519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadd2 oled_show_num.v(41) " "Verilog HDL or VHDL warning at oled_show_num.v(41): object \"xadd2\" assigned a value but never read" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638333910523 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 oled_show_num.v(47) " "Verilog HDL assignment warning at oled_show_num.v(47): truncated value with size 11 to match size of target (10)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910524 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "oled_show_num.v(77) " "Verilog HDL Case Statement warning at oled_show_num.v(77): incomplete case statement has no default case item" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 77 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638333910524 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state oled_show_num.v(51) " "Verilog HDL Always Construct warning at oled_show_num.v(51): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638333910524 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 oled_show_num.v(105) " "Verilog HDL assignment warning at oled_show_num.v(105): truncated value with size 12 to match size of target (10)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910524 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 oled_show_num.v(106) " "Verilog HDL assignment warning at oled_show_num.v(106): truncated value with size 12 to match size of target (11)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910524 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 oled_show_num.v(126) " "Verilog HDL assignment warning at oled_show_num.v(126): truncated value with size 32 to match size of target (8)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910534 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oled_show_num.v(132) " "Verilog HDL assignment warning at oled_show_num.v(132): truncated value with size 32 to match size of target (10)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910534 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 oled_show_num.v(133) " "Verilog HDL assignment warning at oled_show_num.v(133): truncated value with size 32 to match size of target (11)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910534 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 oled_show_num.v(134) " "Verilog HDL assignment warning at oled_show_num.v(134): truncated value with size 32 to match size of target (12)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910535 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 oled_show_num.v(176) " "Verilog HDL assignment warning at oled_show_num.v(176): truncated value with size 32 to match size of target (7)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910536 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 oled_show_num.v(177) " "Verilog HDL assignment warning at oled_show_num.v(177): truncated value with size 32 to match size of target (7)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910536 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 oled_show_num.v(178) " "Verilog HDL assignment warning at oled_show_num.v(178): truncated value with size 32 to match size of target (7)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910536 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 oled_show_num.v(179) " "Verilog HDL assignment warning at oled_show_num.v(179): truncated value with size 32 to match size of target (7)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910536 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 oled_show_num.v(203) " "Verilog HDL assignment warning at oled_show_num.v(203): truncated value with size 32 to match size of target (8)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910536 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_show_num.v(113) " "Verilog HDL Case Statement information at oled_show_num.v(113): all case item expressions in this case statement are onehot" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910551 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 oled_show_num.v(307) " "Verilog HDL assignment warning at oled_show_num.v(307): truncated value with size 6 to match size of target (3)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638333910628 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_show_num.v(250) " "Verilog HDL Case Statement information at oled_show_num.v(250): all case item expressions in this case statement are onehot" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 250 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638333910628 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Lg_JS3 oled_show_num.v(54) " "Inferred latch for \"next_state.Lg_JS3\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910978 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Lg_JS2 oled_show_num.v(54) " "Inferred latch for \"next_state.Lg_JS2\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910978 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Lg_JS1 oled_show_num.v(54) " "Inferred latch for \"next_state.Lg_JS1\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Done oled_show_num.v(54) " "Inferred latch for \"next_state.Done\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WriteData oled_show_num.v(54) " "Inferred latch for \"next_state.WriteData\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ChangeData oled_show_num.v(54) " "Inferred latch for \"next_state.ChangeData\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SaveData2 oled_show_num.v(54) " "Inferred latch for \"next_state.SaveData2\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SaveData1 oled_show_num.v(54) " "Inferred latch for \"next_state.SaveData1\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ReadData oled_show_num.v(54) " "Inferred latch for \"next_state.ReadData\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.InitAddress oled_show_num.v(54) " "Inferred latch for \"next_state.InitAddress\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GetNum oled_show_num.v(54) " "Inferred latch for \"next_state.GetNum\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WaitEn oled_show_num.v(54) " "Inferred latch for \"next_state.WaitEn\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ClearRAM oled_show_num.v(54) " "Inferred latch for \"next_state.ClearRAM\" at oled_show_num.v(54)" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333910979 "|oled_drive|oled_show_num:oled_show_num_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram_zm " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram_zm\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638333912609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zm_12 oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst " "Elaborating entity \"zm_12\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\"" {  } { { "rtl/oled_show_num.v" "zm_12_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333912841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/zm_12.v" "altsyncram_component" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333912944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333912952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.mif " "Parameter \"init_file\" = \"E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333912953 ""}  } { { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333912953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpc1 " "Found entity 1: altsyncram_rpc1" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333913008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333913008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpc1 oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated " "Elaborating entity \"altsyncram_rpc1\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913008 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 1128 E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.mif " "Memory depth (1024) in the design file differs from memory depth (1128) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/mif/zm_12.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1638333913037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zm_16 oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst " "Elaborating entity \"zm_16\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\"" {  } { { "rtl/oled_show_num.v" "zm_16_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/zm_16.v" "altsyncram_component" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/FPGA_Study/MyStudy2/OLED/mif/zm_16.mif " "Parameter \"init_file\" = \"E:/FPGA_Study/MyStudy2/OLED/mif/zm_16.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913094 ""}  } { { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333913094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7qc1 " "Found entity 1: altsyncram_7qc1" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333913136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333913136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7qc1 oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated " "Elaborating entity \"altsyncram_7qc1\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913136 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1504 E:/FPGA_Study/MyStudy2/OLED/mif/zm_16.mif " "Memory depth (2048) in the design file differs from memory depth (1504) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/mif/zm_16.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638333913142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zm_24 oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst " "Elaborating entity \"zm_24\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\"" {  } { { "rtl/oled_show_num.v" "zm_24_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/zm_24.v" "altsyncram_component" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/zm_24.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/FPGA_Study/MyStudy2/OLED/mif/zm_24.mif " "Parameter \"init_file\" = \"E:/FPGA_Study/MyStudy2/OLED/mif/zm_24.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913167 ""}  } { { "ip/zm_24.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333913167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqc1 " "Found entity 1: altsyncram_cqc1" {  } { { "db/altsyncram_cqc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_cqc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333913208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333913208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cqc1 oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component\|altsyncram_cqc1:auto_generated " "Elaborating entity \"altsyncram_cqc1\" for hierarchy \"oled_show_num:oled_show_num_inst\|zm_24:zm_24_inst\|altsyncram:altsyncram_component\|altsyncram_cqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913208 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 3384 E:/FPGA_Study/MyStudy2/OLED/mif/zm_24.mif " "Memory depth (4096) in the design file differs from memory depth (3384) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/mif/zm_24.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ip/zm_24.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_24.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638333913219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_show ram_show:ram_show_inst " "Elaborating entity \"ram_show\" for hierarchy \"ram_show:ram_show_inst\"" {  } { { "rtl/oled_drive.v" "ram_show_inst" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_show:ram_show_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ram_show.v" "altsyncram_component" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/ram_show.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_show:ram_show_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ram_show.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/ram_show.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_show:ram_show_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333913245 ""}  } { { "ip/ram_show.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/ram_show.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333913245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0s1 " "Found entity 1: altsyncram_e0s1" {  } { { "db/altsyncram_e0s1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_e0s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333913285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333913285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0s1 ram_show:ram_show_inst\|altsyncram:altsyncram_component\|altsyncram_e0s1:auto_generated " "Elaborating entity \"altsyncram_e0s1\" for hierarchy \"ram_show:ram_show_inst\|altsyncram:altsyncram_component\|altsyncram_e0s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333913285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0524 " "Found entity 1: altsyncram_0524" {  } { { "db/altsyncram_0524.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_0524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lsc " "Found entity 1: mux_lsc" {  } { { "db/mux_lsc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/mux_lsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lgc " "Found entity 1: cmpr_lgc" {  } { { "db/cmpr_lgc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/cmpr_lgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/cntr_b6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7gi " "Found entity 1: cntr_7gi" {  } { { "db/cntr_7gi.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/cntr_7gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/cmpr_jgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333915860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333915860 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333916241 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638333916359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.01.12:45:19 Progress: Loading sld7c65c258/alt_sld_fab_wrapper_hw.tcl " "2021.12.01.12:45:19 Progress: Loading sld7c65c258/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333919175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333922185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333922264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333928317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333928400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333928484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333928589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333928599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333928600 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638333929294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c65c258/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c65c258/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7c65c258/alt_sld_fab.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/ip/sld7c65c258/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333929494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333929494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333929561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333929561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333929563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333929563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333929628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333929628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333929703 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333929703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333929703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/ip/sld7c65c258/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333929768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333929768 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[0\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[1\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[2\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[3\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[4\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[5\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[6\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[7\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_16:zm_16_inst\|altsyncram:altsyncram_component\|altsyncram_7qc1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7qc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_7qc1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_16.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_16.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 324 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_16:zm_16_inst|altsyncram:altsyncram_component|altsyncram_7qc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[0\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[1\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[2\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[3\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[4\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[5\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[6\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[7\] " "Synthesized away node \"oled_show_num:oled_show_num_inst\|zm_12:zm_12_inst\|altsyncram:altsyncram_component\|altsyncram_rpc1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rpc1.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/altsyncram_rpc1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "e:/myexe/quartus21/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/zm_12.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/ip/zm_12.v" 82 0 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 318 0 0 } } { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333930696 "|oled_drive|oled_show_num:oled_show_num_inst|zm_12:zm_12_inst|altsyncram:altsyncram_component|altsyncram_rpc1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638333930696 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638333930696 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "oled_init:oled_init_inst\|init_cmd " "RAM logic \"oled_init:oled_init_inst\|init_cmd\" is uninferred due to inappropriate RAM size" {  } { { "rtl/oled_init.v" "init_cmd" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638333933495 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "oled_init:oled_init_inst\|oled_on_cmd " "RAM logic \"oled_init:oled_init_inst\|oled_on_cmd\" is uninferred due to inappropriate RAM size" {  } { { "rtl/oled_init.v" "oled_on_cmd" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638333933495 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "oled_init:oled_init_inst\|clear_cmd " "RAM logic \"oled_init:oled_init_inst\|clear_cmd\" is uninferred due to inappropriate RAM size" {  } { { "rtl/oled_init.v" "clear_cmd" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638333933495 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram_read:ram_read_inst\|write_cmd " "RAM logic \"ram_read:ram_read_inst\|write_cmd\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ram_read.v" "write_cmd" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638333933495 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638333933495 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 384 E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_ram_write_16b29f03.hdl.mif " "Memory depth (512) in the design file differs from memory depth (384) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_ram_write_16b29f03.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638333933497 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_oled_init_845b43d4.hdl.mif " "Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638333933498 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_oled_init_845b43d4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_oled_init_845b43d4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638333933498 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 E:/FPGA_Study/MyStudy2/OLED/db/oled.ram1_oled_init_845b43d4.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram1_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638333933499 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 E:/FPGA_Study/MyStudy2/OLED/db/oled.ram2_oled_init_845b43d4.hdl.mif " "Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram2_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638333933499 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/FPGA_Study/MyStudy2/OLED/db/oled.ram2_oled_init_845b43d4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram2_oled_init_845b43d4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638333933499 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_ram_read_18505fbe.hdl.mif " "Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_ram_read_18505fbe.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638333933500 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_ram_read_18505fbe.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/FPGA_Study/MyStudy2/OLED/db/oled.ram0_ram_read_18505fbe.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638333933500 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_init:oled_init_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_init:oled_init_inst\|Mod0\"" {  } { { "rtl/oled_init.v" "Mod0" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333938114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ram_read:ram_read_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ram_read:ram_read_inst\|Mod0\"" {  } { { "rtl/ram_read.v" "Mod0" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333938114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_show_num:oled_show_num_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_show_num:oled_show_num_inst\|Mod1\"" {  } { { "rtl/oled_show_num.v" "Mod1" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 285 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333938114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_show_num:oled_show_num_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_show_num:oled_show_num_inst\|Div0\"" {  } { { "rtl/oled_show_num.v" "Div0" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333938114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_show_num:oled_show_num_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_show_num:oled_show_num_inst\|Mod0\"" {  } { { "rtl/oled_show_num.v" "Mod0" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333938114 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638333938114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_init:oled_init_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"oled_init:oled_init_inst\|lpm_divide:Mod0\"" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333938161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_init:oled_init_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"oled_init:oled_init_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938162 ""}  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333938162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a9m " "Found entity 1: lpm_divide_a9m" {  } { { "db/lpm_divide_a9m.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/lpm_divide_a9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/sign_div_unsign_6kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p3f " "Found entity 1: alt_u_div_p3f" {  } { { "db/alt_u_div_p3f.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/alt_u_div_p3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_show_num:oled_show_num_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"oled_show_num:oled_show_num_inst\|lpm_divide:Mod1\"" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 285 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333938362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_show_num:oled_show_num_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"oled_show_num:oled_show_num_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938362 ""}  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 285 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333938362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b9m " "Found entity 1: lpm_divide_b9m" {  } { { "db/lpm_divide_b9m.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/lpm_divide_b9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r3f " "Found entity 1: alt_u_div_r3f" {  } { { "db/alt_u_div_r3f.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/alt_u_div_r3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_show_num:oled_show_num_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"oled_show_num:oled_show_num_inst\|lpm_divide:Div0\"" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333938455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_show_num:oled_show_num_inst\|lpm_divide:Div0 " "Instantiated megafunction \"oled_show_num:oled_show_num_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938455 ""}  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333938455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/lpm_divide_ckm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v9f " "Found entity 1: alt_u_div_v9f" {  } { { "db/alt_u_div_v9f.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/alt_u_div_v9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_show_num:oled_show_num_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"oled_show_num:oled_show_num_inst\|lpm_divide:Mod0\"" {  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333938694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_show_num:oled_show_num_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"oled_show_num:oled_show_num_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638333938694 ""}  } { { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638333938694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uam " "Found entity 1: lpm_divide_uam" {  } { { "db/lpm_divide_uam.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/lpm_divide_uam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_17f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_17f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_17f " "Found entity 1: alt_u_div_17f" {  } { { "db/alt_u_div_17f.tdf" "" { Text "E:/FPGA_Study/MyStudy2/OLED/db/alt_u_div_17f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638333938775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333938775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638333939503 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 6 -1 0 } } { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 14 -1 0 } } { "rtl/spi_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/spi_writebyte.v" 6 -1 0 } } { "rtl/oled_show_num.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_show_num.v" 8 -1 0 } } { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 178 -1 0 } } { "rtl/oled_init.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_init.v" 13 -1 0 } } { "rtl/ram_read.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/ram_read.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638333939674 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638333939675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333942380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638333952033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_Study/MyStudy2/OLED/output_files/oled.map.smsg " "Generated suppressed messages file E:/FPGA_Study/MyStudy2/OLED/output_files/oled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333952513 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 101 139 0 0 38 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 101 of its 139 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 38 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1638333953512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638333953636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638333953636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ascll_add\[0\] " "No output dependent on input pin \"ascll_add\[0\]\"" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333954326 "|oled_drive|ascll_add[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ascll_add\[1\] " "No output dependent on input pin \"ascll_add\[1\]\"" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333954326 "|oled_drive|ascll_add[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ascll_add\[2\] " "No output dependent on input pin \"ascll_add\[2\]\"" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333954326 "|oled_drive|ascll_add[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_dec_x " "No output dependent on input pin \"add_dec_x\"" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333954326 "|oled_drive|add_dec_x"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_dec_y " "No output dependent on input pin \"add_dec_y\"" {  } { { "rtl/oled_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/OLED/rtl/oled_drive.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638333954326 "|oled_drive|add_dec_y"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638333954326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12083 " "Implemented 12083 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638333954327 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638333954327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11996 " "Implemented 11996 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638333954327 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638333954327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638333954327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638333954368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  1 12:45:54 2021 " "Processing ended: Wed Dec  1 12:45:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638333954368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638333954368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638333954368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638333954368 ""}
