/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[63] ^ in_data[11]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z ^ celloutsig_0_5z);
  assign celloutsig_0_1z = ~(in_data[38] ^ celloutsig_0_0z);
  assign celloutsig_1_2z = ~(in_data[165] ^ celloutsig_1_0z);
  reg [23:0] _04_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 24'h000000;
    else _04_ <= { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign out_data[23:0] = _04_;
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z } & in_data[22:11];
  assign celloutsig_0_2z = { in_data[69:67], celloutsig_0_1z, celloutsig_0_0z } & in_data[88:84];
  assign celloutsig_0_5z = celloutsig_0_2z[0] & celloutsig_0_0z;
  assign celloutsig_0_8z = celloutsig_0_7z & celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[149] & in_data[158];
  assign celloutsig_1_4z = in_data[153] & celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_4z & celloutsig_1_10z;
  assign celloutsig_1_10z = ^ in_data[140:109];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, 1'h1, celloutsig_0_0z };
endmodule
