Timing Analyzer report for TOP
Fri Jan 10 18:59:29 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clk'
 13. Slow 1200mV 85C Model Hold: 'i_Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clk'
 22. Slow 1200mV 0C Model Hold: 'i_Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clk'
 30. Fast 1200mV 0C Model Hold: 'i_Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   2.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_Clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 166.17 MHz ; 166.17 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_Clk ; -5.018 ; -985.903           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_Clk ; 0.453 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_Clk ; -3.000 ; -487.762                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clk'                                                                                                                       ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.018 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.938      ;
; -5.018 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.938      ;
; -5.018 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.938      ;
; -5.018 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.938      ;
; -5.018 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.938      ;
; -4.942 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.862      ;
; -4.942 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.862      ;
; -4.942 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.862      ;
; -4.942 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.862      ;
; -4.942 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.862      ;
; -4.914 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.834      ;
; -4.914 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.834      ;
; -4.914 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.834      ;
; -4.914 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.834      ;
; -4.914 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.834      ;
; -4.893 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.813      ;
; -4.893 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.813      ;
; -4.893 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.813      ;
; -4.893 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.813      ;
; -4.893 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.813      ;
; -4.846 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.766      ;
; -4.846 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.766      ;
; -4.846 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.766      ;
; -4.846 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.766      ;
; -4.846 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.766      ;
; -4.797 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.717      ;
; -4.797 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.717      ;
; -4.797 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.717      ;
; -4.797 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.717      ;
; -4.797 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.717      ;
; -4.707 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.627      ;
; -4.707 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.627      ;
; -4.707 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.627      ;
; -4.707 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.627      ;
; -4.707 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.627      ;
; -4.691 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 5.612      ;
; -4.655 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 5.576      ;
; -4.641 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.561      ;
; -4.641 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.561      ;
; -4.641 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.561      ;
; -4.641 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.561      ;
; -4.641 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.561      ;
; -4.619 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.515      ;
; -4.619 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.515      ;
; -4.619 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.515      ;
; -4.589 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.509      ;
; -4.589 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.509      ;
; -4.589 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.509      ;
; -4.589 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.509      ;
; -4.589 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.509      ;
; -4.587 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 5.508      ;
; -4.566 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 5.487      ;
; -4.559 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 5.480      ;
; -4.557 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 5.454      ;
; -4.538 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.433      ;
; -4.538 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.433      ;
; -4.515 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.411      ;
; -4.515 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.411      ;
; -4.515 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.411      ;
; -4.494 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.390      ;
; -4.494 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.390      ;
; -4.494 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.390      ;
; -4.491 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.387      ;
; -4.491 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.387      ;
; -4.491 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.387      ;
; -4.470 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 5.391      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.457 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.357      ;
; -4.453 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 5.350      ;
; -4.438 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.358      ;
; -4.438 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.358      ;
; -4.438 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.358      ;
; -4.438 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.358      ;
; -4.438 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 5.358      ;
; -4.434 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.329      ;
; -4.434 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.329      ;
; -4.432 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 5.329      ;
; -4.430 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.104     ; 5.327      ;
; -4.420 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 5.341      ;
; -4.413 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.308      ;
; -4.413 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.308      ;
; -4.411 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.307      ;
; -4.410 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.305      ;
; -4.410 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.106     ; 5.305      ;
; -4.407 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.303      ;
; -4.407 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.303      ;
; -4.407 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.303      ;
; -4.398 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.294      ;
; -4.398 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.294      ;
; -4.398 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.294      ;
; -4.359 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.105     ; 5.255      ;
; -4.353 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[5][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.253      ;
; -4.353 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[5][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.253      ;
; -4.353 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[5][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.101     ; 5.253      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clk'                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; UART_RX:UART_RX_inst|MEM_UART[14][3]          ; UART_TX:UART_TX_inst|r_TX_Block[115]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.518 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.811      ;
; 0.531 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.825      ;
; 0.561 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.854      ;
; 0.642 ; UART_RX:UART_RX_inst|MEM_UART[5][7]           ; UART_TX:UART_TX_inst|r_TX_Block[47]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.934      ;
; 0.688 ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; UART_TX:UART_TX_inst|r_TX_Block[94]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 0.979      ;
; 0.688 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.981      ;
; 0.689 ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; UART_TX:UART_TX_inst|r_TX_Block[44]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.982      ;
; 0.699 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; UART_RX:UART_RX_inst|MEM_UART[7][4]           ; UART_TX:UART_TX_inst|r_TX_Block[60]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.993      ;
; 0.708 ; UART_RX:UART_RX_inst|MEM_UART[13][3]          ; UART_TX:UART_TX_inst|r_TX_Block[107]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.002      ;
; 0.718 ; UART_RX:UART_RX_inst|MEM_UART[1][4]           ; UART_TX:UART_TX_inst|r_TX_Block[12]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 1.009      ;
; 0.724 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.017      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.761 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.770 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.065      ;
; 0.787 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.081      ;
; 0.791 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.085      ;
; 0.812 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.105      ;
; 0.816 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.109      ;
; 0.836 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.129      ;
; 0.844 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.137      ;
; 0.845 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.138      ;
; 0.847 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.140      ;
; 0.848 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.141      ;
; 0.898 ; UART_RX:UART_RX_inst|MEM_UART[4][2]           ; UART_TX:UART_TX_inst|r_TX_Block[34]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.192      ;
; 0.911 ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; UART_TX:UART_TX_inst|r_TX_Block[30]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 1.202      ;
; 0.933 ; UART_RX:UART_RX_inst|MEM_UART[7][1]           ; UART_TX:UART_TX_inst|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.087      ; 1.232      ;
; 0.938 ; UART_RX:UART_RX_inst|MEM_UART[5][3]           ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.230      ;
; 0.938 ; UART_RX:UART_RX_inst|MEM_UART[15][0]          ; UART_TX:UART_TX_inst|r_TX_Block[120]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 1.229      ;
; 0.939 ; UART_RX:UART_RX_inst|MEM_UART[13][0]          ; UART_TX:UART_TX_inst|r_TX_Block[104]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.231      ;
; 0.945 ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.087      ; 1.244      ;
; 0.947 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.240      ;
; 0.952 ; UART_RX:UART_RX_inst|MEM_UART[4][0]           ; UART_TX:UART_TX_inst|r_TX_Block[32]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.105      ; 1.269      ;
; 0.953 ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; UART_TX:UART_TX_inst|r_TX_Block[116]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.246      ;
; 0.964 ; UART_RX:UART_RX_inst|MEM_UART[1][0]           ; UART_TX:UART_TX_inst|r_TX_Block[8]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.256      ;
; 0.968 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.262      ;
; 0.970 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.263      ;
; 0.971 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.265      ;
; 0.976 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.270      ;
; 0.981 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.274      ;
; 0.993 ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; UART_TX:UART_TX_inst|r_TX_Block[46]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.287      ;
; 0.995 ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; UART_TX:UART_TX_inst|r_TX_Block[114]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.289      ;
; 0.995 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.289      ;
; 0.996 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.106      ; 1.314      ;
; 0.998 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.292      ;
; 1.008 ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.084      ; 1.304      ;
; 1.012 ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; UART_TX:UART_TX_inst|r_TX_Block[28]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.078      ; 1.302      ;
; 1.014 ; UART_RX:UART_RX_inst|MEM_UART[11][5]          ; UART_TX:UART_TX_inst|r_TX_Block[93]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.307      ;
; 1.021 ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; UART_TX:UART_TX_inst|r_TX_Block[68]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.313      ;
; 1.023 ; UART_RX:UART_RX_inst|MEM_UART[10][1]          ; UART_TX:UART_TX_inst|r_TX_Block[81]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.084      ; 1.319      ;
; 1.025 ; UART_RX:UART_RX_inst|MEM_UART[12][2]          ; UART_TX:UART_TX_inst|r_TX_Block[98]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.317      ;
; 1.033 ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; UART_TX:UART_TX_inst|r_TX_Block[99]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.083      ; 1.328      ;
; 1.034 ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; UART_TX:UART_TX_inst|r_TX_Block[70]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.326      ;
; 1.035 ; UART_RX:UART_RX_inst|MEM_UART[5][1]           ; UART_TX:UART_TX_inst|r_TX_Block[41]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.328      ;
; 1.036 ; UART_RX:UART_RX_inst|MEM_UART[4][5]           ; UART_TX:UART_TX_inst|r_TX_Block[37]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.319      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 178.03 MHz ; 178.03 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -4.617 ; -899.232          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -487.762                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clk'                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.617 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.548      ;
; -4.617 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.548      ;
; -4.617 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.548      ;
; -4.617 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.548      ;
; -4.617 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.548      ;
; -4.511 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.442      ;
; -4.511 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.442      ;
; -4.511 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.442      ;
; -4.511 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.442      ;
; -4.511 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.442      ;
; -4.502 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.433      ;
; -4.502 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.433      ;
; -4.502 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.433      ;
; -4.502 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.433      ;
; -4.502 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.433      ;
; -4.471 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.402      ;
; -4.471 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.402      ;
; -4.471 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.402      ;
; -4.471 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.402      ;
; -4.471 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.402      ;
; -4.404 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.335      ;
; -4.404 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.335      ;
; -4.404 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.335      ;
; -4.404 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.335      ;
; -4.404 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.335      ;
; -4.388 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.319      ;
; -4.388 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.319      ;
; -4.388 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.319      ;
; -4.388 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.319      ;
; -4.388 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.319      ;
; -4.304 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.235      ;
; -4.270 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.201      ;
; -4.270 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.201      ;
; -4.270 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.201      ;
; -4.270 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.201      ;
; -4.270 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.201      ;
; -4.258 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.167      ;
; -4.258 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.167      ;
; -4.258 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.167      ;
; -4.250 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.181      ;
; -4.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.180      ;
; -4.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.180      ;
; -4.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.180      ;
; -4.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.180      ;
; -4.249 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.180      ;
; -4.208 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.119      ;
; -4.198 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.129      ;
; -4.189 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.120      ;
; -4.186 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.095      ;
; -4.186 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.095      ;
; -4.167 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.098      ;
; -4.161 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.092      ;
; -4.161 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.092      ;
; -4.161 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.092      ;
; -4.161 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.092      ;
; -4.161 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.092      ;
; -4.152 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.061      ;
; -4.152 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.061      ;
; -4.152 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.061      ;
; -4.143 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.052      ;
; -4.143 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.052      ;
; -4.143 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 5.052      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.110 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.021      ;
; -4.102 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.013      ;
; -4.093 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 5.004      ;
; -4.091 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 5.022      ;
; -4.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.998      ;
; -4.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.998      ;
; -4.089 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.998      ;
; -4.080 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.989      ;
; -4.080 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.989      ;
; -4.071 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.980      ;
; -4.071 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.980      ;
; -4.066 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.997      ;
; -4.066 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.997      ;
; -4.066 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.997      ;
; -4.066 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.997      ;
; -4.066 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.997      ;
; -4.049 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.980      ;
; -4.045 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.954      ;
; -4.045 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.954      ;
; -4.045 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.954      ;
; -4.042 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.092     ; 4.952      ;
; -4.039 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 4.950      ;
; -4.018 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.927      ;
; -4.018 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.927      ;
; -4.018 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.927      ;
; -4.017 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.926      ;
; -4.017 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.093     ; 4.926      ;
; -4.004 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[5][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 4.915      ;
; -4.004 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[5][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 4.915      ;
; -4.004 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[5][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 4.915      ;
; -4.004 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[5][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.091     ; 4.915      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.471 ; UART_RX:UART_RX_inst|MEM_UART[14][3]          ; UART_TX:UART_TX_inst|r_TX_Block[115]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.479 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.746      ;
; 0.490 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.758      ;
; 0.528 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.795      ;
; 0.599 ; UART_RX:UART_RX_inst|MEM_UART[5][7]           ; UART_TX:UART_TX_inst|r_TX_Block[47]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.866      ;
; 0.608 ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; UART_TX:UART_TX_inst|r_TX_Block[94]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.875      ;
; 0.610 ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; UART_TX:UART_TX_inst|r_TX_Block[44]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.879      ;
; 0.624 ; UART_RX:UART_RX_inst|MEM_UART[13][3]          ; UART_TX:UART_TX_inst|r_TX_Block[107]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.075      ; 0.894      ;
; 0.633 ; UART_RX:UART_RX_inst|MEM_UART[1][4]           ; UART_TX:UART_TX_inst|r_TX_Block[12]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.900      ;
; 0.644 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.911      ;
; 0.646 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; UART_RX:UART_RX_inst|MEM_UART[7][4]           ; UART_TX:UART_TX_inst|r_TX_Block[60]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.914      ;
; 0.668 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.935      ;
; 0.695 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.964      ;
; 0.706 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.980      ;
; 0.717 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.986      ;
; 0.721 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.988      ;
; 0.729 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.997      ;
; 0.734 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.002      ;
; 0.760 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.028      ;
; 0.765 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.033      ;
; 0.784 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.051      ;
; 0.785 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.052      ;
; 0.788 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.055      ;
; 0.789 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.057      ;
; 0.794 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.061      ;
; 0.826 ; UART_RX:UART_RX_inst|MEM_UART[4][2]           ; UART_TX:UART_TX_inst|r_TX_Block[34]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.075      ; 1.096      ;
; 0.829 ; UART_RX:UART_RX_inst|MEM_UART[7][1]           ; UART_TX:UART_TX_inst|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.078      ; 1.102      ;
; 0.830 ; UART_RX:UART_RX_inst|MEM_UART[5][3]           ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.097      ;
; 0.837 ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; UART_TX:UART_TX_inst|r_TX_Block[30]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.104      ;
; 0.840 ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.078      ; 1.113      ;
; 0.845 ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; UART_TX:UART_TX_inst|r_TX_Block[116]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.111      ;
; 0.855 ; UART_RX:UART_RX_inst|MEM_UART[15][0]          ; UART_TX:UART_TX_inst|r_TX_Block[120]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.122      ;
; 0.857 ; UART_RX:UART_RX_inst|MEM_UART[1][0]           ; UART_TX:UART_TX_inst|r_TX_Block[8]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.125      ;
; 0.864 ; UART_RX:UART_RX_inst|MEM_UART[13][0]          ; UART_TX:UART_TX_inst|r_TX_Block[104]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.131      ;
; 0.871 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.139      ;
; 0.875 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.143      ;
; 0.877 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.145      ;
; 0.878 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.146      ;
; 0.884 ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; UART_TX:UART_TX_inst|r_TX_Block[46]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.153      ;
; 0.885 ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; UART_TX:UART_TX_inst|r_TX_Block[114]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.154      ;
; 0.885 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.152      ;
; 0.886 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.094      ; 1.175      ;
; 0.886 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.153      ;
; 0.896 ; UART_RX:UART_RX_inst|MEM_UART[4][0]           ; UART_TX:UART_TX_inst|r_TX_Block[32]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.095      ; 1.186      ;
; 0.900 ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; UART_TX:UART_TX_inst|r_TX_Block[28]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.166      ;
; 0.900 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.168      ;
; 0.902 ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.171      ;
; 0.906 ; UART_RX:UART_RX_inst|MEM_UART[11][5]          ; UART_TX:UART_TX_inst|r_TX_Block[93]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.173      ;
; 0.910 ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; UART_TX:UART_TX_inst|r_TX_Block[68]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.176      ;
; 0.911 ; UART_RX:UART_RX_inst|MEM_UART[12][2]          ; UART_TX:UART_TX_inst|r_TX_Block[98]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.177      ;
; 0.914 ; UART_RX:UART_RX_inst|MEM_UART[10][1]          ; UART_TX:UART_TX_inst|r_TX_Block[81]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.183      ;
; 0.917 ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; UART_TX:UART_TX_inst|r_TX_Block[99]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.076      ; 1.188      ;
; 0.919 ; UART_RX:UART_RX_inst|MEM_UART[5][1]           ; UART_TX:UART_TX_inst|r_TX_Block[41]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.076      ; 1.190      ;
; 0.922 ; UART_RX:UART_RX_inst|MEM_UART[8][6]           ; UART_TX:UART_TX_inst|r_TX_Block[70]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.188      ;
; 0.924 ; UART_RX:UART_RX_inst|MEM_UART[13][7]          ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.062      ; 1.181      ;
; 0.925 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.194      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -1.698 ; -232.221          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -350.362                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clk'                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.698 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.650      ;
; -1.698 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.650      ;
; -1.698 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.650      ;
; -1.698 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.650      ;
; -1.698 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.650      ;
; -1.663 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.615      ;
; -1.663 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.615      ;
; -1.663 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.615      ;
; -1.663 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.615      ;
; -1.663 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.615      ;
; -1.617 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.569      ;
; -1.617 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.569      ;
; -1.617 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.569      ;
; -1.617 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.569      ;
; -1.617 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.569      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.568      ;
; -1.578 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.530      ;
; -1.578 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.530      ;
; -1.578 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.530      ;
; -1.578 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.530      ;
; -1.578 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.530      ;
; -1.545 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.497      ;
; -1.545 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.497      ;
; -1.545 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.497      ;
; -1.545 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.497      ;
; -1.545 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.497      ;
; -1.544 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.496      ;
; -1.544 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.496      ;
; -1.544 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.496      ;
; -1.544 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.496      ;
; -1.544 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.496      ;
; -1.502 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.454      ;
; -1.502 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.454      ;
; -1.502 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.454      ;
; -1.502 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.454      ;
; -1.502 ; UART_RX:UART_RX_inst|r_Clk_Count[1]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.454      ;
; -1.466 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.418      ;
; -1.439 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.391      ;
; -1.439 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.391      ;
; -1.439 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.391      ;
; -1.439 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.391      ;
; -1.439 ; UART_RX:UART_RX_inst|r_Clk_Count[9]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.391      ;
; -1.431 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.383      ;
; -1.406 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.346      ;
; -1.406 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.346      ;
; -1.406 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.346      ;
; -1.399 ; UART_TX:UART_TX_inst|r_Byte_Index[3] ; UART_TX:UART_TX_inst|r_TX_Data[6]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 2.350      ;
; -1.385 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.337      ;
; -1.384 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; UART_RX:UART_RX_inst|r_Clk_Count[5]  ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.336      ;
; -1.381 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.322      ;
; -1.371 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.311      ;
; -1.371 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.311      ;
; -1.371 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.311      ;
; -1.358 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.298      ;
; -1.358 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.298      ;
; -1.346 ; UART_RX:UART_RX_inst|r_Clk_Count[7]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.298      ;
; -1.346 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.287      ;
; -1.334 ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; UART_RX:UART_RX_inst|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.286      ;
; -1.334 ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; UART_RX:UART_RX_inst|MEM_UART[13][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.286      ;
; -1.334 ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; UART_RX:UART_RX_inst|MEM_UART[13][4] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.286      ;
; -1.334 ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; UART_RX:UART_RX_inst|MEM_UART[13][6] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.286      ;
; -1.334 ; UART_RX:UART_RX_inst|r_Clk_Count[10] ; UART_RX:UART_RX_inst|MEM_UART[13][5] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.286      ;
; -1.325 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.265      ;
; -1.325 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.265      ;
; -1.325 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.265      ;
; -1.324 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.264      ;
; -1.324 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.264      ;
; -1.324 ; UART_RX:UART_RX_inst|r_Clk_Count[0]  ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.264      ;
; -1.324 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.264      ;
; -1.324 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.264      ;
; -1.324 ; UART_RX:UART_RX_inst|r_Clk_Count[11] ; UART_RX:UART_RX_inst|MEM_UART[13][7] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.264      ;
; -1.323 ; UART_RX:UART_RX_inst|r_Clk_Count[2]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.275      ;
; -1.323 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][1] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.263      ;
; -1.323 ; UART_RX:UART_RX_inst|r_Clk_Count[3]  ; UART_RX:UART_RX_inst|MEM_UART[14][2] ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.263      ;
; -1.312 ; UART_RX:UART_RX_inst|r_Clk_Count[6]  ; UART_RX:UART_RX_inst|MEM_UART[12][0] ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 2.264      ;
; -1.307 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.305 ; UART_RX:UART_RX_inst|r_Clk_Count[4]  ; UART_RX:UART_RX_inst|MEM_UART[5][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.045     ; 2.247      ;
; -1.300 ; UART_RX:UART_RX_inst|r_Clk_Count[8]  ; UART_RX:UART_RX_inst|MEM_UART[14][3] ; i_Clk        ; i_Clk       ; 1.000        ; -0.046     ; 2.241      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; UART_TX:UART_TX_inst|o_TX_Serial              ; UART_TX:UART_TX_inst|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; UART_RX:UART_RX_inst|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; UART_RX:UART_RX_inst|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; UART_RX:UART_RX_inst|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; UART_RX:UART_RX_inst|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; UART_RX:UART_RX_inst|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; UART_RX:UART_RX_inst|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; UART_RX:UART_RX_inst|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; UART_RX:UART_RX_inst|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; UART_RX:UART_RX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; UART_RX:UART_RX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[14][3]          ; UART_TX:UART_TX_inst|r_TX_Block[115]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.215 ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; UART_RX:UART_RX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; UART_RX:UART_RX_inst|r_SM_Main.s_Idle         ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.336      ;
; 0.226 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.346      ;
; 0.253 ; UART_RX:UART_RX_inst|MEM_UART[5][7]           ; UART_TX:UART_TX_inst|r_TX_Block[47]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.260 ; UART_RX:UART_RX_inst|MEM_UART[5][4]           ; UART_TX:UART_TX_inst|r_TX_Block[44]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; UART_RX:UART_RX_inst|MEM_UART[11][6]          ; UART_TX:UART_TX_inst|r_TX_Block[94]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.380      ;
; 0.267 ; UART_RX:UART_RX_inst|MEM_UART[13][3]          ; UART_TX:UART_TX_inst|r_TX_Block[107]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; UART_RX:UART_RX_inst|r_RX_Data_R              ; UART_RX:UART_RX_inst|r_RX_Data                ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; UART_RX:UART_RX_inst|MEM_UART[7][4]           ; UART_TX:UART_TX_inst|r_TX_Block[60]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; UART_RX:UART_RX_inst|MEM_UART[1][4]           ; UART_TX:UART_TX_inst|r_TX_Block[12]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.390      ;
; 0.276 ; UART_TX:UART_TX_inst|r_Byte_Index[3]          ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[3][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.399      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; UART_TX:UART_TX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; UART_TX:UART_TX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; UART_TX:UART_TX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; UART_TX:UART_TX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; UART_RX:UART_RX_inst|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; UART_RX:UART_RX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; UART_TX:UART_TX_inst|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; UART_RX:UART_RX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; UART_TX:UART_TX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; UART_TX:UART_TX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; UART_TX:UART_TX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; UART_TX:UART_TX_inst|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; UART_TX:UART_TX_inst|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; UART_TX:UART_TX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; UART_RX:UART_RX_inst|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; UART_RX:UART_RX_inst|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; UART_RX:UART_RX_inst|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; UART_TX:UART_TX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; UART_TX:UART_TX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.317 ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; UART_RX:UART_RX_inst|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.438      ;
; 0.320 ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; UART_RX:UART_RX_inst|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.441      ;
; 0.331 ; UART_RX:UART_RX_inst|MEM_UART[4][2]           ; UART_TX:UART_TX_inst|r_TX_Block[34]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.038      ; 0.453      ;
; 0.335 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.455      ;
; 0.338 ; UART_RX:UART_RX_inst|MEM_UART[3][6]           ; UART_TX:UART_TX_inst|r_TX_Block[30]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.457      ;
; 0.341 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.461      ;
; 0.345 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; UART_RX:UART_RX_inst|MEM_UART[15][0]          ; UART_TX:UART_TX_inst|r_TX_Block[120]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.465      ;
; 0.346 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.466      ;
; 0.348 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_inst|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; UART_RX:UART_RX_inst|MEM_UART[13][0]          ; UART_TX:UART_TX_inst|r_TX_Block[104]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.468      ;
; 0.349 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; UART_TX:UART_TX_inst|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.469      ;
; 0.367 ; UART_RX:UART_RX_inst|MEM_UART[5][3]           ; UART_TX:UART_TX_inst|r_TX_Block[43]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; UART_RX:UART_RX_inst|MEM_UART[7][1]           ; UART_TX:UART_TX_inst|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.041      ; 0.493      ;
; 0.370 ; UART_RX:UART_RX_inst|MEM_UART[4][0]           ; UART_TX:UART_TX_inst|r_TX_Block[32]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.048      ; 0.502      ;
; 0.374 ; UART_RX:UART_RX_inst|MEM_UART[12][1]          ; UART_TX:UART_TX_inst|r_TX_Block[97]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.041      ; 0.499      ;
; 0.375 ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; UART_RX:UART_RX_inst|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.496      ;
; 0.376 ; UART_RX:UART_RX_inst|MEM_UART[14][4]          ; UART_TX:UART_TX_inst|r_TX_Block[116]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.495      ;
; 0.376 ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; UART_RX:UART_RX_inst|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; UART_RX:UART_RX_inst|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.498      ;
; 0.377 ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; UART_RX:UART_RX_inst|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.498      ;
; 0.378 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.498      ;
; 0.381 ; UART_RX:UART_RX_inst|MEM_UART[1][0]           ; UART_TX:UART_TX_inst|r_TX_Block[8]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.501      ;
; 0.381 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.501      ;
; 0.391 ; UART_RX:UART_RX_inst|r_MEM_Index[1]           ; UART_RX:UART_RX_inst|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.038      ; 0.513      ;
; 0.392 ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; UART_RX:UART_RX_inst|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.513      ;
; 0.396 ; UART_RX:UART_RX_inst|MEM_UART[5][6]           ; UART_TX:UART_TX_inst|r_TX_Block[46]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.038      ; 0.518      ;
; 0.397 ; UART_RX:UART_RX_inst|MEM_UART[14][2]          ; UART_TX:UART_TX_inst|r_TX_Block[114]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.518      ;
; 0.404 ; UART_RX:UART_RX_inst|r_RX_Byte[7]             ; UART_RX:UART_RX_inst|MEM_UART[11][7]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.048      ; 0.536      ;
; 0.406 ; UART_RX:UART_RX_inst|MEM_UART[0][1]           ; UART_TX:UART_TX_inst|r_TX_Data[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.024      ; 0.514      ;
; 0.406 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.526      ;
; 0.408 ; UART_RX:UART_RX_inst|MEM_UART[2][1]           ; UART_TX:UART_TX_inst|r_TX_Block[17]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.529      ;
; 0.409 ; UART_RX:UART_RX_inst|MEM_UART[12][2]          ; UART_TX:UART_TX_inst|r_TX_Block[98]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.528      ;
; 0.411 ; UART_RX:UART_RX_inst|MEM_UART[12][3]          ; UART_TX:UART_TX_inst|r_TX_Block[99]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.038      ; 0.533      ;
; 0.411 ; UART_RX:UART_RX_inst|MEM_UART[3][4]           ; UART_TX:UART_TX_inst|r_TX_Block[28]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.034      ; 0.529      ;
; 0.411 ; UART_RX:UART_RX_inst|MEM_UART[11][5]          ; UART_TX:UART_TX_inst|r_TX_Block[93]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.530      ;
; 0.414 ; UART_RX:UART_RX_inst|MEM_UART[10][1]          ; UART_TX:UART_TX_inst|r_TX_Block[81]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; UART_RX:UART_RX_inst|MEM_UART[13][7]          ; UART_TX:UART_TX_inst|r_TX_Block[111]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.031      ; 0.529      ;
; 0.414 ; UART_RX:UART_RX_inst|MEM_UART[8][4]           ; UART_TX:UART_TX_inst|r_TX_Block[68]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.033      ; 0.531      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.018   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  i_Clk           ; -5.018   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -985.903 ; 0.0   ; 0.0      ; 0.0     ; -487.762            ;
;  i_Clk           ; -985.903 ; 0.000 ; N/A      ; N/A     ; -487.762            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED_compare ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_Clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_compare ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_compare ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LED_compare ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 4988     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 4988     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 139   ; 139  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_Clk  ; i_Clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_button    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Jan 10 18:59:25 2025
Info: Command: quartus_sta TOP -c TOP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clk i_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.018            -985.903 i_Clk 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -487.762 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.617            -899.232 i_Clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -487.762 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.698            -232.221 i_Clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -350.362 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Fri Jan 10 18:59:29 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


