/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [7:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_2z[3] & celloutsig_0_5z);
  assign celloutsig_1_8z = !(celloutsig_1_5z[0] ? celloutsig_1_0z : in_data[154]);
  assign celloutsig_1_10z = celloutsig_1_9z | in_data[155];
  assign celloutsig_1_3z = { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_0z } + { in_data[118:117], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[5:0], celloutsig_1_0z } + { in_data[186], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 5'h00;
    else _00_ <= in_data[12:8];
  assign celloutsig_1_18z = { in_data[165:163], celloutsig_1_7z, celloutsig_1_6z } & { celloutsig_1_1z[6:1], celloutsig_1_13z };
  assign celloutsig_0_1z = _00_ & in_data[23:19];
  assign celloutsig_1_1z = { in_data[189:181], celloutsig_1_0z } & { in_data[145:141], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[106:104] & { celloutsig_1_5z[3:2], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, celloutsig_0_4z[12:5], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[127:119] > in_data[150:142];
  assign celloutsig_1_11z = celloutsig_1_3z && { celloutsig_1_3z[2:1], celloutsig_1_10z };
  assign celloutsig_0_27z = celloutsig_0_10z[4:0] % { 1'h1, celloutsig_0_21z[4:1] };
  assign celloutsig_0_2z = { in_data[6:3], celloutsig_0_1z } % { 1'h1, in_data[65:63], _00_ };
  assign celloutsig_1_19z = - celloutsig_1_6z;
  assign celloutsig_0_11z = - celloutsig_0_9z[4:1];
  assign celloutsig_0_8z = { in_data[55:47], celloutsig_0_5z, celloutsig_0_5z } !== { celloutsig_0_4z[12:7], _00_ };
  assign celloutsig_0_4z = ~ in_data[15:1];
  assign celloutsig_0_26z = ~ { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[141:135] };
  assign celloutsig_1_4z = | celloutsig_1_1z[9:2];
  assign celloutsig_1_9z = ~^ { celloutsig_1_1z[6], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_6z[1], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_4z[13:2], celloutsig_0_7z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z[5:2], celloutsig_1_1z };
  assign celloutsig_0_5z = ^ celloutsig_0_4z[14:6];
  assign celloutsig_0_6z = ^ in_data[6:3];
  assign celloutsig_0_10z = in_data[44:37] <<< { celloutsig_0_2z[8:6], _00_ };
  assign celloutsig_0_21z = in_data[35:30] ~^ in_data[85:80];
  assign { out_data[134:128], out_data[98:96], out_data[37:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
