#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c44108 .scope module, "twi_slave_tb" "twi_slave_tb" 2 1;
 .timescale 0 0;
P_0x1c880e8 .param/l "ADDR" 0 2 8, C4<0111000>;
v0x1cb32f0_0 .net "effectiveSda", 0 0, L_0x1cb3518;  1 drivers
v0x1cb3358_0 .var "scl", 0 0;
v0x1cb33d0_0 .var "sdaIn", 0 0;
v0x1cb3428_0 .net "sdaOut", 0 0, v0x1cb3128_0;  1 drivers
v0x1cb34a0_0 .net "sdaOutEn", 0 0, v0x1cb3190_0;  1 drivers
L_0x1cb3518 .functor MUXZ 1, v0x1cb33d0_0, v0x1cb3128_0, v0x1cb3190_0, C4<>;
S_0x1c441d0 .scope module, "INST" "twi_slave" 2 9, 3 2 0, S_0x1c44108;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl"
    .port_info 1 /INPUT 1 "sdaIn"
    .port_info 2 /OUTPUT 1 "sdaOut"
    .port_info 3 /OUTPUT 1 "sdaOutEn"
    .port_info 4 /INPUT 8 "dataOut"
    .port_info 5 /OUTPUT 8 "dataIn"
P_0x1c7e0f8 .param/l "ADDR" 0 3 13, C4<0111000>;
P_0x1c7e118 .param/l "STATE_READING_ACK" 1 3 23, C4<011>;
P_0x1c7e138 .param/l "STATE_READING_ADDR" 1 3 21, C4<001>;
P_0x1c7e158 .param/l "STATE_READ_DATA" 1 3 24, C4<100>;
P_0x1c7e178 .param/l "STATE_WAITING_FOR_START_BIT" 1 3 20, C4<000>;
P_0x1c7e198 .param/l "STATE_WRITE_DATA" 1 3 25, C4<101>;
P_0x1c7e1b8 .param/l "STATE_WRITING_ACK" 1 3 22, C4<010>;
v0x1c87c80_0 .var "bitCounter", 2 0;
v0x1cb2cc8_0 .var "dataIn", 7 0;
L_0xb6bd9010 .functor BUFT 1, C4<10101010>, C4<0>, C4<0>, C4<0>;
v0x1cb2d40_0 .net "dataOut", 7 0, L_0xb6bd9010;  1 drivers
v0x1cb2dc0_0 .var "dataRead", 7 0;
v0x1cb2e38_0 .var "dataToWrite", 7 0;
v0x1cb2ed8_0 .var "hasValidStartBit", 0 0;
v0x1cb2f40_0 .var "hasValidStopBit", 0 0;
v0x1cb2fa8_0 .var "masterRead", 0 0;
v0x1cb3010_0 .net "scl", 0 0, v0x1cb3358_0;  1 drivers
v0x1cb30c0_0 .net "sdaIn", 0 0, L_0x1cb3518;  alias, 1 drivers
v0x1cb3128_0 .var "sdaOut", 0 0;
v0x1cb3190_0 .var "sdaOutEn", 0 0;
v0x1cb31f8_0 .var "state", 2 0;
E_0x1c7f668 .event negedge, v0x1cb3010_0;
E_0x1c7f800 .event posedge, v0x1cb3010_0;
E_0x1c7f5c8 .event posedge, v0x1cb30c0_0;
E_0x1c7f888 .event negedge, v0x1cb30c0_0;
    .scope S_0x1c441d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3128_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1c441d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3190_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1c441d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb2ed8_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1c441d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb2f40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1c441d0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1cb31f8_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x1c441d0;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c87c80_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x1c441d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb2fa8_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1c441d0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cb2e38_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x1c441d0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1cb2dc0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x1c441d0;
T_9 ;
    %wait E_0x1c7f888;
    %load/vec4 v0x1cb3010_0;
    %assign/vec4 v0x1cb2ed8_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1c441d0;
T_10 ;
    %wait E_0x1c7f5c8;
    %load/vec4 v0x1cb3010_0;
    %assign/vec4 v0x1cb2f40_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1c441d0;
T_11 ;
    %wait E_0x1c7f800;
    %load/vec4 v0x1cb2f40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1cb2ed8_0;
    %load/vec4 v0x1cb30c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 9, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x1c87c80_0, 0;
    %assign/vec4 v0x1cb31f8_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cb31f8_0, 0;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x1c87c80_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1cb31f8_0, 0;
    %load/vec4 v0x1cb30c0_0;
    %assign/vec4 v0x1cb2fa8_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c87c80_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x1cb30c0_0;
    %pushi/vec4 56, 0, 7;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x1c87c80_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cb31f8_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x1c87c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1c87c80_0, 0;
T_11.9 ;
T_11.7 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x1cb2fa8_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x1c87c80_0, 0;
    %assign/vec4 v0x1cb31f8_0, 0;
    %load/vec4 v0x1cb2d40_0;
    %load/vec4 v0x1cb2dc0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %assign/vec4 v0x1cb2cc8_0, 0;
    %assign/vec4 v0x1cb2e38_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v0x1cb30c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %concati/vec4 0, 0, 3;
    %split/vec4 3;
    %assign/vec4 v0x1c87c80_0, 0;
    %assign/vec4 v0x1cb31f8_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v0x1cb30c0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x1c87c80_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x1cb2dc0_0, 4, 1;
    %load/vec4 v0x1c87c80_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.20, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1cb31f8_0, 0;
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v0x1c87c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1c87c80_0, 0;
T_11.21 ;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.22, 4;
    %load/vec4 v0x1c87c80_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_11.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1cb31f8_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0x1c87c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1c87c80_0, 0;
T_11.25 ;
    %jmp T_11.23;
T_11.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1cb31f8_0, 0;
T_11.23 ;
T_11.19 ;
T_11.15 ;
T_11.11 ;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1c441d0;
T_12 ;
    %wait E_0x1c7f668;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1cb3128_0, 0;
    %assign/vec4 v0x1cb3190_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1cb31f8_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1cb2e38_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x1c87c80_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1cb3128_0, 0;
    %assign/vec4 v0x1cb3190_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 1, 2;
    %split/vec4 1;
    %assign/vec4 v0x1cb3128_0, 0;
    %assign/vec4 v0x1cb3190_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1c44108;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1c44108;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1c44108;
T_15 ;
    %vpi_call 2 18 "$dumpfile", "twi_slave_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb33d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3358_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "twi_slave_tb.v";
    "twi_slave.v";
