Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 23 21:55:51 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             966 |          179 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            9 |
| Yes          | No                    | No                     |            2399 |          315 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |                                 Enable Signal                                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p1                          |                  |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2                          |                  |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1                         |                  |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p2                         |                  |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                         |                  |                3 |             18 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_input_r_U/mod_value1_reg[0]                |                  |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_r_U/ack_in_t_reg_1[0]               |                  |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_ZL21H_filter_FIR_int_1_21_1_reg[15]_fwrd__4_n_0        |                  |                4 |             32 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_ZL21H_filter_FIR_int_2_21_2_reg[15]_fwrd__5_n_0        |                  |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sel                                                      |                  |                3 |             32 |        10.67 |
|  ap_clk      |                                                                               | ap_rst_n         |                9 |             34 |         3.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_r_U/E[0]                            |                  |               12 |             48 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_r_U/CEA1                            |                  |               11 |             80 |         7.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448/ap_enable_reg_pp0_iter3            |                  |               21 |            109 |         5.19 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_output_r_U/mod_value2_load_reg_1213_reg[0] |                  |               28 |            144 |         5.14 |
|  ap_clk      |                                                                               |                  |              196 |           1224 |         6.24 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_FIR_filter_fu_448_ap_start_reg                       |                  |              247 |           1872 |         7.58 |
+--------------+-------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


