// Seed: 3599644078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3[1] = id_7;
  assign id_1 = 1;
  assign id_14 = 1'b0;
endmodule
module module_1 (
    output id_0,
    output id_1,
    input tri0 id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    output id_9,
    input id_10,
    input id_11,
    input logic id_12,
    input id_13,
    input logic id_14,
    input logic id_15,
    input id_16,
    input id_17
);
  reg id_18;
  type_30 id_19 (
      .id_0(id_2[1'd0]),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_0),
      .id_4(1)
  );
  initial begin
    if (1) id_18 <= 1'h0;
  end
  logic id_20 = id_15;
  type_32(
      1, id_15, 1
  );
  assign id_9 = 1;
endmodule
