// Seed: 3665042228
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  always @(posedge 1 or 1) id_3 <= 1;
endmodule
