{COMPONENT C:\CUPLTEMP\CONSOLE.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Thu Jun 29 21:22:58 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P IWR' {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P RST' {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P RD' {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P A2 {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P A1 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P A0 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CON_CS' {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P SPI_CS' {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P WR' {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P IA1 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P IA0 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P SPI_INT' {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P SP10 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CD1 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CD0 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CS2' {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CS1' {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CS0' {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P MISO {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P MOSI {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P CLK_IN {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P IRD' {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P D7 {Pt "I/O"}{Lq 0}{Ploc 340 20}}
   {P D6 {Pt "I/O"}{Lq 0}{Ploc 340 40}}
   {P D5 {Pt "I/O"}{Lq 0}{Ploc 340 60}}
   {P D4 {Pt "I/O"}{Lq 0}{Ploc 340 80}}
   {P D3 {Pt "I/O"}{Lq 0}{Ploc 340 100}}
   {P D2 {Pt "I/O"}{Lq 0}{Ploc 340 120}}
   {P D1 {Pt "I/O"}{Lq 0}{Ploc 340 140}}
   {P D0 {Pt "I/O"}{Lq 0}{Ploc 340 160}}
   {P PD7 {Pt "I/O"}{Lq 0}{Ploc 340 180}}
   {P PD6 {Pt "I/O"}{Lq 0}{Ploc 340 200}}
   {P PD5 {Pt "I/O"}{Lq 0}{Ploc 340 220}}
   {P PD4 {Pt "I/O"}{Lq 0}{Ploc 340 240}}
   {P PD3 {Pt "I/O"}{Lq 0}{Ploc 340 260}}
   {P PD2 {Pt "I/O"}{Lq 0}{Ploc 340 280}}
   {P PD1 {Pt "I/O"}{Lq 0}{Ploc 340 300}}
   {P PD0 {Pt "I/O"}{Lq 0}{Ploc 340 320}}
   {P CON_INT' {Pt "I/O"}{Lq 0}{Ploc 340 340}}
   {P TMR_INT' {Pt "I/O"}{Lq 0}{Ploc 340 360}}
   {P SCK {Pt "I/O"}{Lq 0}{Ploc 340 380}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 220 490}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 470}
   [Ts 15][Tj "RC"]
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 320 30}
   {Pnl 320 50}
   {Pnl 320 70}
   {Pnl 320 90}
   {Pnl 320 110}
   {Pnl 320 130}
   {Pnl 320 150}
   {Pnl 320 170}
   {Pnl 320 190}
   {Pnl 320 210}
   {Pnl 320 230}
   {Pnl 320 250}
   {Pnl 320 270}
   {Pnl 320 290}
   {Pnl 320 310}
   {Pnl 320 330}
   {Pnl 320 350}
   {Pnl 320 370}
   {Pnl 320 390}

   {Sd A 83 1 2 15 16 17 39 40 41 54 55 58 63 70 73 74 75 76 79 80 81 84 4 5 6 8 9 10 11 12 46 48 49 50 51 52 56 57 60 61 77}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 480 310 0}
   {L 120 460 100 460}
   {C 125 460 5}
   {L 130 470 140 460 130 450}
   {L 120 420 100 420}
   {C 125 420 5}
   {L 120 400 100 400}
   {C 125 400 5}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 120 320 100 320}
   {C 125 320 5}
   {L 120 300 100 300}
   {C 125 300 5}
   {L 120 280 100 280}
   {C 125 280 5}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 120 220 100 220}
   {C 125 220 5}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 120 140 100 140}
   {C 125 140 5}
   {L 120 120 100 120}
   {C 125 120 5}
   {L 120 100 100 100}
   {C 125 100 5}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 120 20 100 20}
   {C 125 20 5}
   {L 310 20 340 20}
   {L 310 40 340 40}
   {L 310 60 340 60}
   {L 310 80 340 80}
   {L 310 100 340 100}
   {L 310 120 340 120}
   {L 310 140 340 140}
   {L 310 160 340 160}
   {L 310 180 340 180}
   {L 310 200 340 200}
   {L 310 220 340 220}
   {L 310 240 340 240}
   {L 310 260 340 260}
   {L 310 280 340 280}
   {L 310 300 340 300}
   {L 310 320 340 320}
   {C 315 340 5}
   {L 320 340 340 340}
   {C 315 360 5}
   {L 320 360 340 360}
   {L 310 380 340 380}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "IWR'" 140 460}
   {T "RST'" 140 420}
   {T "RD'" 140 400}
   {T "A2" 140 380}
   {T "A1" 140 360}
   {T "A0" 140 340}
   {T "CON_CS'" 140 320}
   {T "SPI_CS'" 140 300}
   {T "WR'" 140 280}
   {T "IA1" 140 260}
   {T "IA0" 140 240}
   {T "SPI_INT'" 140 220}
   {T "SP10" 140 200}
   {T "CD1" 140 180}
   {T "CD0" 140 160}
   {T "CS2'" 140 140}
   {T "CS1'" 140 120}
   {T "CS0'" 140 100}
   {T "MISO" 140 80}
   {T "MOSI" 140 60}
   {T "CLK_IN" 140 40}
   {T "IRD'" 140 20}
   [Tj "RC"]
   {T "D7" 300 20}
   {T "D6" 300 40}
   {T "D5" 300 60}
   {T "D4" 300 80}
   {T "D3" 300 100}
   {T "D2" 300 120}
   {T "D1" 300 140}
   {T "D0" 300 160}
   {T "PD7" 300 180}
   {T "PD6" 300 200}
   {T "PD5" 300 220}
   {T "PD4" 300 240}
   {T "PD3" 300 260}
   {T "PD2" 300 280}
   {T "PD1" 300 300}
   {T "PD0" 300 320}
   {T "CON_INT'" 300 340}
   {T "TMR_INT'" 300 360}
   {T "SCK" 300 380}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 220 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\CUPLTEMP\CONSOLE 220 480}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N IWR'
   }
   {N RST'
   }
   {N RD'
   }
   {N A2
   }
   {N A1
   }
   {N A0
   }
   {N CON_CS'
   }
   {N SPI_CS'
   }
   {N WR'
   }
   {N IA1
   }
   {N IA0
   }
   {N SPI_INT'
   }
   {N SP10
   }
   {N CD1
   }
   {N CD0
   }
   {N CS2'
   }
   {N CS1'
   }
   {N CS0'
   }
   {N MISO
   }
   {N MOSI
   }
   {N CLK_IN
   }
   {N IRD'
   }
   {N D7
   }
   {N D6
   }
   {N D5
   }
   {N D4
   }
   {N D3
   }
   {N D2
   }
   {N D1
   }
   {N D0
   }
   {N PD7
   }
   {N PD6
   }
   {N PD5
   }
   {N PD4
   }
   {N PD3
   }
   {N PD2
   }
   {N PD1
   }
   {N PD0
   }
   {N CON_INT'
   }
   {N TMR_INT'
   }
   {N SCK
   }
  }

  {SUBCOMP
  }
 }
}
