// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "02/11/2026 19:46:18"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	SW,
	KEY,
	CLOCK_50,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS);
input 	[9:0] SW;
input 	[1:0] KEY;
input 	CLOCK_50;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LEDR;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;

// Design Ports Information
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_VS~output_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \din~1_combout ;
wire \mem_y[5]~feeder_combout ;
wire \mem_y[1]~0_combout ;
wire \din~0_combout ;
wire \mem_y[7]~feeder_combout ;
wire \din~3_combout ;
wire \din~2_combout ;
wire \din~4_combout ;
wire \din~5_combout ;
wire \din~6_combout ;
wire \din~7_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~7 ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~8_combout ;
wire \Add0~6_combout ;
wire \Add0~4_combout ;
wire \Add0~2_combout ;
wire \Add0~0_combout ;
wire \mem_x[5]~0_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~14_combout ;
wire \Add0~12_combout ;
wire \Add1~15 ;
wire \Add1~17 ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add1~16_combout ;
wire \Add1~18_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ;
wire \din[4]~feeder_combout ;
wire \din[7]~8_combout ;
wire \mem_x[0]~feeder_combout ;
wire \mem_x[1]~feeder_combout ;
wire \mem_x[4]~feeder_combout ;
wire \mem_x[5]~feeder_combout ;
wire \Add1~0_combout ;
wire \Add1~2_combout ;
wire \Add1~4_combout ;
wire \Add1~6_combout ;
wire \Add1~8_combout ;
wire \Add1~10_combout ;
wire \dut|VGA|v_count[0]~10_combout ;
wire \dut|VGA|Equal1~1_combout ;
wire \dut|VGA|LessThan5~2_combout ;
wire \dut|VGA|Equal1~0_combout ;
wire \dut|VGA|v_count[8]~24_combout ;
wire \dut|VGA|clk_div_count~0_combout ;
wire \dut|VGA|vga_en~0_combout ;
wire \dut|VGA|vga_en~q ;
wire \dut|VGA|h_count[0]~10_combout ;
wire \dut|VGA|h_count[0]~26_combout ;
wire \dut|VGA|h_count[0]~27_combout ;
wire \dut|VGA|h_count[0]~11 ;
wire \dut|VGA|h_count[1]~12_combout ;
wire \dut|VGA|h_count[1]~13 ;
wire \dut|VGA|h_count[2]~14_combout ;
wire \dut|VGA|h_count[2]~15 ;
wire \dut|VGA|h_count[3]~16_combout ;
wire \dut|VGA|h_count[3]~17 ;
wire \dut|VGA|h_count[4]~18_combout ;
wire \dut|VGA|h_count[4]~19 ;
wire \dut|VGA|h_count[5]~20_combout ;
wire \dut|VGA|h_count[5]~21 ;
wire \dut|VGA|h_count[6]~22_combout ;
wire \dut|VGA|h_count[6]~23 ;
wire \dut|VGA|h_count[7]~24_combout ;
wire \dut|VGA|h_count[7]~25 ;
wire \dut|VGA|h_count[8]~28_combout ;
wire \dut|VGA|h_count[8]~29 ;
wire \dut|VGA|h_count[9]~30_combout ;
wire \dut|VGA|Equal0~1_combout ;
wire \dut|VGA|Equal0~0_combout ;
wire \dut|VGA|Equal0~2_combout ;
wire \dut|VGA|v_count[8]~25_combout ;
wire \dut|VGA|v_count[0]~11 ;
wire \dut|VGA|v_count[1]~12_combout ;
wire \dut|VGA|v_count[1]~13 ;
wire \dut|VGA|v_count[2]~14_combout ;
wire \dut|VGA|v_count[2]~15 ;
wire \dut|VGA|v_count[3]~16_combout ;
wire \dut|VGA|v_count[3]~17 ;
wire \dut|VGA|v_count[4]~18_combout ;
wire \dut|VGA|v_count[4]~19 ;
wire \dut|VGA|v_count[5]~20_combout ;
wire \dut|VGA|v_count[5]~21 ;
wire \dut|VGA|v_count[6]~22_combout ;
wire \dut|VGA|v_count[6]~23 ;
wire \dut|VGA|v_count[7]~26_combout ;
wire \dut|VGA|v_count[7]~27 ;
wire \dut|VGA|v_count[8]~28_combout ;
wire \dut|VGA|v_count[8]~29 ;
wire \dut|VGA|v_count[9]~30_combout ;
wire \dut|VGA|LessThan4~0_combout ;
wire \dut|VGA|LessThan4~1_combout ;
wire \dut|VGA|LessThan5~0_combout ;
wire \dut|VGA|LessThan5~1_combout ;
wire \dut|VGA|vga_active~0_combout ;
wire \dut|VGA|vga_active~1_combout ;
wire \dut|VGA|vga_active~2_combout ;
wire \dut|VGA|vga_x[1]~0_combout ;
wire \dut|VGA|vga_x[2]~1_combout ;
wire \dut|VGA|vga_x[3]~2_combout ;
wire \dut|VGA|Add3~0_combout ;
wire \dut|VGA|Add3~15_combout ;
wire \dut|VGA|Add3~1 ;
wire \dut|VGA|Add3~2_combout ;
wire \dut|VGA|Add3~16_combout ;
wire \dut|VGA|Add3~3 ;
wire \dut|VGA|Add3~4_combout ;
wire \dut|VGA|Add3~17_combout ;
wire \dut|VGA|Add4~0_combout ;
wire \dut|VGA|Add4~23_combout ;
wire \dut|VGA|Add3~5 ;
wire \dut|VGA|Add3~6_combout ;
wire \dut|VGA|Add3~14_combout ;
wire \dut|addr_b[6]~0_combout ;
wire \dut|VGA|Add3~7 ;
wire \dut|VGA|Add3~8_combout ;
wire \dut|VGA|Add3~13_combout ;
wire \dut|VGA|Add4~1 ;
wire \dut|VGA|Add4~2_combout ;
wire \dut|VGA|Add4~22_combout ;
wire \dut|addr_b[6]~1 ;
wire \dut|addr_b[7]~2_combout ;
wire \dut|VGA|Add4~3 ;
wire \dut|VGA|Add4~4_combout ;
wire \dut|VGA|Add4~21_combout ;
wire \dut|Add0~0_combout ;
wire \dut|VGA|Add3~9 ;
wire \dut|VGA|Add3~10_combout ;
wire \dut|VGA|Add3~12_combout ;
wire \dut|addr_b[7]~3 ;
wire \dut|addr_b[8]~4_combout ;
wire \dut|VGA|Add4~5 ;
wire \dut|VGA|Add4~6_combout ;
wire \dut|VGA|Add4~20_combout ;
wire \dut|Add0~1 ;
wire \dut|Add0~2_combout ;
wire \dut|addr_b[8]~5 ;
wire \dut|addr_b[9]~6_combout ;
wire \dut|VGA|Add4~7 ;
wire \dut|VGA|Add4~8_combout ;
wire \dut|VGA|Add4~19_combout ;
wire \dut|Add0~3 ;
wire \dut|Add0~4_combout ;
wire \dut|addr_b[9]~7 ;
wire \dut|addr_b[10]~8_combout ;
wire \dut|VGA|Add4~9 ;
wire \dut|VGA|Add4~10_combout ;
wire \dut|VGA|Add4~18_combout ;
wire \dut|Add0~5 ;
wire \dut|Add0~6_combout ;
wire \dut|addr_b[10]~9 ;
wire \dut|addr_b[11]~10_combout ;
wire \din[5]~feeder_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \dut|VGA|Add4~11 ;
wire \dut|VGA|Add4~13 ;
wire \dut|VGA|Add4~14_combout ;
wire \dut|VGA|Add4~16_combout ;
wire \dut|VGA|Add4~12_combout ;
wire \dut|VGA|Add4~17_combout ;
wire \dut|Add0~7 ;
wire \dut|Add0~9 ;
wire \dut|Add0~11 ;
wire \dut|Add0~13 ;
wire \dut|Add0~14_combout ;
wire \dut|Add0~12_combout ;
wire \dut|Add0~10_combout ;
wire \dut|Add0~8_combout ;
wire \dut|addr_b[11]~11 ;
wire \dut|addr_b[12]~13 ;
wire \dut|addr_b[13]~15 ;
wire \dut|addr_b[14]~17 ;
wire \dut|addr_b[15]~18_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ;
wire \Add1~12_combout ;
wire \dut|addr_b[12]~12_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \dut|addr_b[13]~14_combout ;
wire \dut|vga_r[2]~0_combout ;
wire \dut|addr_b[14]~16_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0_combout ;
wire \dut|Add0~15 ;
wire \dut|Add0~16_combout ;
wire \dut|addr_b[15]~19 ;
wire \dut|addr_b[16]~20_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3_combout ;
wire \dut|vga_r[2]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \dut|vga_r[3]~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3_combout ;
wire \dut|vga_r[3]~3_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \dut|vga_g[2]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ;
wire \dut|vga_g[2]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \dut|vga_g[3]~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3_combout ;
wire \dut|vga_g[3]~3_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \dut|vga_b[2]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ;
wire \dut|vga_b[2]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \dut|vga_b[3]~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1_combout ;
wire \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ;
wire \dut|vga_b[3]~3_combout ;
wire \dut|VGA|LessThan0~0_combout ;
wire \dut|VGA|LessThan0~1_combout ;
wire \dut|VGA|LessThan1~0_combout ;
wire [9:0] \dut|VGA|v_count ;
wire [9:0] \dut|VGA|h_count ;
wire [7:0] din;
wire [3:0] \dut|RAM|mem_rtl_0|auto_generated|address_reg_b ;
wire [7:0] mem_y;
wire [7:0] mem_x;
wire [0:0] \dut|VGA|clk_div_count ;
wire [3:0] \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w ;

wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a77  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a75  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a73  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65~portbdataout  = \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(\dut|vga_r[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(\dut|vga_r[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(\dut|vga_g[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(\dut|vga_g[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(\dut|vga_b[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(\dut|vga_b[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(!\dut|VGA|LessThan0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(\dut|VGA|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
fiftyfivenm_lcell_comb \din~1 (
// Equation(s):
// \din~1_combout  = (\KEY[0]~input_o  & \SW[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\din~1_combout ),
	.cout());
// synopsys translate_off
defparam \din~1 .lut_mask = 16'hF000;
defparam \din~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
fiftyfivenm_lcell_comb \mem_y[5]~feeder (
// Equation(s):
// \mem_y[5]~feeder_combout  = \din~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~1_combout ),
	.cin(gnd),
	.combout(\mem_y[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_y[5]~feeder .lut_mask = 16'hFF00;
defparam \mem_y[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
fiftyfivenm_lcell_comb \mem_y[1]~0 (
// Equation(s):
// \mem_y[1]~0_combout  = ((\SW[9]~input_o  & !\SW[8]~input_o )) # (!\KEY[0]~input_o )

	.dataa(\SW[9]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\mem_y[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_y[1]~0 .lut_mask = 16'h33BB;
defparam \mem_y[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N3
dffeas \mem_y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mem_y[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[5] .is_wysiwyg = "true";
defparam \mem_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
fiftyfivenm_lcell_comb \din~0 (
// Equation(s):
// \din~0_combout  = (\KEY[0]~input_o  & \SW[7]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\din~0_combout ),
	.cout());
// synopsys translate_off
defparam \din~0 .lut_mask = 16'hCC00;
defparam \din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
fiftyfivenm_lcell_comb \mem_y[7]~feeder (
// Equation(s):
// \mem_y[7]~feeder_combout  = \din~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~0_combout ),
	.cin(gnd),
	.combout(\mem_y[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_y[7]~feeder .lut_mask = 16'hFF00;
defparam \mem_y[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N29
dffeas \mem_y[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mem_y[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[7] .is_wysiwyg = "true";
defparam \mem_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
fiftyfivenm_lcell_comb \din~3 (
// Equation(s):
// \din~3_combout  = (\KEY[0]~input_o  & \SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\din~3_combout ),
	.cout());
// synopsys translate_off
defparam \din~3 .lut_mask = 16'hF000;
defparam \din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N7
dffeas \mem_y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[4] .is_wysiwyg = "true";
defparam \mem_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
fiftyfivenm_lcell_comb \din~2 (
// Equation(s):
// \din~2_combout  = (\KEY[0]~input_o  & \SW[6]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\din~2_combout ),
	.cout());
// synopsys translate_off
defparam \din~2 .lut_mask = 16'hCC00;
defparam \din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N9
dffeas \mem_y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[6] .is_wysiwyg = "true";
defparam \mem_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
fiftyfivenm_lcell_comb \din~4 (
// Equation(s):
// \din~4_combout  = (\KEY[0]~input_o  & \SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\din~4_combout ),
	.cout());
// synopsys translate_off
defparam \din~4 .lut_mask = 16'hF000;
defparam \din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \mem_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[3] .is_wysiwyg = "true";
defparam \mem_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
fiftyfivenm_lcell_comb \din~5 (
// Equation(s):
// \din~5_combout  = (\KEY[0]~input_o  & \SW[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\din~5_combout ),
	.cout());
// synopsys translate_off
defparam \din~5 .lut_mask = 16'hF000;
defparam \din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N21
dffeas \mem_y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[2] .is_wysiwyg = "true";
defparam \mem_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
fiftyfivenm_lcell_comb \din~6 (
// Equation(s):
// \din~6_combout  = (\KEY[0]~input_o  & \SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\din~6_combout ),
	.cout());
// synopsys translate_off
defparam \din~6 .lut_mask = 16'hF000;
defparam \din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N1
dffeas \mem_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[1] .is_wysiwyg = "true";
defparam \mem_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
fiftyfivenm_lcell_comb \din~7 (
// Equation(s):
// \din~7_combout  = (\KEY[0]~input_o  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\din~7_combout ),
	.cout());
// synopsys translate_off
defparam \din~7 .lut_mask = 16'hF000;
defparam \din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N31
dffeas \mem_y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_y[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_y[0] .is_wysiwyg = "true";
defparam \mem_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (mem_y[0] & (mem_y[2] $ (VCC))) # (!mem_y[0] & (mem_y[2] & VCC))
// \Add0~1  = CARRY((mem_y[0] & mem_y[2]))

	.dataa(mem_y[0]),
	.datab(mem_y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (mem_y[3] & ((mem_y[1] & (\Add0~1  & VCC)) # (!mem_y[1] & (!\Add0~1 )))) # (!mem_y[3] & ((mem_y[1] & (!\Add0~1 )) # (!mem_y[1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((mem_y[3] & (!mem_y[1] & !\Add0~1 )) # (!mem_y[3] & ((!\Add0~1 ) # (!mem_y[1]))))

	.dataa(mem_y[3]),
	.datab(mem_y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((mem_y[4] $ (mem_y[2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((mem_y[4] & ((mem_y[2]) # (!\Add0~3 ))) # (!mem_y[4] & (mem_y[2] & !\Add0~3 )))

	.dataa(mem_y[4]),
	.datab(mem_y[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (mem_y[3] & ((mem_y[5] & (\Add0~5  & VCC)) # (!mem_y[5] & (!\Add0~5 )))) # (!mem_y[3] & ((mem_y[5] & (!\Add0~5 )) # (!mem_y[5] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((mem_y[3] & (!mem_y[5] & !\Add0~5 )) # (!mem_y[3] & ((!\Add0~5 ) # (!mem_y[5]))))

	.dataa(mem_y[3]),
	.datab(mem_y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((mem_y[4] $ (mem_y[6] $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((mem_y[4] & ((mem_y[6]) # (!\Add0~7 ))) # (!mem_y[4] & (mem_y[6] & !\Add0~7 )))

	.dataa(mem_y[4]),
	.datab(mem_y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (mem_y[5] & ((mem_y[7] & (\Add0~9  & VCC)) # (!mem_y[7] & (!\Add0~9 )))) # (!mem_y[5] & ((mem_y[7] & (!\Add0~9 )) # (!mem_y[7] & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((mem_y[5] & (!mem_y[7] & !\Add0~9 )) # (!mem_y[5] & ((!\Add0~9 ) # (!mem_y[7]))))

	.dataa(mem_y[5]),
	.datab(mem_y[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
fiftyfivenm_lcell_comb \mem_x[5]~0 (
// Equation(s):
// \mem_x[5]~0_combout  = ((!\SW[9]~input_o  & \SW[8]~input_o )) # (!\KEY[0]~input_o )

	.dataa(\SW[9]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\mem_x[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_x[5]~0 .lut_mask = 16'h7733;
defparam \mem_x[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N7
dffeas \mem_x[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[7] .is_wysiwyg = "true";
defparam \mem_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \mem_x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[6] .is_wysiwyg = "true";
defparam \mem_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (mem_y[0] & (mem_x[6] $ (VCC))) # (!mem_y[0] & (mem_x[6] & VCC))
// \Add1~1  = CARRY((mem_y[0] & mem_x[6]))

	.dataa(mem_y[0]),
	.datab(mem_x[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (mem_x[7] & ((mem_y[1] & (\Add1~1  & VCC)) # (!mem_y[1] & (!\Add1~1 )))) # (!mem_x[7] & ((mem_y[1] & (!\Add1~1 )) # (!mem_y[1] & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((mem_x[7] & (!mem_y[1] & !\Add1~1 )) # (!mem_x[7] & ((!\Add1~1 ) # (!mem_y[1]))))

	.dataa(mem_x[7]),
	.datab(mem_y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\Add0~0_combout  & (\Add1~3  $ (GND))) # (!\Add0~0_combout  & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((\Add0~0_combout  & !\Add1~3 ))

	.dataa(gnd),
	.datab(\Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add0~2_combout  & (!\Add1~5 )) # (!\Add0~2_combout  & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\Add0~2_combout ))

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Add0~4_combout  & (\Add1~7  $ (GND))) # (!\Add0~4_combout  & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((\Add0~4_combout  & !\Add1~7 ))

	.dataa(gnd),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add0~6_combout  & (!\Add1~9 )) # (!\Add0~6_combout  & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!\Add0~6_combout ))

	.dataa(gnd),
	.datab(\Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\Add0~8_combout  & (\Add1~11  $ (GND))) # (!\Add0~8_combout  & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((\Add0~8_combout  & !\Add1~11 ))

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\Add0~10_combout  & (!\Add1~13 )) # (!\Add0~10_combout  & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!\Add0~10_combout ))

	.dataa(\Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (mem_y[6] & (\Add0~11  $ (GND))) # (!mem_y[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((mem_y[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(mem_y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (mem_y[7] & (!\Add0~13 )) # (!mem_y[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!mem_y[7]))

	.dataa(gnd),
	.datab(mem_y[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = !\Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h0F0F;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (\Add0~12_combout  & (\Add1~15  $ (GND))) # (!\Add0~12_combout  & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((\Add0~12_combout  & !\Add1~15 ))

	.dataa(gnd),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add0~14_combout  & (!\Add1~17 )) # (!\Add0~14_combout  & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!\Add0~14_combout ))

	.dataa(gnd),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
fiftyfivenm_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = \Add1~19  $ (!\Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~16_combout ),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hF00F;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout  = (!\Add1~16_combout  & !\Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~16_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .lut_mask = 16'h000F;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout  = (!\KEY[1]~input_o  & (\Add1~14_combout  & (\Add1~20_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~20_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .lut_mask = 16'h4000;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
fiftyfivenm_lcell_comb \din[4]~feeder (
// Equation(s):
// \din[4]~feeder_combout  = \din~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~3_combout ),
	.cin(gnd),
	.combout(\din[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din[4]~feeder .lut_mask = 16'hFF00;
defparam \din[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
fiftyfivenm_lcell_comb \din[7]~8 (
// Equation(s):
// \din[7]~8_combout  = (\SW[9]~input_o  $ (!\SW[8]~input_o )) # (!\KEY[0]~input_o )

	.dataa(\SW[9]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\din[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \din[7]~8 .lut_mask = 16'hBB77;
defparam \din[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N17
dffeas \din[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\din[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\din[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din[4]),
	.prn(vcc));
// synopsys translate_off
defparam \din[4] .is_wysiwyg = "true";
defparam \din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
fiftyfivenm_lcell_comb \mem_x[0]~feeder (
// Equation(s):
// \mem_x[0]~feeder_combout  = \din~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~7_combout ),
	.cin(gnd),
	.combout(\mem_x[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_x[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_x[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \mem_x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mem_x[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[0] .is_wysiwyg = "true";
defparam \mem_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
fiftyfivenm_lcell_comb \mem_x[1]~feeder (
// Equation(s):
// \mem_x[1]~feeder_combout  = \din~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~6_combout ),
	.cin(gnd),
	.combout(\mem_x[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_x[1]~feeder .lut_mask = 16'hFF00;
defparam \mem_x[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N29
dffeas \mem_x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mem_x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[1] .is_wysiwyg = "true";
defparam \mem_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \mem_x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[2] .is_wysiwyg = "true";
defparam \mem_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N13
dffeas \mem_x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[3] .is_wysiwyg = "true";
defparam \mem_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
fiftyfivenm_lcell_comb \mem_x[4]~feeder (
// Equation(s):
// \mem_x[4]~feeder_combout  = \din~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~3_combout ),
	.cin(gnd),
	.combout(\mem_x[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_x[4]~feeder .lut_mask = 16'hFF00;
defparam \mem_x[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \mem_x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mem_x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[4] .is_wysiwyg = "true";
defparam \mem_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
fiftyfivenm_lcell_comb \mem_x[5]~feeder (
// Equation(s):
// \mem_x[5]~feeder_combout  = \din~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~1_combout ),
	.cin(gnd),
	.combout(\mem_x[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_x[5]~feeder .lut_mask = 16'hFF00;
defparam \mem_x[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \mem_x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mem_x[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_x[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mem_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_x[5] .is_wysiwyg = "true";
defparam \mem_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
fiftyfivenm_lcell_comb \dut|VGA|v_count[0]~10 (
// Equation(s):
// \dut|VGA|v_count[0]~10_combout  = \dut|VGA|v_count [0] $ (VCC)
// \dut|VGA|v_count[0]~11  = CARRY(\dut|VGA|v_count [0])

	.dataa(\dut|VGA|v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|VGA|v_count[0]~10_combout ),
	.cout(\dut|VGA|v_count[0]~11 ));
// synopsys translate_off
defparam \dut|VGA|v_count[0]~10 .lut_mask = 16'h55AA;
defparam \dut|VGA|v_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
fiftyfivenm_lcell_comb \dut|VGA|Equal1~1 (
// Equation(s):
// \dut|VGA|Equal1~1_combout  = (((\dut|VGA|v_count [0]) # (!\dut|VGA|v_count [3])) # (!\dut|VGA|v_count [9])) # (!\dut|VGA|v_count [2])

	.dataa(\dut|VGA|v_count [2]),
	.datab(\dut|VGA|v_count [9]),
	.datac(\dut|VGA|v_count [3]),
	.datad(\dut|VGA|v_count [0]),
	.cin(gnd),
	.combout(\dut|VGA|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Equal1~1 .lut_mask = 16'hFF7F;
defparam \dut|VGA|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
fiftyfivenm_lcell_comb \dut|VGA|LessThan5~2 (
// Equation(s):
// \dut|VGA|LessThan5~2_combout  = (!\dut|VGA|v_count [6] & (!\dut|VGA|v_count [8] & !\dut|VGA|v_count [7]))

	.dataa(\dut|VGA|v_count [6]),
	.datab(gnd),
	.datac(\dut|VGA|v_count [8]),
	.datad(\dut|VGA|v_count [7]),
	.cin(gnd),
	.combout(\dut|VGA|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan5~2 .lut_mask = 16'h0005;
defparam \dut|VGA|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
fiftyfivenm_lcell_comb \dut|VGA|Equal1~0 (
// Equation(s):
// \dut|VGA|Equal1~0_combout  = (!\dut|VGA|v_count [1] & (!\dut|VGA|v_count [4] & (\dut|VGA|LessThan5~2_combout  & !\dut|VGA|v_count [5])))

	.dataa(\dut|VGA|v_count [1]),
	.datab(\dut|VGA|v_count [4]),
	.datac(\dut|VGA|LessThan5~2_combout ),
	.datad(\dut|VGA|v_count [5]),
	.cin(gnd),
	.combout(\dut|VGA|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Equal1~0 .lut_mask = 16'h0010;
defparam \dut|VGA|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
fiftyfivenm_lcell_comb \dut|VGA|v_count[8]~24 (
// Equation(s):
// \dut|VGA|v_count[8]~24_combout  = ((!\dut|VGA|Equal1~1_combout  & \dut|VGA|Equal1~0_combout )) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\dut|VGA|Equal1~1_combout ),
	.datac(\dut|VGA|Equal1~0_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\dut|VGA|v_count[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|v_count[8]~24 .lut_mask = 16'h30FF;
defparam \dut|VGA|v_count[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
fiftyfivenm_lcell_comb \dut|VGA|clk_div_count~0 (
// Equation(s):
// \dut|VGA|clk_div_count~0_combout  = (!\dut|VGA|clk_div_count [0] & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|clk_div_count [0]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\dut|VGA|clk_div_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|clk_div_count~0 .lut_mask = 16'h0F00;
defparam \dut|VGA|clk_div_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \dut|VGA|clk_div_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|clk_div_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|clk_div_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|clk_div_count[0] .is_wysiwyg = "true";
defparam \dut|VGA|clk_div_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
fiftyfivenm_lcell_comb \dut|VGA|vga_en~0 (
// Equation(s):
// \dut|VGA|vga_en~0_combout  = (\dut|VGA|clk_div_count [0] & \KEY[0]~input_o )

	.dataa(\dut|VGA|clk_div_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\dut|VGA|vga_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|vga_en~0 .lut_mask = 16'hAA00;
defparam \dut|VGA|vga_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \dut|VGA|vga_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|vga_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|vga_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|vga_en .is_wysiwyg = "true";
defparam \dut|VGA|vga_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
fiftyfivenm_lcell_comb \dut|VGA|h_count[0]~10 (
// Equation(s):
// \dut|VGA|h_count[0]~10_combout  = \dut|VGA|h_count [0] $ (VCC)
// \dut|VGA|h_count[0]~11  = CARRY(\dut|VGA|h_count [0])

	.dataa(gnd),
	.datab(\dut|VGA|h_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|VGA|h_count[0]~10_combout ),
	.cout(\dut|VGA|h_count[0]~11 ));
// synopsys translate_off
defparam \dut|VGA|h_count[0]~10 .lut_mask = 16'h33CC;
defparam \dut|VGA|h_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
fiftyfivenm_lcell_comb \dut|VGA|h_count[0]~26 (
// Equation(s):
// \dut|VGA|h_count[0]~26_combout  = (!\KEY[0]~input_o ) # (!\dut|VGA|Equal0~2_combout )

	.dataa(gnd),
	.datab(\dut|VGA|Equal0~2_combout ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\dut|VGA|h_count[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|h_count[0]~26 .lut_mask = 16'h33FF;
defparam \dut|VGA|h_count[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
fiftyfivenm_lcell_comb \dut|VGA|h_count[0]~27 (
// Equation(s):
// \dut|VGA|h_count[0]~27_combout  = (\dut|VGA|vga_en~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\dut|VGA|vga_en~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\dut|VGA|h_count[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|h_count[0]~27 .lut_mask = 16'hCCFF;
defparam \dut|VGA|h_count[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \dut|VGA|h_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[0] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
fiftyfivenm_lcell_comb \dut|VGA|h_count[1]~12 (
// Equation(s):
// \dut|VGA|h_count[1]~12_combout  = (\dut|VGA|h_count [1] & (!\dut|VGA|h_count[0]~11 )) # (!\dut|VGA|h_count [1] & ((\dut|VGA|h_count[0]~11 ) # (GND)))
// \dut|VGA|h_count[1]~13  = CARRY((!\dut|VGA|h_count[0]~11 ) # (!\dut|VGA|h_count [1]))

	.dataa(gnd),
	.datab(\dut|VGA|h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[0]~11 ),
	.combout(\dut|VGA|h_count[1]~12_combout ),
	.cout(\dut|VGA|h_count[1]~13 ));
// synopsys translate_off
defparam \dut|VGA|h_count[1]~12 .lut_mask = 16'h3C3F;
defparam \dut|VGA|h_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \dut|VGA|h_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[1] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
fiftyfivenm_lcell_comb \dut|VGA|h_count[2]~14 (
// Equation(s):
// \dut|VGA|h_count[2]~14_combout  = (\dut|VGA|h_count [2] & (\dut|VGA|h_count[1]~13  $ (GND))) # (!\dut|VGA|h_count [2] & (!\dut|VGA|h_count[1]~13  & VCC))
// \dut|VGA|h_count[2]~15  = CARRY((\dut|VGA|h_count [2] & !\dut|VGA|h_count[1]~13 ))

	.dataa(gnd),
	.datab(\dut|VGA|h_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[1]~13 ),
	.combout(\dut|VGA|h_count[2]~14_combout ),
	.cout(\dut|VGA|h_count[2]~15 ));
// synopsys translate_off
defparam \dut|VGA|h_count[2]~14 .lut_mask = 16'hC30C;
defparam \dut|VGA|h_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \dut|VGA|h_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[2] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
fiftyfivenm_lcell_comb \dut|VGA|h_count[3]~16 (
// Equation(s):
// \dut|VGA|h_count[3]~16_combout  = (\dut|VGA|h_count [3] & (!\dut|VGA|h_count[2]~15 )) # (!\dut|VGA|h_count [3] & ((\dut|VGA|h_count[2]~15 ) # (GND)))
// \dut|VGA|h_count[3]~17  = CARRY((!\dut|VGA|h_count[2]~15 ) # (!\dut|VGA|h_count [3]))

	.dataa(\dut|VGA|h_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[2]~15 ),
	.combout(\dut|VGA|h_count[3]~16_combout ),
	.cout(\dut|VGA|h_count[3]~17 ));
// synopsys translate_off
defparam \dut|VGA|h_count[3]~16 .lut_mask = 16'h5A5F;
defparam \dut|VGA|h_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \dut|VGA|h_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[3] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
fiftyfivenm_lcell_comb \dut|VGA|h_count[4]~18 (
// Equation(s):
// \dut|VGA|h_count[4]~18_combout  = (\dut|VGA|h_count [4] & (\dut|VGA|h_count[3]~17  $ (GND))) # (!\dut|VGA|h_count [4] & (!\dut|VGA|h_count[3]~17  & VCC))
// \dut|VGA|h_count[4]~19  = CARRY((\dut|VGA|h_count [4] & !\dut|VGA|h_count[3]~17 ))

	.dataa(\dut|VGA|h_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[3]~17 ),
	.combout(\dut|VGA|h_count[4]~18_combout ),
	.cout(\dut|VGA|h_count[4]~19 ));
// synopsys translate_off
defparam \dut|VGA|h_count[4]~18 .lut_mask = 16'hA50A;
defparam \dut|VGA|h_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \dut|VGA|h_count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[4] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
fiftyfivenm_lcell_comb \dut|VGA|h_count[5]~20 (
// Equation(s):
// \dut|VGA|h_count[5]~20_combout  = (\dut|VGA|h_count [5] & (!\dut|VGA|h_count[4]~19 )) # (!\dut|VGA|h_count [5] & ((\dut|VGA|h_count[4]~19 ) # (GND)))
// \dut|VGA|h_count[5]~21  = CARRY((!\dut|VGA|h_count[4]~19 ) # (!\dut|VGA|h_count [5]))

	.dataa(gnd),
	.datab(\dut|VGA|h_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[4]~19 ),
	.combout(\dut|VGA|h_count[5]~20_combout ),
	.cout(\dut|VGA|h_count[5]~21 ));
// synopsys translate_off
defparam \dut|VGA|h_count[5]~20 .lut_mask = 16'h3C3F;
defparam \dut|VGA|h_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \dut|VGA|h_count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[5] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
fiftyfivenm_lcell_comb \dut|VGA|h_count[6]~22 (
// Equation(s):
// \dut|VGA|h_count[6]~22_combout  = (\dut|VGA|h_count [6] & (\dut|VGA|h_count[5]~21  $ (GND))) # (!\dut|VGA|h_count [6] & (!\dut|VGA|h_count[5]~21  & VCC))
// \dut|VGA|h_count[6]~23  = CARRY((\dut|VGA|h_count [6] & !\dut|VGA|h_count[5]~21 ))

	.dataa(gnd),
	.datab(\dut|VGA|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[5]~21 ),
	.combout(\dut|VGA|h_count[6]~22_combout ),
	.cout(\dut|VGA|h_count[6]~23 ));
// synopsys translate_off
defparam \dut|VGA|h_count[6]~22 .lut_mask = 16'hC30C;
defparam \dut|VGA|h_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \dut|VGA|h_count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[6] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
fiftyfivenm_lcell_comb \dut|VGA|h_count[7]~24 (
// Equation(s):
// \dut|VGA|h_count[7]~24_combout  = (\dut|VGA|h_count [7] & (!\dut|VGA|h_count[6]~23 )) # (!\dut|VGA|h_count [7] & ((\dut|VGA|h_count[6]~23 ) # (GND)))
// \dut|VGA|h_count[7]~25  = CARRY((!\dut|VGA|h_count[6]~23 ) # (!\dut|VGA|h_count [7]))

	.dataa(\dut|VGA|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[6]~23 ),
	.combout(\dut|VGA|h_count[7]~24_combout ),
	.cout(\dut|VGA|h_count[7]~25 ));
// synopsys translate_off
defparam \dut|VGA|h_count[7]~24 .lut_mask = 16'h5A5F;
defparam \dut|VGA|h_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \dut|VGA|h_count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[7] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
fiftyfivenm_lcell_comb \dut|VGA|h_count[8]~28 (
// Equation(s):
// \dut|VGA|h_count[8]~28_combout  = (\dut|VGA|h_count [8] & (\dut|VGA|h_count[7]~25  $ (GND))) # (!\dut|VGA|h_count [8] & (!\dut|VGA|h_count[7]~25  & VCC))
// \dut|VGA|h_count[8]~29  = CARRY((\dut|VGA|h_count [8] & !\dut|VGA|h_count[7]~25 ))

	.dataa(\dut|VGA|h_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|h_count[7]~25 ),
	.combout(\dut|VGA|h_count[8]~28_combout ),
	.cout(\dut|VGA|h_count[8]~29 ));
// synopsys translate_off
defparam \dut|VGA|h_count[8]~28 .lut_mask = 16'hA50A;
defparam \dut|VGA|h_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \dut|VGA|h_count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[8] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
fiftyfivenm_lcell_comb \dut|VGA|h_count[9]~30 (
// Equation(s):
// \dut|VGA|h_count[9]~30_combout  = \dut|VGA|h_count[8]~29  $ (\dut|VGA|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|VGA|h_count [9]),
	.cin(\dut|VGA|h_count[8]~29 ),
	.combout(\dut|VGA|h_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|h_count[9]~30 .lut_mask = 16'h0FF0;
defparam \dut|VGA|h_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \dut|VGA|h_count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|h_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|h_count[0]~26_combout ),
	.sload(gnd),
	.ena(\dut|VGA|h_count[0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|h_count[9] .is_wysiwyg = "true";
defparam \dut|VGA|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
fiftyfivenm_lcell_comb \dut|VGA|Equal0~1 (
// Equation(s):
// \dut|VGA|Equal0~1_combout  = (((!\dut|VGA|h_count [9]) # (!\dut|VGA|h_count [2])) # (!\dut|VGA|h_count [1])) # (!\dut|VGA|h_count [8])

	.dataa(\dut|VGA|h_count [8]),
	.datab(\dut|VGA|h_count [1]),
	.datac(\dut|VGA|h_count [2]),
	.datad(\dut|VGA|h_count [9]),
	.cin(gnd),
	.combout(\dut|VGA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Equal0~1 .lut_mask = 16'h7FFF;
defparam \dut|VGA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
fiftyfivenm_lcell_comb \dut|VGA|Equal0~0 (
// Equation(s):
// \dut|VGA|Equal0~0_combout  = ((\dut|VGA|h_count [6]) # ((\dut|VGA|h_count [5]) # (\dut|VGA|h_count [7]))) # (!\dut|VGA|h_count [4])

	.dataa(\dut|VGA|h_count [4]),
	.datab(\dut|VGA|h_count [6]),
	.datac(\dut|VGA|h_count [5]),
	.datad(\dut|VGA|h_count [7]),
	.cin(gnd),
	.combout(\dut|VGA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Equal0~0 .lut_mask = 16'hFFFD;
defparam \dut|VGA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
fiftyfivenm_lcell_comb \dut|VGA|Equal0~2 (
// Equation(s):
// \dut|VGA|Equal0~2_combout  = ((\dut|VGA|Equal0~1_combout ) # ((\dut|VGA|Equal0~0_combout ) # (!\dut|VGA|h_count [0]))) # (!\dut|VGA|h_count [3])

	.dataa(\dut|VGA|h_count [3]),
	.datab(\dut|VGA|Equal0~1_combout ),
	.datac(\dut|VGA|Equal0~0_combout ),
	.datad(\dut|VGA|h_count [0]),
	.cin(gnd),
	.combout(\dut|VGA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Equal0~2 .lut_mask = 16'hFDFF;
defparam \dut|VGA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
fiftyfivenm_lcell_comb \dut|VGA|v_count[8]~25 (
// Equation(s):
// \dut|VGA|v_count[8]~25_combout  = ((\dut|VGA|vga_en~q  & !\dut|VGA|Equal0~2_combout )) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\dut|VGA|vga_en~q ),
	.datac(gnd),
	.datad(\dut|VGA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|v_count[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|v_count[8]~25 .lut_mask = 16'h55DD;
defparam \dut|VGA|v_count[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \dut|VGA|v_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dut|VGA|v_count[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(vcc),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[0] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
fiftyfivenm_lcell_comb \dut|VGA|v_count[1]~12 (
// Equation(s):
// \dut|VGA|v_count[1]~12_combout  = (\dut|VGA|v_count [1] & (!\dut|VGA|v_count[0]~11 )) # (!\dut|VGA|v_count [1] & ((\dut|VGA|v_count[0]~11 ) # (GND)))
// \dut|VGA|v_count[1]~13  = CARRY((!\dut|VGA|v_count[0]~11 ) # (!\dut|VGA|v_count [1]))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[0]~11 ),
	.combout(\dut|VGA|v_count[1]~12_combout ),
	.cout(\dut|VGA|v_count[1]~13 ));
// synopsys translate_off
defparam \dut|VGA|v_count[1]~12 .lut_mask = 16'h3C3F;
defparam \dut|VGA|v_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \dut|VGA|v_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[1] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
fiftyfivenm_lcell_comb \dut|VGA|v_count[2]~14 (
// Equation(s):
// \dut|VGA|v_count[2]~14_combout  = (\dut|VGA|v_count [2] & (\dut|VGA|v_count[1]~13  $ (GND))) # (!\dut|VGA|v_count [2] & (!\dut|VGA|v_count[1]~13  & VCC))
// \dut|VGA|v_count[2]~15  = CARRY((\dut|VGA|v_count [2] & !\dut|VGA|v_count[1]~13 ))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[1]~13 ),
	.combout(\dut|VGA|v_count[2]~14_combout ),
	.cout(\dut|VGA|v_count[2]~15 ));
// synopsys translate_off
defparam \dut|VGA|v_count[2]~14 .lut_mask = 16'hC30C;
defparam \dut|VGA|v_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \dut|VGA|v_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[2] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
fiftyfivenm_lcell_comb \dut|VGA|v_count[3]~16 (
// Equation(s):
// \dut|VGA|v_count[3]~16_combout  = (\dut|VGA|v_count [3] & (!\dut|VGA|v_count[2]~15 )) # (!\dut|VGA|v_count [3] & ((\dut|VGA|v_count[2]~15 ) # (GND)))
// \dut|VGA|v_count[3]~17  = CARRY((!\dut|VGA|v_count[2]~15 ) # (!\dut|VGA|v_count [3]))

	.dataa(\dut|VGA|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[2]~15 ),
	.combout(\dut|VGA|v_count[3]~16_combout ),
	.cout(\dut|VGA|v_count[3]~17 ));
// synopsys translate_off
defparam \dut|VGA|v_count[3]~16 .lut_mask = 16'h5A5F;
defparam \dut|VGA|v_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \dut|VGA|v_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[3] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
fiftyfivenm_lcell_comb \dut|VGA|v_count[4]~18 (
// Equation(s):
// \dut|VGA|v_count[4]~18_combout  = (\dut|VGA|v_count [4] & (\dut|VGA|v_count[3]~17  $ (GND))) # (!\dut|VGA|v_count [4] & (!\dut|VGA|v_count[3]~17  & VCC))
// \dut|VGA|v_count[4]~19  = CARRY((\dut|VGA|v_count [4] & !\dut|VGA|v_count[3]~17 ))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[3]~17 ),
	.combout(\dut|VGA|v_count[4]~18_combout ),
	.cout(\dut|VGA|v_count[4]~19 ));
// synopsys translate_off
defparam \dut|VGA|v_count[4]~18 .lut_mask = 16'hC30C;
defparam \dut|VGA|v_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \dut|VGA|v_count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[4] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
fiftyfivenm_lcell_comb \dut|VGA|v_count[5]~20 (
// Equation(s):
// \dut|VGA|v_count[5]~20_combout  = (\dut|VGA|v_count [5] & (!\dut|VGA|v_count[4]~19 )) # (!\dut|VGA|v_count [5] & ((\dut|VGA|v_count[4]~19 ) # (GND)))
// \dut|VGA|v_count[5]~21  = CARRY((!\dut|VGA|v_count[4]~19 ) # (!\dut|VGA|v_count [5]))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[4]~19 ),
	.combout(\dut|VGA|v_count[5]~20_combout ),
	.cout(\dut|VGA|v_count[5]~21 ));
// synopsys translate_off
defparam \dut|VGA|v_count[5]~20 .lut_mask = 16'h3C3F;
defparam \dut|VGA|v_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \dut|VGA|v_count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[5] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
fiftyfivenm_lcell_comb \dut|VGA|v_count[6]~22 (
// Equation(s):
// \dut|VGA|v_count[6]~22_combout  = (\dut|VGA|v_count [6] & (\dut|VGA|v_count[5]~21  $ (GND))) # (!\dut|VGA|v_count [6] & (!\dut|VGA|v_count[5]~21  & VCC))
// \dut|VGA|v_count[6]~23  = CARRY((\dut|VGA|v_count [6] & !\dut|VGA|v_count[5]~21 ))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[5]~21 ),
	.combout(\dut|VGA|v_count[6]~22_combout ),
	.cout(\dut|VGA|v_count[6]~23 ));
// synopsys translate_off
defparam \dut|VGA|v_count[6]~22 .lut_mask = 16'hC30C;
defparam \dut|VGA|v_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N23
dffeas \dut|VGA|v_count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[6] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
fiftyfivenm_lcell_comb \dut|VGA|v_count[7]~26 (
// Equation(s):
// \dut|VGA|v_count[7]~26_combout  = (\dut|VGA|v_count [7] & (!\dut|VGA|v_count[6]~23 )) # (!\dut|VGA|v_count [7] & ((\dut|VGA|v_count[6]~23 ) # (GND)))
// \dut|VGA|v_count[7]~27  = CARRY((!\dut|VGA|v_count[6]~23 ) # (!\dut|VGA|v_count [7]))

	.dataa(\dut|VGA|v_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[6]~23 ),
	.combout(\dut|VGA|v_count[7]~26_combout ),
	.cout(\dut|VGA|v_count[7]~27 ));
// synopsys translate_off
defparam \dut|VGA|v_count[7]~26 .lut_mask = 16'h5A5F;
defparam \dut|VGA|v_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N25
dffeas \dut|VGA|v_count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[7] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
fiftyfivenm_lcell_comb \dut|VGA|v_count[8]~28 (
// Equation(s):
// \dut|VGA|v_count[8]~28_combout  = (\dut|VGA|v_count [8] & (\dut|VGA|v_count[7]~27  $ (GND))) # (!\dut|VGA|v_count [8] & (!\dut|VGA|v_count[7]~27  & VCC))
// \dut|VGA|v_count[8]~29  = CARRY((\dut|VGA|v_count [8] & !\dut|VGA|v_count[7]~27 ))

	.dataa(\dut|VGA|v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|v_count[7]~27 ),
	.combout(\dut|VGA|v_count[8]~28_combout ),
	.cout(\dut|VGA|v_count[8]~29 ));
// synopsys translate_off
defparam \dut|VGA|v_count[8]~28 .lut_mask = 16'hA50A;
defparam \dut|VGA|v_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N27
dffeas \dut|VGA|v_count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[8] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
fiftyfivenm_lcell_comb \dut|VGA|v_count[9]~30 (
// Equation(s):
// \dut|VGA|v_count[9]~30_combout  = \dut|VGA|v_count[8]~29  $ (\dut|VGA|v_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|VGA|v_count [9]),
	.cin(\dut|VGA|v_count[8]~29 ),
	.combout(\dut|VGA|v_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|v_count[9]~30 .lut_mask = 16'h0FF0;
defparam \dut|VGA|v_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y23_N29
dffeas \dut|VGA|v_count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|VGA|v_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|VGA|v_count[8]~24_combout ),
	.sload(gnd),
	.ena(\dut|VGA|v_count[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|VGA|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|VGA|v_count[9] .is_wysiwyg = "true";
defparam \dut|VGA|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
fiftyfivenm_lcell_comb \dut|VGA|LessThan4~0 (
// Equation(s):
// \dut|VGA|LessThan4~0_combout  = (!\dut|VGA|v_count [3] & (!\dut|VGA|v_count [2] & ((!\dut|VGA|v_count [0]) # (!\dut|VGA|v_count [1]))))

	.dataa(\dut|VGA|v_count [1]),
	.datab(\dut|VGA|v_count [3]),
	.datac(\dut|VGA|v_count [2]),
	.datad(\dut|VGA|v_count [0]),
	.cin(gnd),
	.combout(\dut|VGA|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan4~0 .lut_mask = 16'h0103;
defparam \dut|VGA|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
fiftyfivenm_lcell_comb \dut|VGA|LessThan4~1 (
// Equation(s):
// \dut|VGA|LessThan4~1_combout  = (!\dut|VGA|v_count [5] & (!\dut|VGA|v_count [4] & (\dut|VGA|LessThan5~2_combout  & \dut|VGA|LessThan4~0_combout )))

	.dataa(\dut|VGA|v_count [5]),
	.datab(\dut|VGA|v_count [4]),
	.datac(\dut|VGA|LessThan5~2_combout ),
	.datad(\dut|VGA|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\dut|VGA|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan4~1 .lut_mask = 16'h1000;
defparam \dut|VGA|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
fiftyfivenm_lcell_comb \dut|VGA|LessThan5~0 (
// Equation(s):
// \dut|VGA|LessThan5~0_combout  = (\dut|VGA|v_count [6]) # ((\dut|VGA|v_count [7]) # ((\dut|VGA|v_count [8]) # (\dut|VGA|v_count [9])))

	.dataa(\dut|VGA|v_count [6]),
	.datab(\dut|VGA|v_count [7]),
	.datac(\dut|VGA|v_count [8]),
	.datad(\dut|VGA|v_count [9]),
	.cin(gnd),
	.combout(\dut|VGA|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan5~0 .lut_mask = 16'hFFFE;
defparam \dut|VGA|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
fiftyfivenm_lcell_comb \dut|VGA|LessThan5~1 (
// Equation(s):
// \dut|VGA|LessThan5~1_combout  = (\dut|VGA|LessThan5~0_combout ) # ((\dut|VGA|v_count [5] & ((\dut|VGA|v_count [4]) # (!\dut|VGA|LessThan4~0_combout ))))

	.dataa(\dut|VGA|v_count [5]),
	.datab(\dut|VGA|v_count [4]),
	.datac(\dut|VGA|LessThan5~0_combout ),
	.datad(\dut|VGA|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\dut|VGA|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan5~1 .lut_mask = 16'hF8FA;
defparam \dut|VGA|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
fiftyfivenm_lcell_comb \dut|VGA|vga_active~0 (
// Equation(s):
// \dut|VGA|vga_active~0_combout  = (\dut|VGA|h_count [5]) # ((\dut|VGA|h_count [4]) # (\dut|VGA|h_count [6]))

	.dataa(\dut|VGA|h_count [5]),
	.datab(gnd),
	.datac(\dut|VGA|h_count [4]),
	.datad(\dut|VGA|h_count [6]),
	.cin(gnd),
	.combout(\dut|VGA|vga_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|vga_active~0 .lut_mask = 16'hFFFA;
defparam \dut|VGA|vga_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
fiftyfivenm_lcell_comb \dut|VGA|vga_active~1 (
// Equation(s):
// \dut|VGA|vga_active~1_combout  = (\dut|VGA|h_count [9] & (((!\dut|VGA|h_count [7] & !\dut|VGA|vga_active~0_combout )) # (!\dut|VGA|h_count [8]))) # (!\dut|VGA|h_count [9] & ((\dut|VGA|h_count [8]) # ((\dut|VGA|h_count [7] & \dut|VGA|vga_active~0_combout 
// ))))

	.dataa(\dut|VGA|h_count [9]),
	.datab(\dut|VGA|h_count [8]),
	.datac(\dut|VGA|h_count [7]),
	.datad(\dut|VGA|vga_active~0_combout ),
	.cin(gnd),
	.combout(\dut|VGA|vga_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|vga_active~1 .lut_mask = 16'h766E;
defparam \dut|VGA|vga_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
fiftyfivenm_lcell_comb \dut|VGA|vga_active~2 (
// Equation(s):
// \dut|VGA|vga_active~2_combout  = (\dut|VGA|LessThan5~1_combout  & (\dut|VGA|vga_active~1_combout  & ((\dut|VGA|LessThan4~1_combout ) # (!\dut|VGA|v_count [9]))))

	.dataa(\dut|VGA|v_count [9]),
	.datab(\dut|VGA|LessThan4~1_combout ),
	.datac(\dut|VGA|LessThan5~1_combout ),
	.datad(\dut|VGA|vga_active~1_combout ),
	.cin(gnd),
	.combout(\dut|VGA|vga_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|vga_active~2 .lut_mask = 16'hD000;
defparam \dut|VGA|vga_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
fiftyfivenm_lcell_comb \dut|VGA|vga_x[1]~0 (
// Equation(s):
// \dut|VGA|vga_x[1]~0_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|h_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|VGA|h_count [1]),
	.cin(gnd),
	.combout(\dut|VGA|vga_x[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|vga_x[1]~0 .lut_mask = 16'hF000;
defparam \dut|VGA|vga_x[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
fiftyfivenm_lcell_comb \dut|VGA|vga_x[2]~1 (
// Equation(s):
// \dut|VGA|vga_x[2]~1_combout  = (\dut|VGA|h_count [2] & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(\dut|VGA|h_count [2]),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|VGA|vga_x[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|vga_x[2]~1 .lut_mask = 16'hC0C0;
defparam \dut|VGA|vga_x[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
fiftyfivenm_lcell_comb \dut|VGA|vga_x[3]~2 (
// Equation(s):
// \dut|VGA|vga_x[3]~2_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|h_count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|VGA|h_count [3]),
	.cin(gnd),
	.combout(\dut|VGA|vga_x[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|vga_x[3]~2 .lut_mask = 16'hF000;
defparam \dut|VGA|vga_x[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
fiftyfivenm_lcell_comb \dut|VGA|Add3~0 (
// Equation(s):
// \dut|VGA|Add3~0_combout  = \dut|VGA|h_count [4] $ (VCC)
// \dut|VGA|Add3~1  = CARRY(\dut|VGA|h_count [4])

	.dataa(\dut|VGA|h_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|VGA|Add3~0_combout ),
	.cout(\dut|VGA|Add3~1 ));
// synopsys translate_off
defparam \dut|VGA|Add3~0 .lut_mask = 16'h55AA;
defparam \dut|VGA|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
fiftyfivenm_lcell_comb \dut|VGA|Add3~15 (
// Equation(s):
// \dut|VGA|Add3~15_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|Add3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|VGA|Add3~0_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add3~15_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add3~15 .lut_mask = 16'hF000;
defparam \dut|VGA|Add3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
fiftyfivenm_lcell_comb \dut|VGA|Add3~2 (
// Equation(s):
// \dut|VGA|Add3~2_combout  = (\dut|VGA|h_count [5] & (\dut|VGA|Add3~1  & VCC)) # (!\dut|VGA|h_count [5] & (!\dut|VGA|Add3~1 ))
// \dut|VGA|Add3~3  = CARRY((!\dut|VGA|h_count [5] & !\dut|VGA|Add3~1 ))

	.dataa(\dut|VGA|h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add3~1 ),
	.combout(\dut|VGA|Add3~2_combout ),
	.cout(\dut|VGA|Add3~3 ));
// synopsys translate_off
defparam \dut|VGA|Add3~2 .lut_mask = 16'hA505;
defparam \dut|VGA|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
fiftyfivenm_lcell_comb \dut|VGA|Add3~16 (
// Equation(s):
// \dut|VGA|Add3~16_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|Add3~2_combout )

	.dataa(gnd),
	.datab(\dut|VGA|vga_active~2_combout ),
	.datac(\dut|VGA|Add3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|VGA|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add3~16 .lut_mask = 16'hC0C0;
defparam \dut|VGA|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
fiftyfivenm_lcell_comb \dut|VGA|Add3~4 (
// Equation(s):
// \dut|VGA|Add3~4_combout  = (\dut|VGA|h_count [6] & ((GND) # (!\dut|VGA|Add3~3 ))) # (!\dut|VGA|h_count [6] & (\dut|VGA|Add3~3  $ (GND)))
// \dut|VGA|Add3~5  = CARRY((\dut|VGA|h_count [6]) # (!\dut|VGA|Add3~3 ))

	.dataa(\dut|VGA|h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add3~3 ),
	.combout(\dut|VGA|Add3~4_combout ),
	.cout(\dut|VGA|Add3~5 ));
// synopsys translate_off
defparam \dut|VGA|Add3~4 .lut_mask = 16'h5AAF;
defparam \dut|VGA|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
fiftyfivenm_lcell_comb \dut|VGA|Add3~17 (
// Equation(s):
// \dut|VGA|Add3~17_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|Add3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|VGA|Add3~4_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add3~17 .lut_mask = 16'hF000;
defparam \dut|VGA|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
fiftyfivenm_lcell_comb \dut|VGA|Add4~0 (
// Equation(s):
// \dut|VGA|Add4~0_combout  = (\dut|VGA|v_count [1] & (\dut|VGA|v_count [0] $ (VCC))) # (!\dut|VGA|v_count [1] & (\dut|VGA|v_count [0] & VCC))
// \dut|VGA|Add4~1  = CARRY((\dut|VGA|v_count [1] & \dut|VGA|v_count [0]))

	.dataa(\dut|VGA|v_count [1]),
	.datab(\dut|VGA|v_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|VGA|Add4~0_combout ),
	.cout(\dut|VGA|Add4~1 ));
// synopsys translate_off
defparam \dut|VGA|Add4~0 .lut_mask = 16'h6688;
defparam \dut|VGA|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
fiftyfivenm_lcell_comb \dut|VGA|Add4~23 (
// Equation(s):
// \dut|VGA|Add4~23_combout  = (\dut|VGA|Add4~0_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(\dut|VGA|Add4~0_combout ),
	.datac(gnd),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add4~23_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~23 .lut_mask = 16'hCC00;
defparam \dut|VGA|Add4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
fiftyfivenm_lcell_comb \dut|VGA|Add3~6 (
// Equation(s):
// \dut|VGA|Add3~6_combout  = (\dut|VGA|h_count [7] & (!\dut|VGA|Add3~5 )) # (!\dut|VGA|h_count [7] & ((\dut|VGA|Add3~5 ) # (GND)))
// \dut|VGA|Add3~7  = CARRY((!\dut|VGA|Add3~5 ) # (!\dut|VGA|h_count [7]))

	.dataa(\dut|VGA|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add3~5 ),
	.combout(\dut|VGA|Add3~6_combout ),
	.cout(\dut|VGA|Add3~7 ));
// synopsys translate_off
defparam \dut|VGA|Add3~6 .lut_mask = 16'h5A5F;
defparam \dut|VGA|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
fiftyfivenm_lcell_comb \dut|VGA|Add3~14 (
// Equation(s):
// \dut|VGA|Add3~14_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|Add3~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|VGA|Add3~6_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add3~14 .lut_mask = 16'hF000;
defparam \dut|VGA|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
fiftyfivenm_lcell_comb \dut|addr_b[6]~0 (
// Equation(s):
// \dut|addr_b[6]~0_combout  = (\dut|VGA|Add4~23_combout  & (\dut|VGA|Add3~14_combout  $ (VCC))) # (!\dut|VGA|Add4~23_combout  & (\dut|VGA|Add3~14_combout  & VCC))
// \dut|addr_b[6]~1  = CARRY((\dut|VGA|Add4~23_combout  & \dut|VGA|Add3~14_combout ))

	.dataa(\dut|VGA|Add4~23_combout ),
	.datab(\dut|VGA|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|addr_b[6]~0_combout ),
	.cout(\dut|addr_b[6]~1 ));
// synopsys translate_off
defparam \dut|addr_b[6]~0 .lut_mask = 16'h6688;
defparam \dut|addr_b[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
fiftyfivenm_lcell_comb \dut|VGA|Add3~8 (
// Equation(s):
// \dut|VGA|Add3~8_combout  = (\dut|VGA|h_count [8] & ((GND) # (!\dut|VGA|Add3~7 ))) # (!\dut|VGA|h_count [8] & (\dut|VGA|Add3~7  $ (GND)))
// \dut|VGA|Add3~9  = CARRY((\dut|VGA|h_count [8]) # (!\dut|VGA|Add3~7 ))

	.dataa(\dut|VGA|h_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add3~7 ),
	.combout(\dut|VGA|Add3~8_combout ),
	.cout(\dut|VGA|Add3~9 ));
// synopsys translate_off
defparam \dut|VGA|Add3~8 .lut_mask = 16'h5AAF;
defparam \dut|VGA|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
fiftyfivenm_lcell_comb \dut|VGA|Add3~13 (
// Equation(s):
// \dut|VGA|Add3~13_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|Add3~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|VGA|Add3~8_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add3~13 .lut_mask = 16'hF000;
defparam \dut|VGA|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
fiftyfivenm_lcell_comb \dut|VGA|Add4~2 (
// Equation(s):
// \dut|VGA|Add4~2_combout  = (\dut|VGA|v_count [2] & (\dut|VGA|Add4~1  & VCC)) # (!\dut|VGA|v_count [2] & (!\dut|VGA|Add4~1 ))
// \dut|VGA|Add4~3  = CARRY((!\dut|VGA|v_count [2] & !\dut|VGA|Add4~1 ))

	.dataa(\dut|VGA|v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add4~1 ),
	.combout(\dut|VGA|Add4~2_combout ),
	.cout(\dut|VGA|Add4~3 ));
// synopsys translate_off
defparam \dut|VGA|Add4~2 .lut_mask = 16'hA505;
defparam \dut|VGA|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
fiftyfivenm_lcell_comb \dut|VGA|Add4~22 (
// Equation(s):
// \dut|VGA|Add4~22_combout  = (\dut|VGA|Add4~2_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|Add4~2_combout ),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add4~22_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~22 .lut_mask = 16'hF000;
defparam \dut|VGA|Add4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
fiftyfivenm_lcell_comb \dut|addr_b[7]~2 (
// Equation(s):
// \dut|addr_b[7]~2_combout  = (\dut|VGA|Add3~13_combout  & ((\dut|VGA|Add4~22_combout  & (\dut|addr_b[6]~1  & VCC)) # (!\dut|VGA|Add4~22_combout  & (!\dut|addr_b[6]~1 )))) # (!\dut|VGA|Add3~13_combout  & ((\dut|VGA|Add4~22_combout  & (!\dut|addr_b[6]~1 )) # 
// (!\dut|VGA|Add4~22_combout  & ((\dut|addr_b[6]~1 ) # (GND)))))
// \dut|addr_b[7]~3  = CARRY((\dut|VGA|Add3~13_combout  & (!\dut|VGA|Add4~22_combout  & !\dut|addr_b[6]~1 )) # (!\dut|VGA|Add3~13_combout  & ((!\dut|addr_b[6]~1 ) # (!\dut|VGA|Add4~22_combout ))))

	.dataa(\dut|VGA|Add3~13_combout ),
	.datab(\dut|VGA|Add4~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[6]~1 ),
	.combout(\dut|addr_b[7]~2_combout ),
	.cout(\dut|addr_b[7]~3 ));
// synopsys translate_off
defparam \dut|addr_b[7]~2 .lut_mask = 16'h9617;
defparam \dut|addr_b[7]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
fiftyfivenm_lcell_comb \dut|VGA|Add4~4 (
// Equation(s):
// \dut|VGA|Add4~4_combout  = (\dut|VGA|v_count [3] & ((GND) # (!\dut|VGA|Add4~3 ))) # (!\dut|VGA|v_count [3] & (\dut|VGA|Add4~3  $ (GND)))
// \dut|VGA|Add4~5  = CARRY((\dut|VGA|v_count [3]) # (!\dut|VGA|Add4~3 ))

	.dataa(\dut|VGA|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add4~3 ),
	.combout(\dut|VGA|Add4~4_combout ),
	.cout(\dut|VGA|Add4~5 ));
// synopsys translate_off
defparam \dut|VGA|Add4~4 .lut_mask = 16'h5AAF;
defparam \dut|VGA|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
fiftyfivenm_lcell_comb \dut|VGA|Add4~21 (
// Equation(s):
// \dut|VGA|Add4~21_combout  = (\dut|VGA|Add4~4_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|Add4~4_combout ),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add4~21_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~21 .lut_mask = 16'hF000;
defparam \dut|VGA|Add4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
fiftyfivenm_lcell_comb \dut|Add0~0 (
// Equation(s):
// \dut|Add0~0_combout  = (\dut|VGA|Add4~23_combout  & (\dut|VGA|Add4~21_combout  $ (VCC))) # (!\dut|VGA|Add4~23_combout  & (\dut|VGA|Add4~21_combout  & VCC))
// \dut|Add0~1  = CARRY((\dut|VGA|Add4~23_combout  & \dut|VGA|Add4~21_combout ))

	.dataa(\dut|VGA|Add4~23_combout ),
	.datab(\dut|VGA|Add4~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|Add0~0_combout ),
	.cout(\dut|Add0~1 ));
// synopsys translate_off
defparam \dut|Add0~0 .lut_mask = 16'h6688;
defparam \dut|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
fiftyfivenm_lcell_comb \dut|VGA|Add3~10 (
// Equation(s):
// \dut|VGA|Add3~10_combout  = \dut|VGA|Add3~9  $ (!\dut|VGA|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|VGA|h_count [9]),
	.cin(\dut|VGA|Add3~9 ),
	.combout(\dut|VGA|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add3~10 .lut_mask = 16'hF00F;
defparam \dut|VGA|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
fiftyfivenm_lcell_comb \dut|VGA|Add3~12 (
// Equation(s):
// \dut|VGA|Add3~12_combout  = (\dut|VGA|vga_active~2_combout  & \dut|VGA|Add3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|VGA|Add3~10_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add3~12 .lut_mask = 16'hF000;
defparam \dut|VGA|Add3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
fiftyfivenm_lcell_comb \dut|addr_b[8]~4 (
// Equation(s):
// \dut|addr_b[8]~4_combout  = ((\dut|Add0~0_combout  $ (\dut|VGA|Add3~12_combout  $ (!\dut|addr_b[7]~3 )))) # (GND)
// \dut|addr_b[8]~5  = CARRY((\dut|Add0~0_combout  & ((\dut|VGA|Add3~12_combout ) # (!\dut|addr_b[7]~3 ))) # (!\dut|Add0~0_combout  & (\dut|VGA|Add3~12_combout  & !\dut|addr_b[7]~3 )))

	.dataa(\dut|Add0~0_combout ),
	.datab(\dut|VGA|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[7]~3 ),
	.combout(\dut|addr_b[8]~4_combout ),
	.cout(\dut|addr_b[8]~5 ));
// synopsys translate_off
defparam \dut|addr_b[8]~4 .lut_mask = 16'h698E;
defparam \dut|addr_b[8]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
fiftyfivenm_lcell_comb \dut|VGA|Add4~6 (
// Equation(s):
// \dut|VGA|Add4~6_combout  = (\dut|VGA|v_count [4] & (\dut|VGA|Add4~5  & VCC)) # (!\dut|VGA|v_count [4] & (!\dut|VGA|Add4~5 ))
// \dut|VGA|Add4~7  = CARRY((!\dut|VGA|v_count [4] & !\dut|VGA|Add4~5 ))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add4~5 ),
	.combout(\dut|VGA|Add4~6_combout ),
	.cout(\dut|VGA|Add4~7 ));
// synopsys translate_off
defparam \dut|VGA|Add4~6 .lut_mask = 16'hC303;
defparam \dut|VGA|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
fiftyfivenm_lcell_comb \dut|VGA|Add4~20 (
// Equation(s):
// \dut|VGA|Add4~20_combout  = (\dut|VGA|Add4~6_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|Add4~6_combout ),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~20 .lut_mask = 16'hF000;
defparam \dut|VGA|Add4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
fiftyfivenm_lcell_comb \dut|Add0~2 (
// Equation(s):
// \dut|Add0~2_combout  = (\dut|VGA|Add4~22_combout  & ((\dut|VGA|Add4~20_combout  & (\dut|Add0~1  & VCC)) # (!\dut|VGA|Add4~20_combout  & (!\dut|Add0~1 )))) # (!\dut|VGA|Add4~22_combout  & ((\dut|VGA|Add4~20_combout  & (!\dut|Add0~1 )) # 
// (!\dut|VGA|Add4~20_combout  & ((\dut|Add0~1 ) # (GND)))))
// \dut|Add0~3  = CARRY((\dut|VGA|Add4~22_combout  & (!\dut|VGA|Add4~20_combout  & !\dut|Add0~1 )) # (!\dut|VGA|Add4~22_combout  & ((!\dut|Add0~1 ) # (!\dut|VGA|Add4~20_combout ))))

	.dataa(\dut|VGA|Add4~22_combout ),
	.datab(\dut|VGA|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add0~1 ),
	.combout(\dut|Add0~2_combout ),
	.cout(\dut|Add0~3 ));
// synopsys translate_off
defparam \dut|Add0~2 .lut_mask = 16'h9617;
defparam \dut|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
fiftyfivenm_lcell_comb \dut|addr_b[9]~6 (
// Equation(s):
// \dut|addr_b[9]~6_combout  = (\dut|Add0~2_combout  & (!\dut|addr_b[8]~5 )) # (!\dut|Add0~2_combout  & ((\dut|addr_b[8]~5 ) # (GND)))
// \dut|addr_b[9]~7  = CARRY((!\dut|addr_b[8]~5 ) # (!\dut|Add0~2_combout ))

	.dataa(\dut|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[8]~5 ),
	.combout(\dut|addr_b[9]~6_combout ),
	.cout(\dut|addr_b[9]~7 ));
// synopsys translate_off
defparam \dut|addr_b[9]~6 .lut_mask = 16'h5A5F;
defparam \dut|addr_b[9]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
fiftyfivenm_lcell_comb \dut|VGA|Add4~8 (
// Equation(s):
// \dut|VGA|Add4~8_combout  = (\dut|VGA|v_count [5] & (\dut|VGA|Add4~7  $ (GND))) # (!\dut|VGA|v_count [5] & (!\dut|VGA|Add4~7  & VCC))
// \dut|VGA|Add4~9  = CARRY((\dut|VGA|v_count [5] & !\dut|VGA|Add4~7 ))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add4~7 ),
	.combout(\dut|VGA|Add4~8_combout ),
	.cout(\dut|VGA|Add4~9 ));
// synopsys translate_off
defparam \dut|VGA|Add4~8 .lut_mask = 16'hC30C;
defparam \dut|VGA|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
fiftyfivenm_lcell_comb \dut|VGA|Add4~19 (
// Equation(s):
// \dut|VGA|Add4~19_combout  = (\dut|VGA|Add4~8_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|Add4~8_combout ),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add4~19_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~19 .lut_mask = 16'hF000;
defparam \dut|VGA|Add4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
fiftyfivenm_lcell_comb \dut|Add0~4 (
// Equation(s):
// \dut|Add0~4_combout  = ((\dut|VGA|Add4~19_combout  $ (\dut|VGA|Add4~21_combout  $ (!\dut|Add0~3 )))) # (GND)
// \dut|Add0~5  = CARRY((\dut|VGA|Add4~19_combout  & ((\dut|VGA|Add4~21_combout ) # (!\dut|Add0~3 ))) # (!\dut|VGA|Add4~19_combout  & (\dut|VGA|Add4~21_combout  & !\dut|Add0~3 )))

	.dataa(\dut|VGA|Add4~19_combout ),
	.datab(\dut|VGA|Add4~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add0~3 ),
	.combout(\dut|Add0~4_combout ),
	.cout(\dut|Add0~5 ));
// synopsys translate_off
defparam \dut|Add0~4 .lut_mask = 16'h698E;
defparam \dut|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
fiftyfivenm_lcell_comb \dut|addr_b[10]~8 (
// Equation(s):
// \dut|addr_b[10]~8_combout  = (\dut|Add0~4_combout  & (\dut|addr_b[9]~7  $ (GND))) # (!\dut|Add0~4_combout  & (!\dut|addr_b[9]~7  & VCC))
// \dut|addr_b[10]~9  = CARRY((\dut|Add0~4_combout  & !\dut|addr_b[9]~7 ))

	.dataa(gnd),
	.datab(\dut|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[9]~7 ),
	.combout(\dut|addr_b[10]~8_combout ),
	.cout(\dut|addr_b[10]~9 ));
// synopsys translate_off
defparam \dut|addr_b[10]~8 .lut_mask = 16'hC30C;
defparam \dut|addr_b[10]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
fiftyfivenm_lcell_comb \dut|VGA|Add4~10 (
// Equation(s):
// \dut|VGA|Add4~10_combout  = (\dut|VGA|v_count [6] & (\dut|VGA|Add4~9  & VCC)) # (!\dut|VGA|v_count [6] & (!\dut|VGA|Add4~9 ))
// \dut|VGA|Add4~11  = CARRY((!\dut|VGA|v_count [6] & !\dut|VGA|Add4~9 ))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add4~9 ),
	.combout(\dut|VGA|Add4~10_combout ),
	.cout(\dut|VGA|Add4~11 ));
// synopsys translate_off
defparam \dut|VGA|Add4~10 .lut_mask = 16'hC303;
defparam \dut|VGA|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
fiftyfivenm_lcell_comb \dut|VGA|Add4~18 (
// Equation(s):
// \dut|VGA|Add4~18_combout  = (\dut|VGA|Add4~10_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|Add4~10_combout ),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~18 .lut_mask = 16'hF000;
defparam \dut|VGA|Add4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
fiftyfivenm_lcell_comb \dut|Add0~6 (
// Equation(s):
// \dut|Add0~6_combout  = (\dut|VGA|Add4~18_combout  & ((\dut|VGA|Add4~20_combout  & (\dut|Add0~5  & VCC)) # (!\dut|VGA|Add4~20_combout  & (!\dut|Add0~5 )))) # (!\dut|VGA|Add4~18_combout  & ((\dut|VGA|Add4~20_combout  & (!\dut|Add0~5 )) # 
// (!\dut|VGA|Add4~20_combout  & ((\dut|Add0~5 ) # (GND)))))
// \dut|Add0~7  = CARRY((\dut|VGA|Add4~18_combout  & (!\dut|VGA|Add4~20_combout  & !\dut|Add0~5 )) # (!\dut|VGA|Add4~18_combout  & ((!\dut|Add0~5 ) # (!\dut|VGA|Add4~20_combout ))))

	.dataa(\dut|VGA|Add4~18_combout ),
	.datab(\dut|VGA|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add0~5 ),
	.combout(\dut|Add0~6_combout ),
	.cout(\dut|Add0~7 ));
// synopsys translate_off
defparam \dut|Add0~6 .lut_mask = 16'h9617;
defparam \dut|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
fiftyfivenm_lcell_comb \dut|addr_b[11]~10 (
// Equation(s):
// \dut|addr_b[11]~10_combout  = (\dut|Add0~6_combout  & (!\dut|addr_b[10]~9 )) # (!\dut|Add0~6_combout  & ((\dut|addr_b[10]~9 ) # (GND)))
// \dut|addr_b[11]~11  = CARRY((!\dut|addr_b[10]~9 ) # (!\dut|Add0~6_combout ))

	.dataa(gnd),
	.datab(\dut|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[10]~9 ),
	.combout(\dut|addr_b[11]~10_combout ),
	.cout(\dut|addr_b[11]~11 ));
// synopsys translate_off
defparam \dut|addr_b[11]~10 .lut_mask = 16'h3C3F;
defparam \dut|addr_b[11]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
fiftyfivenm_lcell_comb \din[5]~feeder (
// Equation(s):
// \din[5]~feeder_combout  = \din~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\din~1_combout ),
	.cin(gnd),
	.combout(\din[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \din[5]~feeder .lut_mask = 16'hFF00;
defparam \din[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N15
dffeas \din[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\din[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\din[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din[5]),
	.prn(vcc));
// synopsys translate_off
defparam \din[5] .is_wysiwyg = "true";
defparam \din[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5],din[4]}),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,\dut|VGA|vga_x[3]~2_combout ,
\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
fiftyfivenm_lcell_comb \dut|VGA|Add4~12 (
// Equation(s):
// \dut|VGA|Add4~12_combout  = (\dut|VGA|v_count [7] & ((GND) # (!\dut|VGA|Add4~11 ))) # (!\dut|VGA|v_count [7] & (\dut|VGA|Add4~11  $ (GND)))
// \dut|VGA|Add4~13  = CARRY((\dut|VGA|v_count [7]) # (!\dut|VGA|Add4~11 ))

	.dataa(gnd),
	.datab(\dut|VGA|v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|VGA|Add4~11 ),
	.combout(\dut|VGA|Add4~12_combout ),
	.cout(\dut|VGA|Add4~13 ));
// synopsys translate_off
defparam \dut|VGA|Add4~12 .lut_mask = 16'h3CCF;
defparam \dut|VGA|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
fiftyfivenm_lcell_comb \dut|VGA|Add4~14 (
// Equation(s):
// \dut|VGA|Add4~14_combout  = \dut|VGA|v_count [8] $ (!\dut|VGA|Add4~13 )

	.dataa(\dut|VGA|v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dut|VGA|Add4~13 ),
	.combout(\dut|VGA|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~14 .lut_mask = 16'hA5A5;
defparam \dut|VGA|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
fiftyfivenm_lcell_comb \dut|VGA|Add4~16 (
// Equation(s):
// \dut|VGA|Add4~16_combout  = (\dut|VGA|Add4~14_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(\dut|VGA|Add4~14_combout ),
	.datab(gnd),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|VGA|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~16 .lut_mask = 16'hA0A0;
defparam \dut|VGA|Add4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
fiftyfivenm_lcell_comb \dut|VGA|Add4~17 (
// Equation(s):
// \dut|VGA|Add4~17_combout  = (\dut|VGA|Add4~12_combout  & \dut|VGA|vga_active~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|VGA|Add4~12_combout ),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|VGA|Add4~17_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|Add4~17 .lut_mask = 16'hF000;
defparam \dut|VGA|Add4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
fiftyfivenm_lcell_comb \dut|Add0~8 (
// Equation(s):
// \dut|Add0~8_combout  = ((\dut|VGA|Add4~19_combout  $ (\dut|VGA|Add4~17_combout  $ (!\dut|Add0~7 )))) # (GND)
// \dut|Add0~9  = CARRY((\dut|VGA|Add4~19_combout  & ((\dut|VGA|Add4~17_combout ) # (!\dut|Add0~7 ))) # (!\dut|VGA|Add4~19_combout  & (\dut|VGA|Add4~17_combout  & !\dut|Add0~7 )))

	.dataa(\dut|VGA|Add4~19_combout ),
	.datab(\dut|VGA|Add4~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add0~7 ),
	.combout(\dut|Add0~8_combout ),
	.cout(\dut|Add0~9 ));
// synopsys translate_off
defparam \dut|Add0~8 .lut_mask = 16'h698E;
defparam \dut|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
fiftyfivenm_lcell_comb \dut|Add0~10 (
// Equation(s):
// \dut|Add0~10_combout  = (\dut|VGA|Add4~18_combout  & ((\dut|VGA|Add4~16_combout  & (\dut|Add0~9  & VCC)) # (!\dut|VGA|Add4~16_combout  & (!\dut|Add0~9 )))) # (!\dut|VGA|Add4~18_combout  & ((\dut|VGA|Add4~16_combout  & (!\dut|Add0~9 )) # 
// (!\dut|VGA|Add4~16_combout  & ((\dut|Add0~9 ) # (GND)))))
// \dut|Add0~11  = CARRY((\dut|VGA|Add4~18_combout  & (!\dut|VGA|Add4~16_combout  & !\dut|Add0~9 )) # (!\dut|VGA|Add4~18_combout  & ((!\dut|Add0~9 ) # (!\dut|VGA|Add4~16_combout ))))

	.dataa(\dut|VGA|Add4~18_combout ),
	.datab(\dut|VGA|Add4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add0~9 ),
	.combout(\dut|Add0~10_combout ),
	.cout(\dut|Add0~11 ));
// synopsys translate_off
defparam \dut|Add0~10 .lut_mask = 16'h9617;
defparam \dut|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
fiftyfivenm_lcell_comb \dut|Add0~12 (
// Equation(s):
// \dut|Add0~12_combout  = (\dut|VGA|Add4~17_combout  & (\dut|Add0~11  $ (GND))) # (!\dut|VGA|Add4~17_combout  & (!\dut|Add0~11  & VCC))
// \dut|Add0~13  = CARRY((\dut|VGA|Add4~17_combout  & !\dut|Add0~11 ))

	.dataa(gnd),
	.datab(\dut|VGA|Add4~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add0~11 ),
	.combout(\dut|Add0~12_combout ),
	.cout(\dut|Add0~13 ));
// synopsys translate_off
defparam \dut|Add0~12 .lut_mask = 16'hC30C;
defparam \dut|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
fiftyfivenm_lcell_comb \dut|Add0~14 (
// Equation(s):
// \dut|Add0~14_combout  = (\dut|VGA|Add4~16_combout  & (!\dut|Add0~13 )) # (!\dut|VGA|Add4~16_combout  & ((\dut|Add0~13 ) # (GND)))
// \dut|Add0~15  = CARRY((!\dut|Add0~13 ) # (!\dut|VGA|Add4~16_combout ))

	.dataa(gnd),
	.datab(\dut|VGA|Add4~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add0~13 ),
	.combout(\dut|Add0~14_combout ),
	.cout(\dut|Add0~15 ));
// synopsys translate_off
defparam \dut|Add0~14 .lut_mask = 16'h3C3F;
defparam \dut|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
fiftyfivenm_lcell_comb \dut|addr_b[12]~12 (
// Equation(s):
// \dut|addr_b[12]~12_combout  = (\dut|Add0~8_combout  & (\dut|addr_b[11]~11  $ (GND))) # (!\dut|Add0~8_combout  & (!\dut|addr_b[11]~11  & VCC))
// \dut|addr_b[12]~13  = CARRY((\dut|Add0~8_combout  & !\dut|addr_b[11]~11 ))

	.dataa(gnd),
	.datab(\dut|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[11]~11 ),
	.combout(\dut|addr_b[12]~12_combout ),
	.cout(\dut|addr_b[12]~13 ));
// synopsys translate_off
defparam \dut|addr_b[12]~12 .lut_mask = 16'hC30C;
defparam \dut|addr_b[12]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
fiftyfivenm_lcell_comb \dut|addr_b[13]~14 (
// Equation(s):
// \dut|addr_b[13]~14_combout  = (\dut|Add0~10_combout  & (!\dut|addr_b[12]~13 )) # (!\dut|Add0~10_combout  & ((\dut|addr_b[12]~13 ) # (GND)))
// \dut|addr_b[13]~15  = CARRY((!\dut|addr_b[12]~13 ) # (!\dut|Add0~10_combout ))

	.dataa(gnd),
	.datab(\dut|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[12]~13 ),
	.combout(\dut|addr_b[13]~14_combout ),
	.cout(\dut|addr_b[13]~15 ));
// synopsys translate_off
defparam \dut|addr_b[13]~14 .lut_mask = 16'h3C3F;
defparam \dut|addr_b[13]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
fiftyfivenm_lcell_comb \dut|addr_b[14]~16 (
// Equation(s):
// \dut|addr_b[14]~16_combout  = (\dut|Add0~12_combout  & (\dut|addr_b[13]~15  $ (GND))) # (!\dut|Add0~12_combout  & (!\dut|addr_b[13]~15  & VCC))
// \dut|addr_b[14]~17  = CARRY((\dut|Add0~12_combout  & !\dut|addr_b[13]~15 ))

	.dataa(gnd),
	.datab(\dut|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[13]~15 ),
	.combout(\dut|addr_b[14]~16_combout ),
	.cout(\dut|addr_b[14]~17 ));
// synopsys translate_off
defparam \dut|addr_b[14]~16 .lut_mask = 16'hC30C;
defparam \dut|addr_b[14]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
fiftyfivenm_lcell_comb \dut|addr_b[15]~18 (
// Equation(s):
// \dut|addr_b[15]~18_combout  = (\dut|Add0~14_combout  & (!\dut|addr_b[14]~17 )) # (!\dut|Add0~14_combout  & ((\dut|addr_b[14]~17 ) # (GND)))
// \dut|addr_b[15]~19  = CARRY((!\dut|addr_b[14]~17 ) # (!\dut|Add0~14_combout ))

	.dataa(gnd),
	.datab(\dut|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|addr_b[14]~17 ),
	.combout(\dut|addr_b[15]~18_combout ),
	.cout(\dut|addr_b[15]~19 ));
// synopsys translate_off
defparam \dut|addr_b[15]~18 .lut_mask = 16'h3C3F;
defparam \dut|addr_b[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|addr_b[15]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout  = (!\KEY[1]~input_o  & (!\Add1~14_combout  & (\Add1~20_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~20_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .lut_mask = 16'h1000;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X37_Y23_N25
dffeas \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|addr_b[13]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
fiftyfivenm_lcell_comb \dut|vga_r[2]~0 (
// Equation(s):
// \dut|vga_r[2]~0_combout  = (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a76~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a68~portbdataout )))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|vga_r[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_r[2]~0 .lut_mask = 16'h2230;
defparam \dut|vga_r[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N27
dffeas \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|addr_b[14]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  = (!\KEY[1]~input_o  & !\Add1~20_combout )

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\Add1~20_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .lut_mask = 16'h0033;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout  = (\Add1~18_combout  & (!\Add1~14_combout  & (!\Add1~16_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout )))

	.dataa(\Add1~18_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~16_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1 .lut_mask = 16'h0200;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout  = (\Add1~18_combout  & (\Add1~14_combout  & (!\Add1~16_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout )))

	.dataa(\Add1~18_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~16_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .lut_mask = 16'h0800;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a36~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0 .lut_mask = 16'hFEDC;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
fiftyfivenm_lcell_comb \dut|Add0~16 (
// Equation(s):
// \dut|Add0~16_combout  = !\dut|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dut|Add0~15 ),
	.combout(\dut|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Add0~16 .lut_mask = 16'h0F0F;
defparam \dut|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
fiftyfivenm_lcell_comb \dut|addr_b[16]~20 (
// Equation(s):
// \dut|addr_b[16]~20_combout  = \dut|Add0~16_combout  $ (!\dut|addr_b[15]~19 )

	.dataa(\dut|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dut|addr_b[15]~19 ),
	.combout(\dut|addr_b[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dut|addr_b[16]~20 .lut_mask = 16'hA5A5;
defparam \dut|addr_b[16]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N31
dffeas \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|addr_b[16]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \dut|RAM|mem_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout  = (\Add1~16_combout  & (\Add1~14_combout  & (\Add1~18_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout )))

	.dataa(\Add1~16_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~18_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .lut_mask = 16'h8000;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout  = (\Add1~18_combout  & (!\Add1~14_combout  & (\Add1~16_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout )))

	.dataa(\Add1~18_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~16_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .lut_mask = 16'h2000;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a60~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a52~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0 .lut_mask = 16'hDDF5;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout  & \dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[1]~0_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~0_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1 .lut_mask = 16'hECCC;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout  = (!\KEY[1]~input_o  & (\Add1~14_combout  & (!\Add1~20_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~20_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1 .lut_mask = 16'h0400;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w[3] (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3] = (!\KEY[1]~input_o  & (!\Add1~14_combout  & (!\Add1~20_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout )))

	.dataa(\KEY[1]~input_o ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~20_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3]),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w[3] .lut_mask = 16'h0100;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1 .lut_mask = 16'hFBF8;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout  = (\Add1~16_combout  & (\Add1~14_combout  & (!\Add1~18_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout )))

	.dataa(\Add1~16_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~18_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .lut_mask = 16'h0800;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout  = (\Add1~16_combout  & (!\Add1~14_combout  & (!\Add1~18_combout  & \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout )))

	.dataa(\Add1~16_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Add1~18_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .lut_mask = 16'h0200;
defparam \dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[4]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a20~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2 .lut_mask = 16'hDDF5;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2_combout  & !\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~1_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1299w[0]~1_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~2_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3 .lut_mask = 16'hAAEA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
fiftyfivenm_lcell_comb \dut|vga_r[2]~1 (
// Equation(s):
// \dut|vga_r[2]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3_combout  & (\dut|VGA|vga_active~2_combout  & ((\dut|vga_r[2]~0_combout ) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]))))

	.dataa(\dut|vga_r[2]~0_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result4w~3_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|vga_r[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_r[2]~1 .lut_mask = 16'h8C00;
defparam \dut|vga_r[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
fiftyfivenm_lcell_comb \dut|vga_r[3]~2 (
// Equation(s):
// \dut|vga_r[3]~2_combout  = (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a77 )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a69~portbdataout )))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|vga_r[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_r[3]~2 .lut_mask = 16'h2230;
defparam \dut|vga_r[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a5~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1 .lut_mask = 16'hFAEE;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a37~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0 .lut_mask = 16'hFAEE;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a61~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0 .lut_mask = 16'hDDF5;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout  & \dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[1]~0_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~0_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1 .lut_mask = 16'hECCC;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y13_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[5]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a21~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2 .lut_mask = 16'hBF8F;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2_combout  & !\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1399w[0]~1_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~1_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~2_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3 .lut_mask = 16'hCCEC;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
fiftyfivenm_lcell_comb \dut|vga_r[3]~3 (
// Equation(s):
// \dut|vga_r[3]~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3_combout  & (\dut|VGA|vga_active~2_combout  & ((\dut|vga_r[3]~2_combout ) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]))))

	.dataa(\dut|vga_r[3]~2_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result5w~3_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\dut|VGA|vga_active~2_combout ),
	.cin(gnd),
	.combout(\dut|vga_r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_r[3]~3 .lut_mask = 16'h8C00;
defparam \dut|vga_r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \din[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\din[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din[2]),
	.prn(vcc));
// synopsys translate_off
defparam \din[2] .is_wysiwyg = "true";
defparam \din[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N27
dffeas \din[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\din~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\din[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din[3]),
	.prn(vcc));
// synopsys translate_off
defparam \din[3] .is_wysiwyg = "true";
defparam \din[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3],din[2]}),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,\dut|VGA|vga_x[3]~2_combout ,
\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
fiftyfivenm_lcell_comb \dut|vga_g[2]~0 (
// Equation(s):
// \dut|vga_g[2]~0_combout  = (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a74~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a66~portbdataout )))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.cin(gnd),
	.combout(\dut|vga_g[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_g[2]~0 .lut_mask = 16'h5140;
defparam \dut|vga_g[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y37_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a42~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a34~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0 .lut_mask = 16'hFEAE;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a58~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a50~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'hBF8F;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0_combout  & (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[1]~0_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'hEAAA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y35_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1 .lut_mask = 16'hFEBA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[2]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a18~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2 .lut_mask = 16'hBF8F;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ) # ((!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1_combout  & \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1099w[0]~1_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3 .lut_mask = 16'hDCCC;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
fiftyfivenm_lcell_comb \dut|vga_g[2]~1 (
// Equation(s):
// \dut|vga_g[2]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout  & (\dut|VGA|vga_active~2_combout  & ((\dut|vga_g[2]~0_combout ) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]))))

	.dataa(\dut|vga_g[2]~0_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result2w~3_combout ),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\dut|vga_g[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_g[2]~1 .lut_mask = 16'h80C0;
defparam \dut|vga_g[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
fiftyfivenm_lcell_comb \dut|vga_g[3]~2 (
// Equation(s):
// \dut|vga_g[3]~2_combout  = (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a75 ))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a67~portbdataout ))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|vga_g[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_g[3]~2 .lut_mask = 16'h3022;
defparam \dut|vga_g[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2 .lut_mask = 16'hF5DD;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a59~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a51~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0 .lut_mask = 16'hF7D5;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y36_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a43~portbdataout )) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0 .lut_mask = 16'hFFB8;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout  & 
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0_combout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~0_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[1]~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1 .lut_mask = 16'hEAAA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[3]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1 .lut_mask = 16'hFFE2;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout ) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1_combout  & !\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~2_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~1_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs1199w[0]~1_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3 .lut_mask = 16'hCCEC;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
fiftyfivenm_lcell_comb \dut|vga_g[3]~3 (
// Equation(s):
// \dut|vga_g[3]~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3_combout  & (\dut|VGA|vga_active~2_combout  & ((\dut|vga_g[3]~2_combout ) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]))))

	.dataa(\dut|vga_g[3]~2_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result3w~3_combout ),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\dut|vga_g[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_g[3]~3 .lut_mask = 16'h80C0;
defparam \dut|vga_g[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N21
dffeas \din[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\din~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\din[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din[0]),
	.prn(vcc));
// synopsys translate_off
defparam \din[0] .is_wysiwyg = "true";
defparam \din[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \din[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\din~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\din[7]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(din[1]),
	.prn(vcc));
// synopsys translate_off
defparam \din[1] .is_wysiwyg = "true";
defparam \din[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1],din[0]}),
	.portaaddr({\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,\dut|VGA|vga_x[3]~2_combout ,
\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
fiftyfivenm_lcell_comb \dut|vga_b[2]~0 (
// Equation(s):
// \dut|vga_b[2]~0_combout  = (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.cin(gnd),
	.combout(\dut|vga_b[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_b[2]~0 .lut_mask = 16'h5410;
defparam \dut|vga_b[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2 .lut_mask = 16'hF3BB;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1 .lut_mask = 16'hFEBA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a40~portbdataout )) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0 .lut_mask = 16'hEFEA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[0]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a56~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hDFD5;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0_combout  & (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & 
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[1]~0_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'hEAAA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1_combout  & !\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~2_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs899w[0]~1_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3 .lut_mask = 16'hFF08;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
fiftyfivenm_lcell_comb \dut|vga_b[2]~1 (
// Equation(s):
// \dut|vga_b[2]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout  & (\dut|VGA|vga_active~2_combout  & ((\dut|vga_b[2]~0_combout ) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]))))

	.dataa(\dut|vga_b[2]~0_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result0w~3_combout ),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\dut|vga_b[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_b[2]~1 .lut_mask = 16'h80C0;
defparam \dut|vga_b[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode784w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
fiftyfivenm_lcell_comb \dut|vga_b[3]~2 (
// Equation(s):
// \dut|vga_b[3]~2_combout  = (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2] & ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a73 ))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\dut|vga_b[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_b[3]~2 .lut_mask = 16'h3022;
defparam \dut|vga_b[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a17~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2 .lut_mask = 16'hB8FF;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout  = ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a57~portbdataout )) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1])

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hF7D5;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode735w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode745w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a33~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0 .lut_mask = 16'hFFE2;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0_combout  & \dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[1]~0_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hEAAA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode688w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dut|RAM|mem_rtl_0|auto_generated|decode2|w_anode705w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({din[1]}),
	.portaaddr({\Add1~12_combout ,\Add1~10_combout ,\Add1~8_combout ,\Add1~6_combout ,\Add1~4_combout ,\Add1~2_combout ,\Add1~0_combout ,mem_x[5],mem_x[4],mem_x[3],mem_x[2],mem_x[1],mem_x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\dut|addr_b[12]~12_combout ,\dut|addr_b[11]~10_combout ,\dut|addr_b[10]~8_combout ,\dut|addr_b[9]~6_combout ,\dut|addr_b[8]~4_combout ,\dut|addr_b[7]~2_combout ,\dut|addr_b[6]~0_combout ,\dut|VGA|Add3~17_combout ,\dut|VGA|Add3~16_combout ,\dut|VGA|Add3~15_combout ,
\dut|VGA|vga_x[3]~2_combout ,\dut|VGA|vga_x[2]~1_combout ,\dut|VGA|vga_x[1]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "vga_mem:dut|dp_ram_sync_read:RAM|altsyncram:mem_rtl_0|altsyncram_ghg1:auto_generated|ALTSYNCRAM";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \dut|RAM|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1_combout  = (\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]) # ((\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & ((\dut|RAM|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # 
// (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0] & (\dut|RAM|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1 .lut_mask = 16'hFEBA;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
fiftyfivenm_lcell_comb \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3 (
// Equation(s):
// \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ) # ((\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout  & 
// (\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1_combout  & !\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~2_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~1_combout ),
	.datac(\dut|RAM|mem_rtl_0|auto_generated|mux3|w_mux_outputs999w[0]~1_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3 .lut_mask = 16'hCCEC;
defparam \dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
fiftyfivenm_lcell_comb \dut|vga_b[3]~3 (
// Equation(s):
// \dut|vga_b[3]~3_combout  = (\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout  & (\dut|VGA|vga_active~2_combout  & ((\dut|vga_b[3]~2_combout ) # (!\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]))))

	.dataa(\dut|vga_b[3]~2_combout ),
	.datab(\dut|RAM|mem_rtl_0|auto_generated|mux3|muxlut_result1w~3_combout ),
	.datac(\dut|VGA|vga_active~2_combout ),
	.datad(\dut|RAM|mem_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\dut|vga_b[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_b[3]~3 .lut_mask = 16'h80C0;
defparam \dut|vga_b[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
fiftyfivenm_lcell_comb \dut|VGA|LessThan0~0 (
// Equation(s):
// \dut|VGA|LessThan0~0_combout  = (!\dut|VGA|h_count [9] & (!\dut|VGA|h_count [8] & ((!\dut|VGA|h_count [5]) # (!\dut|VGA|h_count [6]))))

	.dataa(\dut|VGA|h_count [6]),
	.datab(\dut|VGA|h_count [9]),
	.datac(\dut|VGA|h_count [8]),
	.datad(\dut|VGA|h_count [5]),
	.cin(gnd),
	.combout(\dut|VGA|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan0~0 .lut_mask = 16'h0103;
defparam \dut|VGA|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
fiftyfivenm_lcell_comb \dut|VGA|LessThan0~1 (
// Equation(s):
// \dut|VGA|LessThan0~1_combout  = (!\dut|VGA|h_count [7] & \dut|VGA|LessThan0~0_combout )

	.dataa(\dut|VGA|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|VGA|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\dut|VGA|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan0~1 .lut_mask = 16'h5500;
defparam \dut|VGA|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
fiftyfivenm_lcell_comb \dut|VGA|LessThan1~0 (
// Equation(s):
// \dut|VGA|LessThan1~0_combout  = (\dut|VGA|v_count [3]) # ((\dut|VGA|v_count [9]) # ((\dut|VGA|v_count [2]) # (!\dut|VGA|Equal1~0_combout )))

	.dataa(\dut|VGA|v_count [3]),
	.datab(\dut|VGA|v_count [9]),
	.datac(\dut|VGA|Equal1~0_combout ),
	.datad(\dut|VGA|v_count [2]),
	.cin(gnd),
	.combout(\dut|VGA|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|VGA|LessThan1~0 .lut_mask = 16'hFFEF;
defparam \dut|VGA|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
