// Seed: 3231424510
module module_0 (
    output supply1 id_0
    , id_9,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7
    , id_10
);
  logic id_11 = id_3;
  parameter id_12 = 1;
  assign id_9 = (id_3);
  initial id_10 = id_11;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6,
    output wor id_7,
    input supply1 id_8,
    inout wand id_9,
    input wor id_10,
    output tri id_11,
    output uwire id_12
);
  wire id_14 = id_9;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5,
      id_9,
      id_5,
      id_9,
      id_4,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
