

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_softmax_loop_0'
================================================================
* Date:           Sun Sep 28 11:43:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- softmax_loop_0  |      768|      768|         3|          1|          1|   767|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     124|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     112|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     112|     178|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U258  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_113_p2     |         +|   0|  0|  17|          10|           1|
    |and_ln305_1_fu_204_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln305_fu_198_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln303_fu_102_p2    |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln305_1_fu_168_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln305_2_fu_180_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln305_3_fu_186_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln305_fu_162_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln305_1_fu_192_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln305_fu_174_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_3_fu_210_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 124|          88|          55|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2               |   9|          2|   10|         20|
    |ap_sig_allocacmp_max_val_1_load_1  |   9|          2|   32|         64|
    |i_fu_54                            |   9|          2|   10|         20|
    |max_val_1_fu_50                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   86|        172|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_54                           |  10|   0|   10|          0|
    |icmp_ln303_reg_240                |   1|   0|    1|          0|
    |max_val_1_fu_50                   |  32|   0|   32|          0|
    |max_val_1_load_1_reg_249          |  32|   0|   32|          0|
    |max_val_2_reg_256                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 112|   0|  112|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_0|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_0|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_0|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_0|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_0|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_softmax_loop_0|  return value|
|max_val               |   in|   32|     ap_none|                                     max_val|        scalar|
|max_val_1_out         |  out|   32|      ap_vld|                               max_val_1_out|       pointer|
|max_val_1_out_ap_vld  |  out|    1|      ap_vld|                               max_val_1_out|       pointer|
|xt_address0           |  out|   10|   ap_memory|                                          xt|         array|
|xt_ce0                |  out|    1|   ap_memory|                                          xt|         array|
|xt_q0                 |   in|   32|   ap_memory|                                          xt|         array|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

