INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/SPI-Project/SPI_PROJECT/SPI_project.srcs/sources_1/new/MasterSPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MasterSPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/SPI-Project/SPI_PROJECT/SPI_project.srcs/sources_1/new/SlaveSPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlaveSPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/SPI-Project/SPI_PROJECT/SPI_project.srcs/sources_1/new/TopSPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopSPI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moizc/Desktop/MY AWESOME PROJECTS/SPI-Project/SPI_PROJECT/SPI_project.srcs/sim_1/new/TestbenchSPI.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'SPI_IF' [C:/Users/moizc/Desktop/MY AWESOME PROJECTS/SPI-Project/SPI_PROJECT/SPI_project.srcs/sim_1/new/TestbenchSPI.sv:1]
INFO: [VRFC 10-311] analyzing module TestbenchSPI
