

================================================================
== Vivado HLS Report for 'stream'
================================================================
* Date:           Tue Feb  6 20:52:49 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        video1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      5.99|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  921608|  921608|  921608|  921608|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  921606|  921606|         8|          1|          1|  921600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (tmp_2)
	3  / (!tmp_2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 

* FSM state operations: 

 <State 1> : 2.55ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V = alloca i32"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outputPxl = alloca i32"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %src_V_data_V), !map !101"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_keep_V), !map !105"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_strb_V), !map !109"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_user_V), !map !113"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_last_V), !map !117"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_id_V), !map !121"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_dest_V), !map !125"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dst_V_data_V), !map !129"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_keep_V), !map !133"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_strb_V), !map !137"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_user_V), !map !141"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_last_V), !map !145"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_id_V), !map !149"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_dest_V), !map !153"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %kernelchc), !map !157"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %normalfactor), !map !163"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %channelselector), !map !167"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @stream_str) nounwind"
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%channelselector_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %channelselector)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%kernelchc_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %kernelchc)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lb_val_0_data_V = alloca [1280 x i32], align 4" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lb_val_1_data_V = alloca [1280 x i32], align 4" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lb_val_0_keep_V = alloca [1280 x i4], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lb_val_1_keep_V = alloca [1280 x i4], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lb_val_0_strb_V = alloca [1280 x i4], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lb_val_1_strb_V = alloca [1280 x i4], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lb_val_0_user_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lb_val_1_user_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lb_val_0_last_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lb_val_1_last_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lb_val_0_id_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lb_val_1_id_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lb_val_0_dest_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lb_val_1_dest_V = alloca [1280 x i1], align 1" [video1/main.cpp:27]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:11]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:13]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:14]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %kernelchc, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:15]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %normalfactor, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:16]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %channelselector, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:17]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1280 x i32]* %lb_val_0_data_V, [1280 x i32]* %lb_val_1_data_V, [1280 x i4]* %lb_val_0_keep_V, [1280 x i4]* %lb_val_1_keep_V, [1280 x i4]* %lb_val_0_strb_V, [1280 x i4]* %lb_val_1_strb_V, [1280 x i1]* %lb_val_0_user_V, [1280 x i1]* %lb_val_1_user_V, [1280 x i1]* %lb_val_0_last_V, [1280 x i1]* %lb_val_1_last_V, [1280 x i1]* %lb_val_0_id_V, [1280 x i1]* %lb_val_1_id_V, [1280 x i1]* %lb_val_0_dest_V, [1280 x i1]* %lb_val_1_dest_V, [1 x i8]* @p_str2, [12 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 56 [1/1] (1.55ns)   --->   "%tmp_3 = icmp eq i8 %kernelchc_read, 0" [video1/main.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.55ns)   --->   "%tmp_4 = icmp eq i8 %kernelchc_read, 1" [video1/main.cpp:102]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.55ns)   --->   "%tmp_5 = icmp eq i8 %kernelchc_read, 2" [video1/main.cpp:103]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.55ns)   --->   "%tmp_8 = icmp eq i8 %channelselector_read, 0" [video1/main.cpp:108]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.55ns)   --->   "%tmp_9 = icmp eq i8 %channelselector_read, 1" [video1/main.cpp:109]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %channelselector_read, 2" [video1/main.cpp:110]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.55ns)   --->   "%tmp_1 = icmp eq i8 %channelselector_read, 3" [video1/main.cpp:111]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.76ns)   --->   "br label %0" [video1/main.cpp:57]

 <State 2> : 3.37ns
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rows = phi i16 [ 0, %LineBuffer.exit ], [ %rows_1, %._crit_edge.i_ifconv ]"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%cols = phi i16 [ 0, %LineBuffer.exit ], [ %cols_1, %._crit_edge.i_ifconv ]"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%pixels = phi i20 [ 0, %LineBuffer.exit ], [ %pixels_1, %._crit_edge.i_ifconv ]"
ST_2 : Operation 67 [1/1] (2.44ns)   --->   "%tmp_2 = icmp eq i20 %pixels, -126976" [video1/main.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.19ns)   --->   "%pixels_1 = add i20 %pixels, 1" [video1/main.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge.i_ifconv" [video1/main.cpp:57]
ST_2 : Operation 70 [2/2] (0.00ns)   --->   "%empty_5 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)" [video1/main.cpp:60]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 3.45ns
ST_3 : Operation 71 [1/2] (0.00ns)   --->   "%empty_5 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)" [video1/main.cpp:60]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 0" [video1/main.cpp:60]
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 1" [video1/main.cpp:60]
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 2" [video1/main.cpp:60]
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 3" [video1/main.cpp:60]
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 4" [video1/main.cpp:60]
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 5" [video1/main.cpp:60]
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_5, 6" [video1/main.cpp:60]
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = zext i16 %cols to i64" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lb_val_1_data_V_add = getelementptr [1280 x i32]* %lb_val_1_data_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%blurVal_data_V_1 = load i32* %lb_val_1_data_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%lb_val_0_data_V_add = getelementptr [1280 x i32]* %lb_val_0_data_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%blurVal_data_V_2 = load i32* %lb_val_0_data_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%lb_val_0_keep_V_add = getelementptr [1280 x i4]* %lb_val_0_keep_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%blurVal_keep_V_1 = load i4* %lb_val_0_keep_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%lb_val_0_strb_V_add = getelementptr [1280 x i4]* %lb_val_0_strb_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%blurVal_strb_V_1 = load i4* %lb_val_0_strb_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%lb_val_0_user_V_add = getelementptr [1280 x i1]* %lb_val_0_user_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%blurVal_user_V_1 = load i1* %lb_val_0_user_V_add, align 2" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%lb_val_0_last_V_add = getelementptr [1280 x i1]* %lb_val_0_last_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%blurVal_last_V_1 = load i1* %lb_val_0_last_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lb_val_0_id_V_addr = getelementptr [1280 x i1]* %lb_val_0_id_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%blurVal_id_V_1 = load i1* %lb_val_0_id_V_addr, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%lb_val_0_dest_V_add = getelementptr [1280 x i1]* %lb_val_0_dest_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_3 : Operation 95 [2/2] (3.25ns)   --->   "%blurVal_dest_V_1 = load i1* %lb_val_0_dest_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %rows, i32 1, i32 15)" [video1/main.cpp:100]
ST_3 : Operation 97 [1/1] (2.31ns)   --->   "%icmp = icmp ne i15 %tmp_7, 0" [video1/main.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_10 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %cols, i32 1, i32 15)" [video1/main.cpp:100]
ST_3 : Operation 99 [1/1] (2.31ns)   --->   "%icmp5 = icmp ne i15 %tmp_10, 0" [video1/main.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.07ns)   --->   "%rows_2 = add i16 %rows, 1" [video1/main.cpp:128]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (2.07ns)   --->   "%cols_2 = add i16 %cols, 1" [video1/main.cpp:135]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.37ns)   --->   "%rows_1 = select i1 %tmp_last_V, i16 %rows_2, i16 %rows" [video1/main.cpp:126]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.37ns)   --->   "%cols_1 = select i1 %tmp_last_V, i16 0, i16 %cols_2" [video1/main.cpp:126]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 4> : 5.99ns
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%outputPxl_load = load i32* %outputPxl" [video1/main.cpp:107]
ST_4 : Operation 105 [1/2] (3.25ns)   --->   "%blurVal_data_V_1 = load i32* %lb_val_1_data_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%blurVal_data_V_2 = load i32* %lb_val_0_data_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 107 [1/2] (3.25ns)   --->   "%blurVal_keep_V_1 = load i4* %lb_val_0_keep_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 108 [1/2] (3.25ns)   --->   "%blurVal_strb_V_1 = load i4* %lb_val_0_strb_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 109 [1/2] (3.25ns)   --->   "%blurVal_user_V_1 = load i1* %lb_val_0_user_V_add, align 2" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 110 [1/2] (3.25ns)   --->   "%blurVal_last_V_1 = load i1* %lb_val_0_last_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 111 [1/2] (3.25ns)   --->   "%blurVal_id_V_1 = load i1* %lb_val_0_id_V_addr, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 112 [1/2] (3.25ns)   --->   "%blurVal_dest_V_1 = load i1* %lb_val_0_dest_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 113 [1/1] (3.25ns)   --->   "store i32 %tmp_data_V_4, i32* %lb_val_0_data_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:797->video1/main.cpp:66]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 114 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %lb_val_0_keep_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:797->video1/main.cpp:66]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 115 [1/1] (3.25ns)   --->   "store i4 %tmp_strb_V, i4* %lb_val_0_strb_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:797->video1/main.cpp:66]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 116 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V, i1* %lb_val_0_user_V_add, align 2" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:797->video1/main.cpp:66]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 117 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V, i1* %lb_val_0_last_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:797->video1/main.cpp:66]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 118 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V, i1* %lb_val_0_id_V_addr, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:797->video1/main.cpp:66]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 119 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V, i1* %lb_val_0_dest_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:797->video1/main.cpp:66]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node streamOut_data_V_3)   --->   "%or_cond = and i1 %icmp, %icmp5" [video1/main.cpp:100]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node blurVal_data_V_1_blu)   --->   "%blurVal_data_V_blurV = select i1 %tmp_3, i32 %tmp_data_V_4, i32 %outputPxl_load" [video1/main.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.37ns) (out node of the LUT)   --->   "%blurVal_data_V_1_blu = select i1 %tmp_4, i32 %blurVal_data_V_2, i32 %blurVal_data_V_blurV" [video1/main.cpp:102]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node streamOut_data_V_3)   --->   "%sel_SEBB = select i1 %tmp_5, i32 %blurVal_data_V_1, i32 %blurVal_data_V_1_blu" [video1/main.cpp:103]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.37ns) (out node of the LUT)   --->   "%streamOut_data_V_3 = select i1 %or_cond, i32 %sel_SEBB, i32 %outputPxl_load" [video1/main.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %streamOut_data_V_3, i32* %outputPxl" [video1/main.cpp:107]

 <State 5> : 5.75ns
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%lb_val_1_keep_V_add = getelementptr [1280 x i4]* %lb_val_1_keep_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%lb_val_1_strb_V_add = getelementptr [1280 x i4]* %lb_val_1_strb_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%lb_val_1_user_V_add = getelementptr [1280 x i1]* %lb_val_1_user_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%lb_val_1_last_V_add = getelementptr [1280 x i1]* %lb_val_1_last_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%lb_val_1_id_V_addr = getelementptr [1280 x i1]* %lb_val_1_id_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%lb_val_1_dest_V_add = getelementptr [1280 x i1]* %lb_val_1_dest_V, i64 0, i64 %tmp_6" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]
ST_5 : Operation 132 [1/1] (3.25ns)   --->   "store i32 %blurVal_data_V_2, i32* %lb_val_1_data_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_5 : Operation 133 [1/1] (3.25ns)   --->   "store i4 %blurVal_keep_V_1, i4* %lb_val_1_keep_V_add, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_5 : Operation 134 [1/1] (3.25ns)   --->   "store i4 %blurVal_strb_V_1, i4* %lb_val_1_strb_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_5 : Operation 135 [1/1] (3.25ns)   --->   "store i1 %blurVal_user_V_1, i1* %lb_val_1_user_V_add, align 2" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_5 : Operation 136 [1/1] (3.25ns)   --->   "store i1 %blurVal_last_V_1, i1* %lb_val_1_last_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_5 : Operation 137 [1/1] (3.25ns)   --->   "store i1 %blurVal_id_V_1, i1* %lb_val_1_id_V_addr, align 4" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_5 : Operation 138 [1/1] (3.25ns)   --->   "store i1 %blurVal_dest_V_1, i1* %lb_val_1_dest_V_add, align 1" [D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1280> <RAM>
ST_5 : Operation 139 [3/3] (5.74ns)   --->   "%streamOut_data_V = mul i32 %streamOut_data_V_3, 16843009" [video1/main.cpp:108]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [3/3] (5.74ns)   --->   "%streamOut_data_V_1 = mul i32 %streamOut_data_V_3, 65793" [video1/main.cpp:109]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.75ns
ST_6 : Operation 141 [2/3] (5.74ns)   --->   "%streamOut_data_V = mul i32 %streamOut_data_V_3, 16843009" [video1/main.cpp:108]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [2/3] (5.74ns)   --->   "%streamOut_data_V_1 = mul i32 %streamOut_data_V_3, 65793" [video1/main.cpp:109]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.75ns
ST_7 : Operation 143 [1/3] (5.74ns)   --->   "%streamOut_data_V = mul i32 %streamOut_data_V_3, 16843009" [video1/main.cpp:108]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/3] (5.74ns)   --->   "%streamOut_data_V_1 = mul i32 %streamOut_data_V_3, 65793" [video1/main.cpp:109]   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.74ns
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_V_load = load i32* %tmp_data_V"
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_2)   --->   "%p_012_0_1 = select i1 %tmp_8, i32 %streamOut_data_V, i32 %tmp_data_V_load" [video1/main.cpp:108]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_012_0_2 = select i1 %tmp_9, i32 %streamOut_data_V_1, i32 %p_012_0_1" [video1/main.cpp:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_2)   --->   "%p_012_0_3 = select i1 %tmp_s, i32 %streamOut_data_V, i32 %p_012_0_2" [video1/main.cpp:110]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_data_V_2 = select i1 %tmp_1, i32 %streamOut_data_V_3, i32 %p_012_0_3" [video1/main.cpp:111]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 150 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [video1/main.cpp:122]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "store i32 %tmp_data_V_2, i32* %tmp_data_V" [video1/main.cpp:111]

 <State 9> : 0.00ns
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 921600, i64 921600, i64 921600)"
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [video1/main.cpp:57]
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [video1/main.cpp:58]
ST_9 : Operation 155 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [video1/main.cpp:122]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [video1/main.cpp:137]
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "br label %0" [video1/main.cpp:57]

 <State 10> : 0.00ns
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "ret void" [video1/main.cpp:138]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	s_axi read on port 'channelselector' [38]  (1 ns)
	'icmp' operation ('tmp_8', video1/main.cpp:108) [66]  (1.55 ns)

 <State 2>: 3.37ns
The critical path consists of the following:
	'icmp' operation ('tmp_2', video1/main.cpp:57) [75]  (2.44 ns)
	blocking operation 0.931 ns on control path)

 <State 3>: 3.45ns
The critical path consists of the following:
	'add' operation ('rows', video1/main.cpp:128) [145]  (2.08 ns)
	'select' operation ('rows', video1/main.cpp:126) [147]  (1.37 ns)

 <State 4>: 5.99ns
The critical path consists of the following:
	'load' operation ('blurVal.data.V', D:/Program_Files2/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:689->video1/main.cpp:65) on array 'lb.val[0].data.V', video1/main.cpp:27 [102]  (3.25 ns)
	'select' operation ('blurVal_data_V_1_blu', video1/main.cpp:102) [135]  (1.37 ns)
	'select' operation ('sel_SEBB', video1/main.cpp:103) [136]  (0 ns)
	'select' operation ('streamOut.data.V', video1/main.cpp:107) [137]  (1.37 ns)
	'store' operation (video1/main.cpp:107) of variable 'streamOut.data.V', video1/main.cpp:107 on local variable 'outputPxl' [150]  (0 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'mul' operation ('val', video1/main.cpp:108) [138]  (5.75 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'mul' operation ('val', video1/main.cpp:108) [138]  (5.75 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'mul' operation ('val', video1/main.cpp:108) [138]  (5.75 ns)

 <State 8>: 2.74ns
The critical path consists of the following:
	'load' operation ('tmp_data_V_load') on local variable 'tmp.data.V' [79]  (0 ns)
	'select' operation ('p_012_0_1', video1/main.cpp:108) [139]  (0 ns)
	'select' operation ('p_012_0_2', video1/main.cpp:109) [141]  (1.37 ns)
	'select' operation ('p_012_0_3', video1/main.cpp:110) [142]  (0 ns)
	'select' operation ('tmp.data.V', video1/main.cpp:111) [143]  (1.37 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
