grid:
  x_size: 6
  y_size: 5

arc:
  [ ]

# [BOS-ARCH-003] HW architecture
# We should check that pcie core is correctly used
pcie:
  [ 5-3  ] #

dram:
  [
      [ 0-3 ], #,,
      [ 4-3 ],
      [ 5-3 ],
      [ 1-3 ], #,,
      [ 2-3 ],
      [ 3-3 ],

  ]

# Dram view parameters are used by tt-metal and are not recognized by UMD.
# Eth and worker dram endpoints represent subchannel id from dram array.
# For example, a dram view where channel is 0 and worker_endpoint is 2 would resolve to dram core at position [0,2] which is 0-11.
dram_views:
  [
    {
      channel: 0,
      eth_endpoint: [0,0],
      worker_endpoint: [0,0],
      address_offset: 0x1200000000
    },
  {
      channel: 1,
      eth_endpoint: [0,0],
      worker_endpoint: [0,0],
      address_offset: 0x1300000000
    },

    {
      channel: 2,
      eth_endpoint: [0,0],
      worker_endpoint: [0,0],
      address_offset: 0x1400000000
    },
    {
      channel: 3,
      eth_endpoint: [0,0],
      worker_endpoint: [0,0],
      address_offset: 0x1500000000
    },
  {
      channel: 4,
      eth_endpoint: [0,0],
      worker_endpoint: [0,0],
      address_offset: 0x1600000000
    },

    {
      channel: 5,
      eth_endpoint: [0,0],
      worker_endpoint: [0,0],
      address_offset: 0x1700000000
    },


  ]

dram_view_size:
  0xFFFFFFC0

# [BOS-ARCH-004] memory system
dram_address_sizes:
  [ 0xFFFFFFC0 ] # 4GB

eth:
  []

functional_workers:
  [
   0-0,  1-0,  2-0, 3-0, 4-0, 5-0,
   0-1,  1-1,  2-1, 3-1, 4-1, 5-1,
   0-2,  1-2,  2-2, 3-2, 4-2, 5-2,
   0-4,  1-4,  2-4, 3-4, 4-4, 5-4,
 ]

harvested_workers:
  []

router_only:
  []

worker_l1_size:
  0x180000

dram_bank_size:
  0xFFFFFFC0

eth_l1_size:
  524288

arch_name: BLACKHOLE

features:
  noc:
    translation_id_enabled: True
  unpacker:
    version: 2
    inline_srca_trans_without_srca_trans_instr: True
  math:
    dst_size_alignment: 32768
  packer:
    version: 2
  overlay:
    version: 2
