Synthesizing design: buffer.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {fifo_ram.sv store_ptr_controller.sv get_ptr_controller.sv  buffer.sv}
Running PRESTO HDLC
Compiling source file ./source/fifo_ram.sv
Warning:  ./source/fifo_ram.sv:26: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/store_ptr_controller.sv
Compiling source file ./source/get_ptr_controller.sv
Compiling source file ./source/buffer.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate buffer -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'buffer'.
Information: Building the design 'store_ptr_controller'. (HDL-193)

Inferred memory devices in process
	in routine store_ptr_controller line 21 in file
		'./source/store_ptr_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    store_ptr_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'get_ptr_controller'. (HDL-193)

Inferred memory devices in process
	in routine get_ptr_controller line 21 in file
		'./source/get_ptr_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     get_ptr_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_ram'. (HDL-193)
Warning:  ./source/fifo_ram.sv:61: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine fifo_ram line 30 in file
		'./source/fifo_ram.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_reg_reg     | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   fifo_ram/58    |   64   |    8    |      6       | N  |
===========================================================
Presto compilation completed successfully.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifo_ram'
  Processing 'get_ptr_controller'
  Processing 'store_ptr_controller'
  Processing 'buffer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'buffer' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'fifo_ram_DW01_cmp6_0'
  Processing 'fifo_ram_DW01_sub_0'
  Processing 'get_ptr_controller_DW01_inc_0'
  Processing 'store_ptr_controller_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'fifo_ram'
  Mapping 'fifo_ram'
  Structuring 'get_ptr_controller'
  Mapping 'get_ptr_controller'
  Structuring 'store_ptr_controller'
  Mapping 'store_ptr_controller'
  Structuring 'buffer'
  Mapping 'buffer'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01 1349631.0      0.00       0.0      25.9                          
    0:00:01 1349631.0      0.00       0.0      25.9                          
    0:00:01 1349631.0      0.00       0.0      25.9                          
    0:00:01 1349631.0      0.00       0.0      25.9                          
    0:00:01 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1349631.0      0.00       0.0      25.9                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02 1349631.0      0.00       0.0      25.9                          
    0:00:02 1357551.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02 1357551.0      0.00       0.0       0.0                          
    0:00:02 1357551.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
    0:00:02 1356975.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/buffer.rep
report_area >> reports/buffer.rep
report_power -hier >> reports/buffer.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/buffer.v"
Writing verilog file '/home/ecegrid/a/mg127/ece337/CDL/mapped/buffer.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Mon Apr 24 19:47:00 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Unconnected ports (LINT-28)                                     9
    Shorted outputs (LINT-31)                                       8

Cells                                                               1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'store_ptr_controller', port 'buffer_occupancy[6]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[5]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[4]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[3]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[2]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[1]' is not connected to any nets. (LINT-28)
Warning: In design 'store_ptr_controller', port 'buffer_occupancy[0]' is not connected to any nets. (LINT-28)
Warning: In design 'fifo_ram_DW01_sub_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'fifo_ram_DW01_sub_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'fifo_ram', output port 'tx_packet_data[7]' is connected directly to output port 'rx_data[7]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[6]' is connected directly to output port 'rx_data[6]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[5]' is connected directly to output port 'rx_data[5]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[4]' is connected directly to output port 'rx_data[4]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[3]' is connected directly to output port 'rx_data[3]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[2]' is connected directly to output port 'rx_data[2]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[1]' is connected directly to output port 'rx_data[1]'. (LINT-31)
Warning: In design 'fifo_ram', output port 'tx_packet_data[0]' is connected directly to output port 'rx_data[0]'. (LINT-31)
Warning: In design 'fifo_ram', a pin on submodule 'sub_60' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
quit

Thank you...
Done


