OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/running_courses/EE671/EE671_4/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/toplevel/runs/full_guide/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/toplevel/src/toplevel.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   toplevel
Die area:                 ( 0 0 ) ( 960445 971165 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     111209
Number of terminals:      9
Number of snets:          2
Number of nets:           36021

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 597.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1473631.
[INFO DRT-0033] mcon shape region query size = 528384.
[INFO DRT-0033] met1 shape region query size = 282053.
[INFO DRT-0033] via shape region query size = 67200.
[INFO DRT-0033] met2 shape region query size = 22403.
[INFO DRT-0033] via2 shape region query size = 56000.
[INFO DRT-0033] met3 shape region query size = 33604.
[INFO DRT-0033] via3 shape region query size = 56000.
[INFO DRT-0033] met4 shape region query size = 13376.
[INFO DRT-0033] via4 shape region query size = 2048.
[INFO DRT-0033] met5 shape region query size = 2176.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2306 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 579 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0084]   Complete 23455 groups.
#scanned instances     = 111209
#unique  instances     = 597
#stdCellGenAp          = 17200
#stdCellValidPlanarAp  = 91
#stdCellValidViaAp     = 13235
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 120709
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:35, elapsed time = 00:01:08, memory = 580.63 (MB), peak = 580.63 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     267953

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 139 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 140 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 93496.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 73223.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 39585.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1664.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 719.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 133800 vertical wires in 3 frboxes and 74887 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 16464 vertical wires in 3 frboxes and 23110 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:09, memory = 1119.05 (MB), peak = 1119.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1119.09 (MB), peak = 1119.09 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:25, memory = 1252.60 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:56, memory = 1645.80 (MB).
    Completing 30% with 3783 violations.
    elapsed time = 00:01:19, memory = 1865.18 (MB).
    Completing 40% with 3783 violations.
    elapsed time = 00:01:51, memory = 1869.13 (MB).
    Completing 50% with 3783 violations.
    elapsed time = 00:02:16, memory = 1909.73 (MB).
    Completing 60% with 7717 violations.
    elapsed time = 00:02:47, memory = 1935.85 (MB).
    Completing 70% with 7717 violations.
    elapsed time = 00:03:17, memory = 1935.85 (MB).
    Completing 80% with 11584 violations.
    elapsed time = 00:03:44, memory = 1947.68 (MB).
    Completing 90% with 11584 violations.
    elapsed time = 00:04:23, memory = 1947.68 (MB).
    Completing 100% with 15638 violations.
    elapsed time = 00:04:49, memory = 2001.96 (MB).
[INFO DRT-0199]   Number of violations = 24625.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4
Cut Spacing          0     29      0      3      0      0      2      0
Metal Spacing      366      0   2528      0    831     13      0      0
Min Hole             0      0    134      0      0      0      0      0
Recheck              6      0   5983      0   2804    163      0     31
Short                0      0   9101      5   2609      6      1     10
[INFO DRT-0267] cpu time = 00:09:36, elapsed time = 00:04:51, memory = 1987.93 (MB), peak = 2035.30 (MB)
Total wire length = 1254544 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 578123 um.
Total wire length on LAYER met2 = 572983 um.
Total wire length on LAYER met3 = 52557 um.
Total wire length on LAYER met4 = 50879 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 252746.
Up-via summary (total 252746):

-------------------------
 FR_MASTERSLICE         0
            li1    118094
           met1    130703
           met2      2752
           met3      1197
           met4         0
-------------------------
                   252746


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 24625 violations.
    elapsed time = 00:00:19, memory = 1988.70 (MB).
    Completing 20% with 24625 violations.
    elapsed time = 00:00:46, memory = 1988.70 (MB).
    Completing 30% with 20472 violations.
    elapsed time = 00:01:00, memory = 2010.82 (MB).
    Completing 40% with 20472 violations.
    elapsed time = 00:01:32, memory = 2010.82 (MB).
    Completing 50% with 20472 violations.
    elapsed time = 00:01:55, memory = 2010.82 (MB).
    Completing 60% with 16161 violations.
    elapsed time = 00:02:20, memory = 2022.82 (MB).
    Completing 70% with 16161 violations.
    elapsed time = 00:02:51, memory = 2022.82 (MB).
    Completing 80% with 12023 violations.
    elapsed time = 00:03:14, memory = 2030.44 (MB).
    Completing 90% with 12023 violations.
    elapsed time = 00:03:44, memory = 2030.44 (MB).
    Completing 100% with 7959 violations.
    elapsed time = 00:04:13, memory = 2034.75 (MB).
[INFO DRT-0199]   Number of violations = 8008.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     23      0      0      0      0
Metal Spacing        2      0   1150    399      4      0
Min Hole             0      0     43      0      0      0
Recheck              0      0     32     16      1      0
Short                0      0   5256   1081      0      1
[INFO DRT-0267] cpu time = 00:08:22, elapsed time = 00:04:14, memory = 2050.21 (MB), peak = 2050.21 (MB)
Total wire length = 1243920 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 573145 um.
Total wire length on LAYER met2 = 567698 um.
Total wire length on LAYER met3 = 52362 um.
Total wire length on LAYER met4 = 50713 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 252060.
Up-via summary (total 252060):

-------------------------
 FR_MASTERSLICE         0
            li1    118044
           met1    130040
           met2      2833
           met3      1143
           met4         0
-------------------------
                   252060


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8008 violations.
    elapsed time = 00:00:17, memory = 2050.21 (MB).
    Completing 20% with 8008 violations.
    elapsed time = 00:00:45, memory = 2050.21 (MB).
    Completing 30% with 7802 violations.
    elapsed time = 00:00:57, memory = 2050.21 (MB).
    Completing 40% with 7802 violations.
    elapsed time = 00:01:25, memory = 2050.21 (MB).
    Completing 50% with 7802 violations.
    elapsed time = 00:01:49, memory = 2050.21 (MB).
    Completing 60% with 7790 violations.
    elapsed time = 00:02:12, memory = 2056.92 (MB).
    Completing 70% with 7790 violations.
    elapsed time = 00:02:38, memory = 2056.92 (MB).
    Completing 80% with 7626 violations.
    elapsed time = 00:03:02, memory = 2056.92 (MB).
    Completing 90% with 7626 violations.
    elapsed time = 00:03:32, memory = 2056.92 (MB).
    Completing 100% with 7237 violations.
    elapsed time = 00:04:00, memory = 2058.34 (MB).
[INFO DRT-0199]   Number of violations = 7287.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         29      0      0      0      0
Metal Spacing        0    957    404      1      0
Min Hole             0     61      0      0      0
Recheck              0     42      8      0      0
Short                0   4704   1080      0      1
[INFO DRT-0267] cpu time = 00:07:56, elapsed time = 00:04:01, memory = 2058.59 (MB), peak = 2058.92 (MB)
Total wire length = 1239900 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 572183 um.
Total wire length on LAYER met2 = 565192 um.
Total wire length on LAYER met3 = 51842 um.
Total wire length on LAYER met4 = 50681 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 251354.
Up-via summary (total 251354):

-------------------------
 FR_MASTERSLICE         0
            li1    118043
           met1    129385
           met2      2806
           met3      1120
           met4         0
-------------------------
                   251354


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7287 violations.
    elapsed time = 00:00:13, memory = 2058.60 (MB).
    Completing 20% with 7287 violations.
    elapsed time = 00:00:32, memory = 2058.60 (MB).
    Completing 30% with 5566 violations.
    elapsed time = 00:00:45, memory = 2058.60 (MB).
    Completing 40% with 5566 violations.
    elapsed time = 00:01:10, memory = 2058.60 (MB).
    Completing 50% with 5566 violations.
    elapsed time = 00:01:24, memory = 2058.60 (MB).
    Completing 60% with 4043 violations.
    elapsed time = 00:01:39, memory = 2072.08 (MB).
    Completing 70% with 4043 violations.
    elapsed time = 00:01:57, memory = 2072.08 (MB).
    Completing 80% with 2229 violations.
    elapsed time = 00:02:11, memory = 2074.08 (MB).
    Completing 90% with 2229 violations.
    elapsed time = 00:02:33, memory = 2074.08 (MB).
    Completing 100% with 539 violations.
    elapsed time = 00:02:46, memory = 2074.08 (MB).
[INFO DRT-0199]   Number of violations = 565.
Viol/Layer        mcon   met1   met2
Cut Spacing          4      0      0
Metal Spacing        0    149     40
Min Hole             0      3      1
NS Metal             0      0      2
Recheck              0     22      5
Short                0    288     51
[INFO DRT-0267] cpu time = 00:05:25, elapsed time = 00:02:46, memory = 2076.08 (MB), peak = 2076.08 (MB)
Total wire length = 1239412 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 551280 um.
Total wire length on LAYER met2 = 563561 um.
Total wire length on LAYER met3 = 71127 um.
Total wire length on LAYER met4 = 53443 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 256167.
Up-via summary (total 256167):

-------------------------
 FR_MASTERSLICE         0
            li1    118043
           met1    130533
           met2      6224
           met3      1367
           met4         0
-------------------------
                   256167


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 565 violations.
    elapsed time = 00:00:01, memory = 2076.08 (MB).
    Completing 20% with 565 violations.
    elapsed time = 00:00:03, memory = 2076.08 (MB).
    Completing 30% with 492 violations.
    elapsed time = 00:00:04, memory = 2076.08 (MB).
    Completing 40% with 492 violations.
    elapsed time = 00:00:08, memory = 2076.08 (MB).
    Completing 50% with 492 violations.
    elapsed time = 00:00:12, memory = 2076.73 (MB).
    Completing 60% with 319 violations.
    elapsed time = 00:00:13, memory = 2076.73 (MB).
    Completing 70% with 319 violations.
    elapsed time = 00:00:14, memory = 2076.73 (MB).
    Completing 80% with 179 violations.
    elapsed time = 00:00:16, memory = 2076.73 (MB).
    Completing 90% with 179 violations.
    elapsed time = 00:00:19, memory = 2076.73 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:20, memory = 2076.73 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        2
Recheck              2
Short                3
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:21, memory = 2076.73 (MB), peak = 2076.73 (MB)
Total wire length = 1239358 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 550656 um.
Total wire length on LAYER met2 = 563481 um.
Total wire length on LAYER met3 = 71689 um.
Total wire length on LAYER met4 = 53532 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 256278.
Up-via summary (total 256278):

-------------------------
 FR_MASTERSLICE         0
            li1    118043
           met1    130556
           met2      6301
           met3      1378
           met4         0
-------------------------
                   256278


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 2076.73 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 2076.73 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2076.73 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2076.73 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2076.73 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 2076.73 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 2076.73 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 2076.73 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 2076.73 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2076.73 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2076.73 (MB), peak = 2076.73 (MB)
Total wire length = 1239341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 550642 um.
Total wire length on LAYER met2 = 563465 um.
Total wire length on LAYER met3 = 71701 um.
Total wire length on LAYER met4 = 53532 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 256269.
Up-via summary (total 256269):

-------------------------
 FR_MASTERSLICE         0
            li1    118043
           met1    130545
           met2      6303
           met3      1378
           met4         0
-------------------------
                   256269


[INFO DRT-0198] Complete detail routing.
Total wire length = 1239341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 550642 um.
Total wire length on LAYER met2 = 563465 um.
Total wire length on LAYER met3 = 71701 um.
Total wire length on LAYER met4 = 53532 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 256269.
Up-via summary (total 256269):

-------------------------
 FR_MASTERSLICE         0
            li1    118043
           met1    130545
           met2      6303
           met3      1378
           met4         0
-------------------------
                   256269


[INFO DRT-0267] cpu time = 00:32:04, elapsed time = 00:16:17, memory = 2076.73 (MB), peak = 2076.73 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/toplevel/runs/full_guide/results/routing/toplevel.odb'…
Writing netlist to '/openlane/designs/toplevel/runs/full_guide/results/routing/toplevel.nl.v'…
Writing powered netlist to '/openlane/designs/toplevel/runs/full_guide/results/routing/toplevel.pnl.v'…
Writing layout to '/openlane/designs/toplevel/runs/full_guide/results/routing/toplevel.def'…
