<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08626972-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08626972</doc-number>
<kind>B2</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13097094</doc-number>
<date>20110429</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>CN</country>
<doc-number>2011 1 0026878</doc-number>
<date>20110125</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<us-term-extension>260</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>06</class>
<subclass>F</subclass>
<main-group>13</main-group>
<subgroup>38</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>06</class>
<subclass>F</subclass>
<main-group>3</main-group>
<subgroup>00</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>710110</main-classification>
<further-classification>710  8</further-classification>
</classification-national>
<invention-title id="d2e71">I2C multi-slot circuit system and method for transmitting I2C signals</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>7240130</doc-number>
<kind>B2</kind>
<name>Larson et al.</name>
<date>20070700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710 29</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>7814249</doc-number>
<kind>B2</kind>
<name>Seo</name>
<date>20101000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710110</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>7849244</doc-number>
<kind>B2</kind>
<name>Huang et al.</name>
<date>20101200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710110</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>8205017</doc-number>
<kind>B2</kind>
<name>Parr et al.</name>
<date>20120600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710  9</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>8225021</doc-number>
<kind>B2</kind>
<name>Adkins et al.</name>
<date>20120700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710110</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>8364872</doc-number>
<kind>B2</kind>
<name>Kim</name>
<date>20130100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710110</main-classification></classification-national>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>2008/0270654</doc-number>
<kind>A1</kind>
<name>Reberga</name>
<date>20081000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>710110</main-classification></classification-national>
</us-citation>
</us-references-cited>
<number-of-claims>7</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>710  8- 10</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>710300</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>710104-107</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>710110</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>710305-306</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>710313-315</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>3</number-of-drawing-sheets>
<number-of-figures>3</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20120191890</doc-number>
<kind>A1</kind>
<date>20120726</date>
</document-id>
</related-publication>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Liao</last-name>
<first-name>Wen-Yung</first-name>
<address>
<city>Tu-Cheng</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="002" app-type="applicant" designation="us-only">
<addressbook>
<last-name>You</last-name>
<first-name>Ruey-Shyang</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="003" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Wang</last-name>
<first-name>Han-Che</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
<residence>
<country>TW</country>
</residence>
</us-applicant>
<us-applicant sequence="004" app-type="applicant" designation="us-only">
<addressbook>
<last-name>Chen</last-name>
<first-name>Zhuo</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
<residence>
<country>CN</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Liao</last-name>
<first-name>Wen-Yung</first-name>
<address>
<city>Tu-Cheng</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>You</last-name>
<first-name>Ruey-Shyang</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="003" designation="us-only">
<addressbook>
<last-name>Wang</last-name>
<first-name>Han-Che</first-name>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</inventor>
<inventor sequence="004" designation="us-only">
<addressbook>
<last-name>Chen</last-name>
<first-name>Zhuo</first-name>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Altis Law Group, Inc.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd.</orgname>
<role>03</role>
<address>
<city>Shenzhen</city>
<country>CN</country>
</address>
</addressbook>
</assignee>
<assignee>
<addressbook>
<orgname>Hon Hai Precision Industry Co., Ltd.</orgname>
<role>03</role>
<address>
<city>New Taipei</city>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Vo</last-name>
<first-name>Tim T</first-name>
<department>2111</department>
</primary-examiner>
<assistant-examiner>
<last-name>Vu</last-name>
<first-name>Trisha</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">An I2C multi-slot circuit system includes a plurality of I2C slots for receiving a plurality of slave processors, a CPU, a logic control unit, and a I2C switch unit. The CPU determines an address of one of the I2C slots which to-be-transmitted data will be transmitted to, and generates a first logic control signal according to the determined address. The logic control unit enables the one of the I2C slots which the to-be-transmitted data will be transmitted to according to the first logic control signal. The I2C switch unit receives and transmits I2C signal converted from the to-be-transmitted data by the CPU to the I2C slot. A related method is also provided.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="127.17mm" wi="139.78mm" file="US08626972-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="164.85mm" wi="153.25mm" file="US08626972-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="164.17mm" wi="150.03mm" file="US08626972-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="245.53mm" wi="152.74mm" file="US08626972-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND</heading>
<p id="p-0002" num="0001">1. Technical Field</p>
<p id="p-0003" num="0002">The present disclosure relates to multi-slot circuit systems, and particularly, to an I2C (Inter Integrated Circuit) multi-slot circuit system and a method for transmitting I2C signals.</p>
<p id="p-0004" num="0003">2. Description of the Related Art</p>
<p id="p-0005" num="0004">A master processor such as a CPU of an electronic device commonly communicates with one or more slaves processors through I2C buses. Each slave is allocated an address. The master accesses the slaves employing the addressing mode, that is, the master communicates with the slaves based on the corresponding addresses of the slaves. However, employing the addressing mode, the master needs to transmit many addressing signals, which may decrease efficiency of the master.</p>
<p id="p-0006" num="0005">Therefore, there is room for improvement within the art.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0002" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0007" num="0006">The components in the drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of an I2C multi-slot circuit system and a method for transmitting I2C signals. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.</p>
<p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram of an I2C multi-slot circuit system in accordance with an exemplary embodiment.</p>
<p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. 2</figref> is a circuit diagram of the I2C multi-slot circuit system of <figref idref="DRAWINGS">FIG. 1</figref> in accordance with an exemplary embodiment.</p>
<p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. 3</figref> is a flowchart of a method for transmitting I2C signals in accordance with an exemplary embodiment.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0003" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0011" num="0010">Referring to <figref idref="DRAWINGS">FIG. 1</figref>, an I2C multi-slot circuit system <b>100</b> includes a CPU <b>10</b>, a control logic unit <b>20</b>, an I2C switch unit <b>30</b>, and a plurality of I2C slots <b>50</b> each for receiving a slave processor (not shown). The CPU <b>10</b> is configured for converting to-be-transmitted data into I2C signals. When the CPU <b>10</b> needs to transmit the to-be-transmitted data to a target slave, the CPU <b>10</b> generates a first logic control signal according to an address of the slot <b>50</b> of the target slave. The logic control unit <b>20</b> enables the I2C slot <b>50</b> of the target slave according to the first logic control signal, accordingly; only the target slave connected to the enabled I2C slot <b>50</b> is capable of receiving the I2C signals from the CPU <b>10</b>. Therefore, in this embodiment the CPU <b>10</b> does not need to employ several addressing modes to communicate with the slaves.</p>
<p id="p-0012" num="0011">The CPU <b>10</b> includes a storage unit <b>40</b> storing the addresses of the I2C slots <b>50</b>. The CPU <b>10</b> determines the address of the I2C slot <b>50</b> which the to-be-transmitted data will be transmitted to, and generates the first logic control signal according to the determined address. The logic control unit <b>20</b> enables the I2C slot <b>50</b> which the to-be-transmitted data will be transmitted to according to the first logic control signal. The CPU <b>10</b> turns on the I2C switch unit <b>30</b> to transmit the I2C signals to the enabled I2C slot <b>50</b>, so that the slave connected to the enabled I2C slot <b>50</b> can receive the I2C signals from the enabled I2C slot <b>50</b>.</p>
<p id="p-0013" num="0012">Referring to <figref idref="DRAWINGS">FIG. 2</figref>, the CPU <b>10</b> is connected to the logic control unit <b>20</b> via a logic data line <b>11</b> for transmitting the logic control signal to the logic control unit <b>20</b>. The CPU <b>10</b> is connected to the I2C switch unit <b>30</b> via a first I2C bus.</p>
<p id="p-0014" num="0013">The logic control unit <b>20</b> generates enabling signals according to the first logic control signal. The logic control unit <b>20</b> includes a plurality of ports <b>21</b> for transmitting the enabling signals, and each of the ports <b>21</b> is connected to one I2C slot <b>50</b> via a signal line <b>51</b>. In an exemplary embodiment, the logic control unit <b>20</b> is a control logic IC including eight ports <b>21</b>, and the enabling signals are 01111111, 10111111, . . . 11111110. In an alternative embodiment, the logic control unit <b>20</b> is a control logic IC including 12 ports or 21 ports.</p>
<p id="p-0015" num="0014">The I2C switch unit <b>30</b> includes multi-way I2C output ports (not labeled) and second I2C buses <b>32</b>. The I2C switch unit <b>30</b> is connected to the I2C slots <b>50</b> via the second I2C buses <b>32</b> for transmitting I2C signals to the I2C slots <b>50</b>. Each of the second I2C buses <b>32</b> is connected to at least one I2C slot <b>50</b>. In this embodiment, the I2C switch unit <b>30</b> is an I2C switch IC including three second I2C buses, and each of the second I2C buses is connected to at least four I2C slots <b>50</b>. When the logic control unit <b>20</b> enables the target I2C slot <b>50</b>, the CPU transmits the I2C signals converted from the to-be-transmitted data to the I2C switch unit <b>30</b>, and the I2C signals are transmitted to the enabled I2C slot <b>50</b> via the second I2C buses.</p>
<p id="p-0016" num="0015">The CPU <b>10</b> is further configured for generating a second logic control signal when determining that transmission of the I2C signals is finished. The logic control unit <b>20</b> is further configured to generate a disabling signal to disable the enabled I2C slot <b>50</b> according to the second logic control signal. In this embodiment, the second logic control signal is 11111111 or 00000000.</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 3</figref> is a flowchart of a method for transmitting the I2C signals in accordance with an exemplary embodiment.</p>
<p id="p-0018" num="0017">In step S<b>31</b>, the CPU <b>10</b> determines the address of the I2C slot <b>50</b> which the to-be-transmitted data will be transmitted to, and generates the first logic control signal according to the determined address.</p>
<p id="p-0019" num="0018">In step S<b>32</b>, the logic control unit <b>20</b> enables the I2C slot <b>50</b> which the to-be-transmitted data will be transmitted to according to the first logic control signal.</p>
<p id="p-0020" num="0019">In step S<b>33</b>, the CPU <b>10</b> turns on the I2C switch unit <b>30</b>.</p>
<p id="p-0021" num="0020">In step S<b>34</b>, the CPU <b>10</b> converts the to-be transmitted data into the I2C signals.</p>
<p id="p-0022" num="0021">In step S<b>35</b>, the I2C signals are transmitted to the slave connected to the enabled I2C slot.</p>
<p id="p-0023" num="0022">In step S<b>36</b>, the CPU <b>10</b> generates the second logic control signal to disable the enabled I2C slot <b>50</b> when determining that transmission of the I2C signals is finished.</p>
<p id="p-0024" num="0023">It is understood that the present disclosure may be embodied in other forms without departing from the spirit thereof. Thus, the present examples and embodiments are to be considered in all respects as illustrative and not restrictive, and the disclosure is not to be limited to the details given herein.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. An I2C (Inter Integrated Circuit) multi-slot circuit system comprising:
<claim-text>a plurality of I2C slots for receiving a plurality of slaves;</claim-text>
<claim-text>a CPU configured for determining an address of one of the I2C slots to which to-be-transmitted data will be transmitted, and generating a first logic control signal according to the determined address, and being further configured for converting the to-be-transmitted data into an I2C signal;</claim-text>
<claim-text>a logic control unit connected to the CPU via a logic data line and each of the I2C slots via signal lines, the logic control unit being configured for receiving the first logic control signal and generating an enabling signal to enable the one of the I2C slots to which the to-be-transmitted data will be transmitted, in response to the first logic control signal; and</claim-text>
<claim-text>an I2C switch unit connected to the CPU via a first I2C bus and each of the I2C slots via second I2C buses, the I2C switch unit configured for receiving and transmitting the I2C signal to the enabled I2C slot.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The I2C multi-slots circuit system as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the CPU comprises a storage unit storing the addresses of the I2C slots.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The I2C multi-slots circuit system as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the logic control unit comprises a plurality of ports for transmitting the enabling signal, and each of the ports is connected to one of I2C slots via one of the signal lines.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The I2C multi-slots circuit system as recited in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the CPU is further configured for providing a second logic control signal to disable the enabled I2C slot when determining that the transmission of the I2C signals is finished.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. A method for transmitting I2C signals applied in an I2C multi-slot circuit system, the I2C multi-slot circuit system comprising a plurality of I2C slots for receiving a plurality of slaves and an I2C switch unit, the method comprising:
<claim-text>determining an address of one of the I2C slots to which to-be-transmitted data will be transmitted, and generating a first logic control signal according to the determined address;</claim-text>
<claim-text>receiving the first logic control signal via a logic data line, and generating an enabling signal to enable the one of the I2C slot to which the to-be-transmitted data will be transmitted via a signal line, in response to the first logic control signal;</claim-text>
<claim-text>converting the to-be-transmitted data into an I2C signal; and</claim-text>
<claim-text>receiving the I2C signal via a first I2C bus, and transmitting the I2C signal to one of the slaves connected to the enabled I2C slot via a second I2C bus, wherein receiving the I2C signal is by the I2C switch connected to the CPU via a first I2C bus, and transmitting the I2C signal is by the I2C switch connected to each of the I2C slots via second I2C buses.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The method as recited in <claim-ref idref="CLM-00005">claim 5</claim-ref>, further comprising:
<claim-text>turning on the I2C switch unit after enabling the I2C slot according to the first logic control signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The method as recited in <claim-ref idref="CLM-00005">claim 5</claim-ref>, further comprising:
<claim-text>generating a second signal logic control signal to disable the enabled I2C slot when determining that transmission of the I2C signals is finished. </claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
