riscv_local_ram.v,verilog,xil_defaultlib,../../../../swervolf_0.7.3.srcs/sources_1/ip/riscv_local_ram/sim/riscv_local_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
