---
title: static logic
layout: post
---

<div style="columns: 3;">

<h3>DC Characteristics</h3>

<div class="textcard">
</div>

<h4>NAND Gate - DC Characteristics</h4>

<img src="/px/chips/nand-schematic.png"/><br><br>
<img src="/px/chips/nor-schematic.png"><br><br>
<img src="/px/chips/nand-n-input-schematic.png"><br><br>
<img src="/px/chips/n-input-switchpoint.png"><br><br>

<h4>NOR Gate - DC Characteristics</h4>

<h3>Layout</h3>

<img src="/px/chips/nand-nor-layouts.png"><br><br>

<h3>Switching Characteristics</h3>

<img src="/px/chips/static-logic-parallel-connections.png"><br><br>
<img src="/px/chips/static-logic-series-connections.png"><br><br>
<img src="/px/chips/static-logic-n-input-nand-capacitance.png"><br><br>

<img src="/px/chips/example-12-3-sim.png"><br><br>
<img src="/px/chips/example-12-4-sim.png"><br><br>

<div class="textcard">
<h4>Number of inputs</h4>
<img src="/px/chips/static-logic-nor-multi-inputs.png"><br><br>
</div>

<h3>Complex Logic</h3>

<p>Any <strong>and-or-invert (AOI)</strong> function can be built using
	basic building blocks.</p>

<div class="textcard">
<h4>Cascode Voltage Switch Logic</h4>
<img src="/px/chips/static-logic-cvsl-block.png"><br><br>
<img src="/px/chips/static-logic-cvsl-gate.png"><br><br>
</div>

<div class="textcard">
<h4>Differential Split-Level Logic</h4>
<img src="/px/chips/static-logic-dsl-logic.png"><br><br>
</div>

<div class="textcard">
<h4>Tri-State Outputs</h4>
<img src="/px/chips/static-logic-tristate-buffer.png"><br><br>
</div>

<div class="textcard">
<h4>More Examples</h4>
</div>

</div>