// Seed: 3864248951
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3
    , id_8,
    output logic id_4,
    input id_5
    , id_9,
    output logic id_6,
    input id_7
);
  assign id_6 = id_5;
  logic id_10 = id_8;
  logic id_11;
  logic id_12;
  logic id_13;
endmodule
