// Seed: 1410819323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_8 = "" == 1'b0 && id_7 == id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0
    , id_8,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    input supply0 id_5
    , id_9,
    input wor id_6
);
  tri0 id_10;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_9
  );
  assign id_1 = id_10;
endmodule
