---
title: "About Me"
layout: single
permalink: /categories/about/
author_profile: true
sidebar:
  nav: "docs"
---

## Introduction

Hello! I'm Jeong Yoon Kang, a HW-SW Engineer.

## Education

- **Degree**: [Your Degree]
- **Major**: [Your Major]
- **University**: [University Name]
- **Year**: [Graduation Year]

## Experience

### [Company Name]
- **Period**: [Start Date] - [End Date / Present]
- **Position**: [Job Title]
- **Description**: Brief description of your role and achievements

## Technical Skills

### Hardware
- **HDL**: Verilog, SystemVerilog
- **Design**: FPGA, RTL Design
- **Knowledge**: Semiconductor Process

### Software
- **Languages**: C/C++, Python
- **Parallel Computing**: OpenMP, ThreadPool
- **System**: Linux

## Contact

- **Email**: goneki9713@naver.com
- **Previous Blog**: [Velog](https://velog.io/@goneki9713/posts)