US	US	PRP	0
20070000433	20070000433	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11452547	11452547	CD	0
20060614	20060614	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
C	C	$	0
30	30	CD	0
B	B	NNP	0
23	23	CD	0
00	00	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
20060101	20060101	CD	0
A	A	DT	0
C	C	$	0
30	30	CD	0
B	B	NNP	0
25	25	CD	0
00	00	CD	0
L	L	NNP	0
I	I	NNP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
20060101	20060101	CD	0
A	A	DT	0
C	C	$	0
30	30	CD	0
B	B	NNP	0
28	28	CD	0
12	12	CD	0
L	L	NNP	0
I	I	NNP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
20060101	20060101	CD	0
A	A	DT	0
C	C	$	0
30	30	CD	0
B	B	NNP	0
28	28	CD	0
14	14	CD	0
L	L	NNP	0
I	I	NNP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
117084000	117084000	CD	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
fabrication	fabrication	NN	I-NP
US	US	NNP	0
60690627	60690627	CD	0
20050615	20050615	CD	0
Briere	Briere	NNP	0
Mike	Mike	NNP	0
Manhattan	Manhattan	NNP	B-NP
Beach	Beach	NNP	I-NP
CA	CA	NNP	I-NP
US	US	NNP	0
Altadena	Altadena	NNP	B-NP
CA	CA	NNP	I-NP
US	US	NNP	0
1180	1180	CD	0
AVENUE	AVENUE	NN	0
OF	OF	IN	0
THE	THE	DT	0
america	america	NNP	B-NP
NEW	NEW	NNP	0
YORK	YORK	NNP	B-NP
NY	NY	NNP	I-NP
100368403	100368403	CD	0
US	US	NNP	0
A	A	DT	0
method	method	NN	0
of	of	IN	0
fabricating	fabricating	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
power	power	NN	I-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
which	which	WDT	0
includes	includes	VBZ	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
growth	growth	NN	I-NP
selective	selective	JJ	I-NP
prevention	prevention	NN	I-NP
to	to	TO	0
selected	selected	JJ	0
areas	areas	NNS	0
on	on	IN	0
a	a	DT	0
substrate	substrate	NN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
reduce	reduce	VB	0
stresses	stresses	NNS	0
and	and	CC	0
prevent	prevent	VB	0
cracking	cracking	NNS	0
.	.	.	0
This	This	DT	0
application	application	NN	0
is	is	VBZ	0
based	based	VBN	0
on	on	IN	0
and	and	CC	0
claims	claims	NNS	0
benefit	benefit	VBP	0
of	of	IN	0
U.S.	U.S.	NNP	0
Provisional	Provisional	NNP	0
Application	Application	NNP	0
Ser	Ser	NNP	0
.	.	.	0
No.	No.	NNP	0
60	60	CD	0
/	/	CD	0
690,627	690,627	CD	0
,	,	,	0
filed	filed	VBD	0
Jun.	Jun.	CD	0
15	15	CD	0
,	,	,	0
2005	2005	CD	0
,	,	,	0
entitled	entitled	VBN	B-NP
III-Nitride	III-Nitride	JJ	I-NP
Semiconductor	Semiconductor	NNP	I-NP
Device	Device	NNP	I-NP
Fabrication	Fabrication	NNP	I-NP
,	,	,	0
to	to	TO	0
which	which	WDT	0
a	a	DT	0
claim	claim	NN	0
of	of	IN	0
priority	priority	NN	0
is	is	VBZ	0
hereby	hereby	VBN	0
made	made	VBN	0
and	and	CC	0
the	the	DT	0
disclosure	disclosure	NN	0
of	of	IN	0
which	which	WDT	0
is	is	VBZ	0
incorporated	incorporated	VBN	0
by	by	IN	0
reference	reference	NN	0
.	.	.	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
relates	relates	VBZ	0
to	to	TO	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
and	and	CC	0
more	more	RBR	0
particularly	particularly	RB	0
to	to	TO	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
and	and	CC	0
methods	methods	NNS	0
of	of	IN	0
fabricating	fabricating	JJ	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
.	.	.	0
A	A	DT	0
III-V	III-V	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
is	is	VBZ	0
a	a	DT	0
semiconductor	semiconductor	NN	0
material	material	NN	0
that	that	WDT	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
a	a	DT	0
group	group	NN	0
III	III	NNP	0
element	element	NN	0
and	and	CC	0
a	a	DT	0
group	group	NN	0
V	V	NNP	0
element	element	NN	0
.	.	.	0
iii-v	iii-v	NN	B-NP
semiconductor	semiconductor	NN	I-NP
are	are	VBP	0
desirable	desirable	JJ	0
for	for	IN	0
power	power	NN	B-NP
application	application	NN	I-NP
,	,	,	0
but	but	CC	0
have	have	VBP	0
not	not	RB	0
been	been	VBN	0
exploited	exploited	VBN	0
extensively	extensively	RB	0
due	due	JJ	0
in	in	IN	0
part	part	NN	0
to	to	TO	0
difficulties	difficulties	NNS	0
in	in	IN	0
fabrication	fabrication	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
one	one	PRP	0
commercially	commercially	RB	0
desirable	desirable	JJ	0
III-V	III-V	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
is	is	VBZ	0
III-nitride	III-nitride	JJ	B-NP
.	.	.	0
Note	Note	NN	0
that	that	WDT	0
as	as	RB	0
used	used	VBN	0
herein	herein	JJ	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
or	or	CC	0
GaN-based	GaN-based	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
refers	refers	VBZ	0
to	to	TO	0
a	a	DT	0
semiconductor	semiconductor	NN	0
alloy	alloy	NN	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
.	.	.	0
Examples	Examples	NNS	0
of	of	IN	0
alloys	alloys	NNS	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
include	include	VBP	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
,	,	,	0
AlGaN	AlGaN	NNP	B-NP
,	,	,	0
AlN	AlN	NNP	B-NP
,	,	,	0
InN	InN	NNP	0
,	,	,	0
InGaN	InGaN	NNP	B-NP
,	,	,	0
and	and	CC	0
InAlGaN	InAlGaN	JJ	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
while	while	IN	0
nitrogen	nitrogen	NN	B-NP
is	is	VBZ	0
present	present	JJ	0
in	in	IN	0
each	each	DT	0
alloy	alloy	NN	0
,	,	,	0
the	the	DT	0
presence	presence	NN	0
and	and	CC	0
proportion	proportion	NN	0
of	of	IN	0
In	In	NNP	0
,	,	,	0
Al	Al	NNP	0
,	,	,	0
or	or	CC	0
Ga	Ga	NNP	B-NP
can	can	MD	0
be	be	VB	0
varied	varied	VBN	0
to	to	TO	0
obtain	obtain	VB	0
an	an	DT	0
alloy	alloy	NN	0
in	in	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
.	.	.	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
are	are	VBP	0
desirable	desirable	JJ	0
for	for	IN	0
power	power	NN	B-NP
application	application	NN	I-NP
due	due	JJ	0
in	in	IN	0
large	large	JJ	0
part	part	NN	0
to	to	TO	0
the	the	DT	0
high	high	JJ	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
material	material	JJ	I-NP
band	band	NN	I-NP
gap	gap	NN	I-NP
.	.	.	0
To	To	TO	0
fabricate	fabricate	VB	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
at	at	IN	0
least	least	JJS	0
one	one	CD	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
alloy	alloy	NN	I-NP
(	(	-LRB-	0
i.e.	i.e.	FW	0
an	an	DT	0
alloy	alloy	NN	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
)	)	-RRB-	0
needs	needs	VBZ	0
to	to	TO	0
be	be	VB	0
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
substrate	substrate	NN	0
.	.	.	0
The	The	DT	0
three	three	CD	0
well	well	RB	0
known	known	VBN	0
substrate	substrate	JJ	0
materials	materials	NNS	0
for	for	IN	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
are	are	VBP	0
sapphire	sapphire	VBN	0
,	,	,	0
SiC	SiC	JJ	B-NP
and	and	CC	0
Si	Si	NNP	0
.	.	.	0
Silicon	Silicon	NNP	0
substrates	substrates	NNS	0
are	are	VBP	0
more	more	RBR	0
desirable	desirable	JJ	0
commercially	commercially	NN	0
because	because	IN	0
of	of	IN	0
low	low	JJ	0
cost	cost	NN	0
,	,	,	0
and	and	CC	0
high	high	JJ	0
thermal	thermal	JJ	B-NP
conductivity	conductivity	NN	I-NP
.	.	.	0
However	However	RB	0
,	,	,	0
due	due	JJ	0
to	to	TO	0
lattice	lattice	VB	B-NP
mismatch	mismatch	NN	I-NP
and	and	CC	0
differences	differences	NNS	0
in	in	IN	0
the	the	DT	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
alloy	alloy	NN	I-NP
thermal	thermal	JJ	I-NP
expansion	expansion	NN	I-NP
characteristic	characteristic	JJ	I-NP
and	and	CC	0
silicon	silicon	NN	B-NP
,	,	,	0
thick	thick	JJ	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
(	(	-LRB-	0
e.g.	e.g.	CD	0
more	more	JJR	0
than	than	IN	0
1	1	CD	0
micron	micron	CD	0
thick	thick	CD	0
)	)	-RRB-	0
either	either	CC	0
crack	crack	NN	0
or	or	CC	0
cause	cause	VB	0
the	the	DT	0
silicon	silicon	NN	0
wafer	wafer	NN	0
to	to	TO	0
bend	bend	VB	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
the	the	DT	0
cracking	cracking	JJ	0
problem	problem	NN	0
associated	associated	VBN	0
with	with	IN	0
thick	thick	JJ	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
not	not	RB	0
experienced	experienced	VBN	0
only	only	RB	0
when	when	WRB	0
a	a	DT	0
silicon	silicon	NN	0
substrate	substrate	NN	0
is	is	VBZ	0
used	used	VBN	0
,	,	,	0
and	and	CC	0
thus	thus	RB	0
the	the	DT	0
problem	problem	NN	0
is	is	VBZ	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
that	that	WDT	0
is	is	VBZ	0
formed	formed	VBN	0
on	on	IN	0
silicon	silicon	JJ	0
substrates	substrates	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
an	an	DT	0
object	object	NN	B-NP
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
to	to	TO	0
reduce	reduce	VB	0
the	the	DT	0
stresses	stresses	JJ	0
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
in	in	IN	0
the	the	DT	0
fabrication	fabrication	NN	0
of	of	IN	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
cracking	cracking	NNS	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
mechanical	mechanical	JJ	B-NP
failure	failure	NN	I-NP
.	.	.	0
Specifically	Specifically	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
an	an	DT	0
object	object	NN	B-NP
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
to	to	TO	0
reduce	reduce	VB	0
stresses	stresses	JJ	0
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
when	when	WRB	0
forming	forming	VBG	0
a	a	DT	0
thick	thick	JJ	0
(	(	-LRB-	0
more	more	JJR	0
than	than	IN	0
one	one	CD	0
micron	micron	CD	0
)	)	-RRB-	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
on	on	IN	0
a	a	DT	0
substrate	substrate	NN	0
.	.	.	0
In	In	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
that	that	WDT	0
is	is	VBZ	0
capable	capable	JJ	0
of	of	IN	0
inhibiting	inhibiting	VBG	0
the	the	DT	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
growth	growth	NN	I-NP
on	on	IN	0
the	the	DT	0
surface	surface	NN	0
thereof	thereof	RB	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
a	a	DT	0
pattern	pattern	NN	0
over	over	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
to	to	TO	0
define	define	VB	0
one	one	CD	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
or	or	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
on	on	IN	0
the	the	DT	0
substrate	substrate	NN	0
,	,	,	0
and	and	CC	0
then	then	RB	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
is	is	VBZ	0
grown	grown	VBN	0
over	over	IN	0
the	the	DT	0
defined	defined	JJ	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
.	.	.	0
Because	Because	IN	0
the	the	DT	0
inhibitor	inhibitor	JJ	B-NP
body	body	NN	I-NP
prevents	prevents	VBZ	0
the	the	DT	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
growth	growth	NN	I-NP
on	on	IN	0
its	its	PRP$	0
surface	surface	NN	0
,	,	,	0
the	the	DT	0
iii-nitride	iii-nitride	NN	B-NP
body	body	NN	I-NP
growth	growth	NN	I-NP
is	is	VBZ	0
limited	limited	VBN	0
to	to	TO	0
the	the	DT	0
defined	defined	JJ	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
the	the	DT	0
dimensions	dimensions	NN	0
of	of	IN	0
the	the	DT	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
can	can	MD	0
be	be	VB	0
selected	selected	VBN	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
the	the	DT	0
cracking	cracking	NN	0
of	of	IN	0
the	the	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
.	.	.	0
In	In	IN	0
one	one	CD	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
a	a	DT	0
trench	trench	NN	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
to	to	TO	0
extend	extend	VB	0
below	below	IN	0
the	the	DT	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
to	to	TO	0
define	define	VB	0
a	a	DT	0
mesa	mesa	NN	B-NP
,	,	,	0
and	and	CC	0
filled	filled	VBN	0
with	with	IN	0
an	an	DT	0
oxide	oxide	NN	B-NP
or	or	CC	0
the	the	DT	0
like	like	JJ	0
filler	filler	NN	B-NP
.	.	.	0
The	The	DT	0
trench	trench	NN	0
can	can	MD	0
further	further	RB	0
relieve	relieve	VB	0
the	the	DT	0
stress	stress	NN	0
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
.	.	.	0
In	In	IN	0
yet	yet	RB	0
another	another	DT	0
embodiment	embodiment	NN	0
,	,	,	0
an	an	DT	0
amorphous	amorphous	JJ	B-NP
region	region	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
below	below	IN	0
the	the	DT	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
further	further	RB	0
relieve	relieve	VB	0
the	the	DT	0
stress	stress	NN	0
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
.	.	.	0
A	A	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
can	can	MD	0
be	be	VB	0
configured	configured	VBN	0
for	for	IN	0
wafer	wafer	JJ	0
level	level	NN	0
fabrication	fabrication	NN	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
a	a	DT	0
III-Nitride	III-Nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
wafer	wafer	NN	0
,	,	,	0
and	and	CC	0
selectively	selectively	RB	0
removed	removed	VBN	0
to	to	TO	0
define	define	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
.	.	.	0
The	The	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
can	can	MD	0
then	then	RB	0
be	be	VB	0
grown	grown	VBN	0
over	over	IN	0
each	each	DT	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
.	.	.	0
Other	Other	JJ	0
features	features	NNS	0
and	and	CC	0
advantages	advantages	NNS	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
will	will	MD	0
become	become	VB	0
apparent	apparent	JJ	0
from	from	IN	0
the	the	DT	0
following	following	JJ	0
description	description	NN	0
of	of	IN	0
the	the	DT	0
invention	invention	NN	0
which	which	WDT	0
refers	refers	VBZ	0
to	to	TO	0
the	the	DT	0
accompanying	accompanying	JJ	0
drawings	drawings	NNS	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
side	side	NN	B-NP
plan	plan	NN	I-NP
view	view	NN	I-NP
of	of	IN	0
an	an	DT	0
intermediate	intermediate	JJ	0
structure	structure	NN	0
obtained	obtained	VBN	0
in	in	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
2A	2A	NNP	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
top	top	JJ	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
the	the	DT	0
structure	structure	NN	0
shown	shown	VBN	0
by	by	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
viewed	viewed	VBN	0
in	in	IN	0
the	the	DT	0
direction	direction	NN	0
of	of	IN	0
the	the	DT	0
arrows	arrows	NN	0
.	.	.	0
FIG.	FIG.	NNP	0
2B	2B	NNP	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
top	top	JJ	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
an	an	DT	0
individual	individual	JJ	B-NP
cell	cell	NN	I-NP
in	in	IN	0
the	the	DT	0
structure	structure	NN	0
shown	shown	VBN	0
by	by	IN	0
FIGS.	FIGS.	CD	0
1	1	CD	0
and	and	CC	0
2A	2A	NNP	0
.	.	.	0
FIG.	FIG.	NNP	0
2C	2C	NNP	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
individual	individual	JJ	B-NP
cell	cell	NN	I-NP
cross-sectional	cross-sectional	JJ	I-NP
view	view	NN	I-NP
shown	shown	VBN	0
by	by	IN	0
FIG.	FIG.	CD	0
2B	2B	CD	0
along	along	IN	0
line	line	NN	0
2C-2C	2C-2C	NN	0
and	and	CC	0
seen	seen	VBN	0
in	in	IN	0
the	the	DT	0
direction	direction	NN	0
of	of	IN	0
the	the	DT	0
arrows	arrows	NN	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
cross-sectional	cross-sectional	JJ	B-NP
view	view	NN	I-NP
of	of	IN	0
a	a	DT	0
single	single	JJ	0
cell	cell	NN	0
in	in	IN	0
a	a	DT	0
wafer	wafer	NN	0
that	that	WDT	0
is	is	VBZ	0
fabricated	fabricated	VBN	0
by	by	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
cross-sectional	cross-sectional	JJ	B-NP
view	view	NN	I-NP
of	of	IN	0
a	a	DT	0
single	single	JJ	0
cell	cell	NN	0
in	in	IN	0
a	a	DT	0
wafer	wafer	NN	0
that	that	WDT	0
is	is	VBZ	0
fabricated	fabricated	VBN	0
by	by	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
5	5	CD	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
cross-sectional	cross-sectional	JJ	B-NP
view	view	NN	I-NP
of	of	IN	0
a	a	DT	0
single	single	JJ	0
cell	cell	NN	0
in	in	IN	0
a	a	DT	0
wafer	wafer	NN	0
that	that	WDT	0
is	is	VBZ	0
fabricated	fabricated	VBN	0
by	by	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
third	third	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
schematically	schematically	NN	0
shows	shows	VBZ	0
a	a	DT	0
top	top	JJ	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
plan	plan	NN	I-NP
view	view	NN	I-NP
die	die	VBP	0
fabricated	fabricated	VBN	0
through	through	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
schematically	schematically	NN	0
illustrates	illustrates	VBZ	0
a	a	DT	0
cross-sectional	cross-sectional	JJ	B-NP
view	view	NN	I-NP
of	of	IN	0
the	the	DT	0
die	die	VBP	0
illustrated	illustrated	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
6	6	CD	0
along	along	IN	0
line	line	NN	0
7-7	7-7	NN	0
and	and	CC	0
viewed	viewed	VBN	0
in	in	IN	0
the	the	DT	0
direction	direction	NN	0
of	of	IN	0
the	the	DT	0
arrows	arrows	NN	0
.	.	.	0
Referring	Referring	VBG	0
first	first	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
in	in	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
a	a	DT	0
III-Nitride	III-Nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
10	10	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
a	a	DT	0
surface	surface	NN	0
12	12	CD	0
of	of	IN	0
a	a	DT	0
substrate	substrate	JJ	0
14	14	CD	0
.	.	.	0
Substrate	Substrate	NNP	0
14	14	CD	0
is	is	VBZ	0
a	a	DT	0
wafer	wafer	NN	0
that	that	WDT	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
any	any	DT	0
material	material	NN	0
capable	capable	NN	0
of	of	IN	0
having	having	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
formed	formed	VBD	0
thereon	thereon	JJ	0
such	such	JJ	0
as	as	IN	0
Si	Si	NNP	0
,	,	,	0
SiC	SiC	JJ	B-NP
or	or	CC	0
Sapphire	Sapphire	NNP	0
.	.	.	0
In	In	IN	0
the	the	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
substrate	substrate	VBD	0
14	14	CD	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
111	111	CD	0
single	single	JJ	0
crystal	crystal	NN	0
of	of	IN	0
silicon	silicon	NN	B-NP
.	.	.	0
Furthermore	Furthermore	RB	0
,	,	,	0
growth	growth	NN	B-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
10	10	CD	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
a	a	DT	0
material	material	NN	0
that	that	WDT	0
does	does	VBZ	0
not	not	RB	0
allow	allow	VB	0
crystal	crystal	JJ	B-NP
growth	growth	NN	I-NP
by	by	IN	0
a	a	DT	0
selected	selected	JJ	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
material	material	NN	I-NP
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
thereof	thereof	NN	0
.	.	.	0
A	A	DT	0
preferred	preferred	JJ	0
material	material	NN	0
for	for	IN	0
forming	forming	VBG	B-NP
growth	growth	NN	I-NP
inhibitive	inhibitive	NN	I-NP
body	body	NN	I-NP
10	10	CD	0
is	is	VBZ	0
silicon	silicon	JJ	B-NP
dioxide	dioxide	NN	I-NP
,	,	,	0
which	which	WDT	0
can	can	MD	0
be	be	VB	0
grown	grown	VBN	0
by	by	IN	0
oxidizing	oxidizing	JJ	0
surface	surface	NN	0
12	12	CD	0
of	of	IN	0
substrate	substrate	CD	0
14	14	CD	0
or	or	CC	0
by	by	IN	0
depositing	depositing	VBG	0
an	an	DT	0
oxide	oxide	NN	B-NP
atop	atop	IN	0
surface	surface	NN	0
12	12	CD	0
of	of	IN	0
substrate	substrate	CD	0
14	14	CD	0
.	.	.	0
Another	Another	DT	0
material	material	NN	0
that	that	WDT	0
may	may	MD	0
be	be	VB	0
suitable	suitable	JJ	0
for	for	IN	0
forming	forming	VBG	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
10	10	CD	0
is	is	VBZ	0
Si3	Si3	CD	B-NP
N4	N4	CD	I-NP
.	.	.	0
Referring	Referring	VBG	0
next	next	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
2A	2A	CD	0
,	,	,	0
growth	growth	NN	B-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
10	10	CD	0
is	is	VBZ	0
patterned	patterned	VBN	0
by	by	IN	0
selectively	selectively	RB	0
removing	removing	VBG	B-NP
portion	portion	NN	I-NP
thereof	thereof	RB	0
from	from	IN	0
surface	surface	NN	0
12	12	CD	0
of	of	IN	0
substrate	substrate	CD	0
14	14	CD	0
by	by	IN	0
etching	etching	NN	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
to	to	TO	0
define	define	VB	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
cells	cells	NNS	0
arranged	arranged	VBN	0
in	in	IN	0
a	a	DT	0
grid	grid	NN	0
.	.	.	0
According	According	VBG	0
to	to	TO	0
the	the	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
the	the	DT	0
grid	grid	NN	0
resembles	resembles	VBZ	0
the	the	DT	0
appearance	appearance	NN	0
of	of	IN	0
a	a	DT	0
waffle	waffle	NN	0
.	.	.	0
Referring	Referring	VBG	0
next	next	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
2B	2B	CD	0
,	,	,	0
which	which	WDT	0
shows	shows	VBZ	0
a	a	DT	0
single	single	JJ	0
cell	cell	NN	0
in	in	IN	0
the	the	DT	0
grid	grid	NN	0
seen	seen	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2A	2A	CD	0
,	,	,	0
each	each	DT	0
cell	cell	NN	0
includes	includes	VBZ	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
barrier	barrier	NN	I-NP
16	16	CD	0
which	which	WDT	0
surrounds	surrounds	VBZ	0
a	a	DT	0
respective	respective	JJ	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
and	and	CC	0
is	is	VBZ	0
preferably	preferably	RB	0
rectangular	rectangular	JJ	0
,	,	,	0
although	although	IN	0
other	other	JJ	0
geometric	geometric	JJ	B-NP
shape	shape	NN	I-NP
are	are	VBP	0
possible	possible	JJ	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
as	as	RB	0
seen	seen	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2C	2C	CD	0
,	,	,	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
rises	rises	NNS	0
above	above	IN	0
the	the	DT	0
plane	plane	NN	0
of	of	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
to	to	TO	0
any	any	DT	0
desired	desired	JJ	0
height	height	NN	0
.	.	.	0
The	The	DT	0
height	height	NN	0
of	of	IN	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
can	can	MD	0
be	be	VB	0
selected	selected	VBN	0
to	to	TO	0
correspond	correspond	VB	0
to	to	TO	0
the	the	DT	0
desired	desired	JJ	0
thickness	thickness	NN	0
of	of	IN	0
the	the	DT	0
III-nitride	III-nitride	JJ	B-NP
device	device	NN	I-NP
formed	formed	VBN	0
over	over	IN	0
its	its	PRP$	0
respective	respective	JJ	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
.	.	.	0
Preferably	Preferably	RB	0
,	,	,	0
a	a	DT	0
device	device	NN	0
formed	formed	VBN	0
by	by	IN	0
a	a	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
is	is	VBZ	0
one	one	CD	0
micron	micron	NNS	0
or	or	CC	0
thicker	thicker	JJR	0
.	.	.	0
In	In	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
can	can	MD	0
be	be	VB	0
grown	grown	VBN	0
over	over	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
within	within	IN	0
the	the	DT	0
boundaries	boundaries	NNS	0
set	set	VBN	0
by	by	IN	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
because	because	IN	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
a	a	DT	0
material	material	NN	0
that	that	WDT	0
does	does	VBZ	0
not	not	RB	0
allow	allow	VB	0
the	the	DT	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
material	material	NN	I-NP
growth	growth	NN	I-NP
on	on	IN	0
any	any	DT	0
surface	surface	NN	0
thereof	thereof	RB	0
,	,	,	0
the	the	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
only	only	RB	0
grows	grows	VBZ	0
on	on	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
the	the	DT	0
dimensions	dimensions	NN	0
of	of	IN	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
can	can	MD	0
be	be	VB	0
restricted	restricted	VBN	0
by	by	IN	0
the	the	DT	0
area	area	NN	0
defined	defined	VBN	0
by	by	IN	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
such	such	JJ	0
that	that	IN	0
internal	internal	JJ	B-NP
stress	stress	NN	I-NP
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
(	(	-LRB-	0
lattice	lattice	JJ	B-NP
mismatch	mismatch	NN	I-NP
and	and	CC	0
/	/	NNP	0
or	or	CC	0
thermal	thermal	JJ	B-NP
mismatch	mismatch	NN	I-NP
)	)	-RRB-	0
can	can	MD	0
be	be	VB	0
managed	managed	VBN	0
to	to	TO	0
avoid	avoid	VB	0
the	the	DT	0
cracking	cracking	NN	0
of	of	IN	0
the	the	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
.	.	.	0
Stated	Stated	VBN	0
another	another	DT	0
way	way	NN	0
,	,	,	0
the	the	DT	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
may	may	MD	0
be	be	VB	0
defined	defined	VBN	0
by	by	IN	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
to	to	TO	0
minimize	minimize	VB	0
the	the	DT	0
stresses	stresses	JJ	0
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
prevent	prevent	VB	0
cracking	cracking	VBN	0
in	in	IN	0
the	the	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
.	.	.	0
The	The	DT	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
may	may	MD	0
be	be	VB	0
preferably	preferably	RB	0
one	one	CD	0
millimeter	millimeter	JJ	0
square	square	NN	0
or	or	CC	0
more	more	JJR	0
.	.	.	0
Referring	Referring	VBG	0
now	now	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
in	in	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
,	,	,	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
is	is	VBZ	0
formed	formed	VBN	0
within	within	IN	0
the	the	DT	0
space	space	NN	0
defined	defined	VBN	0
by	by	IN	0
each	each	DT	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
over	over	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
.	.	.	0
Note	Note	NN	0
that	that	IN	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
as	as	IN	0
referred	referred	VBN	0
to	to	TO	0
herein	herein	NNS	0
may	may	MD	0
include	include	VB	0
one	one	CD	0
graded	graded	NNS	0
or	or	CC	0
ungraded	ungraded	JJ	B-NP
III-nitride	III-nitride	JJ	I-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
,	,	,	0
or	or	CC	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
layer	layer	NN	I-NP
having	having	VBG	0
different	different	JJ	0
composition	composition	NN	B-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
as	as	IN	0
used	used	JJ	0
herein	herein	NN	0
should	should	MD	0
not	not	RB	0
be	be	VB	0
understood	understood	VBN	0
to	to	TO	0
be	be	VB	0
limited	limited	VBN	0
to	to	TO	0
a	a	DT	0
single	single	JJ	0
layer	layer	NN	0
of	of	IN	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
only	only	RB	0
.	.	.	0
Specifically	Specifically	RB	0
,	,	,	0
in	in	IN	0
the	the	DT	0
preferred	preferred	JJ	0
embodiment	embodiment	NN	0
,	,	,	0
an	an	DT	0
interlayer	interlayer	JJ	0
22	22	CD	0
(	(	-LRB-	0
or	or	CC	0
sometimes	sometimes	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	RB	0
buffer	buffer	JJ	B-NP
layer	layer	NN	I-NP
)	)	-RRB-	0
is	is	VBZ	0
first	first	RB	0
formed	formed	VBN	0
on	on	IN	0
growth	growth	NN	B-NP
surfaces	surfaces	VBZ	0
18	18	CD	0
,	,	,	0
and	and	CC	0
then	then	RB	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
the	the	DT	0
material	material	NN	0
for	for	IN	0
forming	forming	VBG	B-NP
growth	growth	NN	I-NP
barrier	barrier	NN	I-NP
16	16	CD	0
is	is	VBZ	0
selected	selected	VBN	0
such	such	JJ	0
that	that	IN	0
it	it	PRP	0
does	does	VBZ	0
not	not	RB	0
allow	allow	VB	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
and	and	CC	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
to	to	TO	0
grow	grow	VB	0
on	on	IN	0
any	any	DT	0
surface	surface	NN	0
thereof	thereof	NN	0
.	.	.	0
As	As	IN	0
a	a	DT	0
result	result	NN	0
,	,	,	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
only	only	RB	0
grows	grows	VBZ	0
on	on	IN	0
growth	growth	NN	B-NP
surfaces	surfaces	VBZ	0
18	18	CD	0
and	and	CC	0
then	then	RB	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
grows	grows	VBZ	0
only	only	RB	0
on	on	IN	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
after	after	IN	0
formation	formation	NN	B-NP
III-nitride	III-nitride	JJ	I-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
may	may	MD	0
include	include	VB	0
a	a	DT	0
region	region	NN	0
of	of	IN	0
high	high	JJ	0
dislocation	dislocation	NN	B-NP
24	24	CD	0
at	at	IN	0
the	the	DT	0
outer	outer	JJ	0
periphery	periphery	NN	0
thereof	thereof	RB	0
adjacent	adjacent	JJ	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
.	.	.	0
Preferably	Preferably	RB	0
,	,	,	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
is	is	VBZ	0
a	a	DT	0
compositionally	compositionally	JJ	B-NP
graded	graded	JJ	I-NP
III-nitride	III-nitride	JJ	I-NP
semiconductor	semiconductor	NN	I-NP
material	material	NN	I-NP
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
such	such	JJ	0
as	as	IN	0
AlN	AlN	NNP	B-NP
,	,	,	0
AlGaInN	AlGaInN	JJ	B-NP
or	or	CC	0
AlGaN	AlGaN	JJ	0
.	.	.	0
Compositionally	Compositionally	NNP	0
graded	graded	VBD	0
as	as	RB	0
referred	referred	VBN	0
to	to	TO	0
herein	herein	VB	0
means	means	NNS	0
that	that	IN	0
the	the	DT	0
aluminum	aluminum	NN	B-NP
content	content	NN	I-NP
change	change	NN	I-NP
along	along	IN	0
the	the	DT	0
thickness	thickness	NN	0
of	of	IN	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
preferably	preferably	NN	0
from	from	IN	0
an	an	DT	0
aluminum	aluminum	NN	B-NP
rich	rich	JJ	0
composition	composition	NN	0
,	,	,	0
e.g.	e.g.	NNP	0
AlN	AlN	NNP	B-NP
,	,	,	0
adjacent	adjacent	JJ	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
to	to	TO	0
a	a	DT	0
composition	composition	NN	0
that	that	WDT	0
is	is	VBZ	0
essentially	essentially	RB	0
free	free	JJ	0
from	from	IN	0
aluminum	aluminum	NN	B-NP
,	,	,	0
e.g.	e.g.	NNP	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
.	.	.	0
Alternatively	Alternatively	RB	0
,	,	,	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
may	may	MD	0
include	include	VB	0
multiple	multiple	JJ	0
layers	layers	NNS	0
of	of	IN	0
iii-nitride	iii-nitride	NN	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
,	,	,	0
each	each	DT	0
being	being	VBG	0
of	of	IN	0
a	a	DT	0
different	different	JJ	0
composition	composition	NN	0
.	.	.	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
is	is	VBZ	0
preferably	preferably	RB	0
comprised	comprised	VBN	0
of	of	IN	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
,	,	,	0
which	which	WDT	0
is	is	VBZ	0
more	more	JJR	0
than	than	IN	0
1	1	CD	0
m	m	CD	0
thick	thick	JJ	0
and	and	CC	0
is	is	VBZ	0
suitable	suitable	VBN	0
for	for	IN	0
power	power	NN	0
related	related	VBN	0
application	application	NN	B-NP
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
thick	thick	JJ	0
enough	enough	JJ	0
and	and	CC	0
configured	configured	JJ	0
to	to	TO	0
serve	serve	VB	0
as	as	IN	0
a	a	DT	0
constituent	constituent	JJ	0
body	body	NN	0
in	in	IN	0
a	a	DT	0
power	power	NN	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
such	such	JJ	0
as	as	IN	0
a	a	DT	0
high	high	JJ	B-NP
electron	electron	NN	I-NP
mobility	mobility	NN	I-NP
transistor	transistor	NN	I-NP
(	(	-LRB-	0
HEMT	HEMT	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
metal	metal	NN	B-NP
insulator	insulator	NN	I-NP
semiconductor	semiconductor	NN	I-NP
HEMT	HEMT	NN	I-NP
(	(	-LRB-	0
MISHEMT	MISHEMT	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
device	device	NN	0
.	.	.	0
Referring	Referring	VBG	0
next	next	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
4	4	CD	0
,	,	,	0
in	in	IN	0
which	which	WDT	0
like	like	VBP	0
numerals	numerals	RB	0
identify	identify	VB	0
like	like	IN	0
features	features	NNS	0
,	,	,	0
in	in	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
a	a	DT	0
trench	trench	JJ	0
26	26	CD	0
is	is	VBZ	0
formed	formed	VBN	0
to	to	TO	0
extend	extend	VB	0
from	from	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
to	to	TO	0
a	a	DT	0
predetermined	predetermined	JJ	0
depth	depth	NN	0
into	into	IN	0
the	the	DT	0
body	body	NN	0
of	of	IN	0
substrate	substrate	CD	0
14	14	CD	0
.	.	.	0
Trench	Trench	NNP	0
26	26	CD	0
preferably	preferably	NN	0
defines	defines	VBZ	0
a	a	DT	0
having	having	VBG	B-NP
growth	growth	NN	I-NP
surface	surface	NN	I-NP
mesa	mesa	NN	I-NP
18	18	CD	0
at	at	IN	0
the	the	DT	0
top	top	JJ	0
thereof	thereof	NN	0
,	,	,	0
and	and	CC	0
is	is	VBZ	0
preferably	preferably	RB	0
filled	filled	VBN	0
with	with	IN	0
silicon	silicon	JJ	B-NP
dioxide	dioxide	NN	I-NP
28	28	CD	0
or	or	CC	0
the	the	DT	0
like	like	JJ	0
.	.	.	0
In	In	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
embodiment	embodiment	NN	0
,	,	,	0
after	after	IN	0
trench	trench	CD	0
26	26	CD	0
is	is	VBZ	0
filled	filled	VBN	0
,	,	,	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
is	is	VBZ	0
formed	formed	VBN	0
on	on	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
interlayer	interlayer	CD	B-NP
22	22	CD	0
laterally	laterally	NN	0
extends	extends	VBZ	0
over	over	IN	0
silicon	silicon	JJ	B-NP
dioxide	dioxide	NN	I-NP
28	28	CD	0
in	in	IN	0
trench	trench	CD	0
26	26	CD	0
,	,	,	0
and	and	CC	0
may	may	MD	0
also	also	RB	0
extend	extend	VB	0
to	to	TO	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
.	.	.	0
Interlayer	Interlayer	NNP	B-NP
22	22	CD	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
region	region	NN	0
of	of	IN	0
high	high	JJ	0
dislocation	dislocation	NN	B-NP
density	density	VBD	I-NP
30	30	CD	0
at	at	IN	0
the	the	DT	0
outer	outer	JJ	0
periphery	periphery	NN	0
thereof	thereof	RB	0
adjacent	adjacent	JJ	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
.	.	.	0
The	The	DT	0
remaining	remaining	JJ	0
steps	steps	NNS	0
in	in	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
second	second	JJ	0
embodiment	embodiment	NNS	0
are	are	VBP	0
identical	identical	JJ	0
to	to	TO	0
those	those	DT	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
embodiment	embodiment	NN	0
,	,	,	0
and	and	CC	0
thus	thus	RB	0
are	are	VBP	0
not	not	RB	0
repeated	repeated	VBN	0
.	.	.	0
Trench	Trench	NNP	0
26	26	CD	0
allows	allows	NN	0
for	for	IN	0
further	further	JJ	0
relief	relief	NN	0
of	of	IN	0
stresses	stresses	JJ	0
due	due	JJ	0
to	to	TO	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
,	,	,	0
which	which	WDT	0
may	may	MD	0
in	in	RB	0
turn	turn	VB	0
prevent	prevent	VB	0
the	the	DT	0
cracking	cracking	NN	0
of	of	IN	0
the	the	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
.	.	.	0
Referring	Referring	VBG	0
next	next	JJ	0
to	to	TO	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
in	in	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
third	third	JJ	0
embodiment	embodiment	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
the	the	DT	0
crystal	crystal	NN	0
structure	structure	NN	0
of	of	IN	0
the	the	DT	0
mesa	mesa	NN	B-NP
is	is	VBZ	0
damaged	damaged	VBN	0
by	by	IN	0
ion	ion	JJ	B-NP
implantation	implantation	NN	I-NP
or	or	CC	0
the	the	DT	0
like	like	JJ	0
in	in	IN	0
order	order	NN	0
to	to	TO	0
form	form	VB	0
amorphous	amorphous	JJ	B-NP
region	region	NN	I-NP
32	32	CD	0
therein	therein	NNS	0
.	.	.	0
Amorphous	Amorphous	JJ	B-NP
region	region	NN	I-NP
32	32	CD	0
can	can	MD	0
further	further	RB	0
reduce	reduce	VB	0
the	the	DT	0
stress	stress	NN	0
caused	caused	VBN	0
by	by	IN	0
material	material	NN	B-NP
incompatibility	incompatibility	NN	I-NP
and	and	CC	0
thereby	thereby	RB	0
prevent	prevent	VB	0
cracking	cracking	VBN	0
of	of	IN	0
the	the	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
noted	noted	VBN	0
that	that	IN	0
in	in	IN	0
an	an	DT	0
alternative	alternative	JJ	0
process	process	NN	0
trench	trench	VBD	0
28	28	CD	0
can	can	MD	0
be	be	VB	0
eliminated	eliminated	VBN	0
and	and	CC	0
the	the	DT	0
crystal	crystal	NN	0
structure	structure	NN	0
below	below	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
can	can	MD	0
be	be	VB	0
rendered	rendered	VBN	0
amorphous	amorphous	VBN	B-NP
in	in	IN	0
order	order	NN	0
to	to	TO	0
obtain	obtain	VB	0
the	the	DT	0
desired	desired	JJ	0
stress	stress	NN	B-NP
relief	relief	NN	I-NP
.	.	.	0
The	The	DT	0
remaining	remaining	JJ	0
steps	steps	NNS	0
in	in	IN	0
a	a	DT	0
process	process	NN	0
according	according	VBG	0
to	to	TO	0
the	the	DT	0
third	third	JJ	0
embodiment	embodiment	NNS	0
are	are	VBP	0
identical	identical	JJ	0
to	to	TO	0
those	those	DT	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
or	or	CC	0
the	the	DT	0
first	first	JJ	0
embodiment	embodiment	NNS	0
(	(	-LRB-	0
if	if	IN	0
trench	trench	CD	0
28	28	CD	0
is	is	VBZ	0
omitted	omitted	VBN	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
thus	thus	RB	0
will	will	MD	0
not	not	RB	0
be	be	VB	0
repeated	repeated	VBN	0
herein	herein	VBN	0
for	for	IN	0
the	the	DT	0
sake	sake	NN	0
of	of	IN	0
brevity	brevity	NN	0
.	.	.	0
After	After	IN	0
forming	forming	VBG	B-NP
III-nitride	III-nitride	JJ	I-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
,	,	,	0
further	further	JJ	0
processing	processing	NN	0
can	can	MD	0
be	be	VB	0
carried	carried	VBN	0
out	out	RP	0
as	as	RB	0
desired	desired	VBN	0
to	to	TO	0
form	form	VB	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
such	such	JJ	0
as	as	IN	0
HEMTs	HEMTs	JJ	0
in	in	IN	0
each	each	DT	0
cell	cell	NN	0
on	on	IN	0
substrate	substrate	CD	0
14	14	CD	0
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
layer	layer	NN	0
of	of	IN	0
AlGaN	AlGaN	NNP	B-NP
can	can	MD	0
be	be	VB	0
grown	grown	VBN	0
over	over	IN	0
a	a	DT	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
when	when	WRB	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
is	is	VBZ	0
used	used	VBN	0
to	to	TO	0
form	form	VB	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
)	)	-RRB-	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
heterojunction	heterojunction	NN	B-NP
in	in	IN	0
a	a	DT	0
process	process	NN	0
for	for	IN	0
fabricating	fabricating	VBG	0
a	a	DT	0
high	high	JJ	B-NP
electron	electron	NN	I-NP
mobility	mobility	NN	I-NP
transistor	transistor	NN	I-NP
.	.	.	0
Thereafter	Thereafter	RB	0
,	,	,	0
individual	individual	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
die	die	NN	I-NP
can	can	MD	0
be	be	VB	0
obtained	obtained	VBN	0
by	by	IN	0
dicing	dicing	NN	0
.	.	.	0
Preferably	Preferably	RB	0
,	,	,	0
wafer	wafer	CD	0
15	15	CD	0
can	can	MD	0
be	be	VB	0
diced	diced	VBN	0
by	by	IN	0
cutting	cutting	VBG	0
through	through	IN	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
16	16	CD	0
to	to	TO	0
obtain	obtain	VB	0
individual	individual	JJ	0
singulated	singulated	NNS	0
die	die	VBP	0
34	34	CD	0
,	,	,	0
which	which	WDT	0
may	may	MD	0
have	have	VB	0
barrier	barrier	NN	0
16	16	CD	0
at	at	IN	0
the	the	DT	0
outer	outer	JJ	0
periphery	periphery	NN	0
thereof	thereof	NNS	0
and	and	CC	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
36	36	CD	0
within	within	IN	0
barrier	barrier	NN	0
16	16	CD	0
as	as	IN	0
seen	seen	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
6	6	CD	0
.	.	.	0
Referring	Referring	VBG	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
to	to	TO	0
FIG.	FIG.	CD	0
7	7	CD	0
,	,	,	0
a	a	DT	0
device	device	NN	0
36	36	CD	0
may	may	MD	0
include	include	VB	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
20	20	CD	0
,	,	,	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
composed	composed	VBN	0
of	of	IN	0
gallium	gallium	NN	B-NP
nitride	nitride	NN	I-NP
,	,	,	0
and	and	CC	0
another	another	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
21	21	CD	0
composed	composed	VBN	0
of	of	IN	0
another	another	DT	0
semiconductor	semiconductor	NN	0
alloy	alloy	NN	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
such	such	JJ	0
as	as	IN	0
AlGaN	AlGaN	JJ	B-NP
formed	formed	VBN	0
over	over	IN	0
semiconductor	semiconductor	NN	0
body	body	NN	0
20	20	CD	0
to	to	TO	0
obtain	obtain	VB	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
active	active	JJ	0
heterojunction	heterojunction	NN	B-NP
.	.	.	0
power	power	NN	B-NP
electrode	electrode	NN	I-NP
,	,	,	0
e.g.	e.g.	CD	0
drain	drain	NN	B-NP
electrode	electrode	VBD	I-NP
38	38	CD	0
,	,	,	0
and	and	CC	0
source	source	NN	B-NP
electrode	electrode	VBD	I-NP
40	40	CD	0
,	,	,	0
control	control	NN	B-NP
electrode	electrode	VBD	I-NP
42	42	CD	0
of	of	IN	0
device	device	NN	0
36	36	CD	0
are	are	VBP	0
schematically	schematically	VBN	0
shown	shown	VBN	0
as	as	IN	0
well	well	RB	0
.	.	.	0
Examples	Examples	NNS	0
of	of	IN	0
III-nitride	III-nitride	JJ	B-NP
based	based	VBN	0
devices	devices	NNS	0
that	that	WDT	0
can	can	MD	0
be	be	VB	0
fabricated	fabricated	VBN	0
on	on	IN	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
18	18	CD	0
can	can	MD	0
be	be	VB	0
found	found	VBN	0
in	in	IN	0
U.S.	U.S.	NNP	0
Pat	Pat	NNP	0
.	.	.	0
Nos.	Nos.	NNP	0
5,192,987	5,192,987	NNP	0
,	,	,	0
and	and	CC	0
6,878,593	6,878,593	NNP	0
.	.	.	0
Although	Although	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
has	has	VBZ	0
been	been	VBN	0
described	described	VBN	0
in	in	IN	0
relation	relation	NN	0
to	to	TO	0
particular	particular	JJ	0
embodiments	embodiments	NNS	0
thereof	thereof	RB	0
,	,	,	0
many	many	JJ	0
other	other	JJ	0
variations	variations	NNS	0
and	and	CC	0
modification	modification	NN	B-NP
and	and	CC	0
other	other	JJ	0
uses	uses	NNS	0
will	will	MD	0
become	become	VB	0
apparent	apparent	JJ	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
.	.	.	0
It	It	PRP	0
is	is	VBZ	0
preferred	preferred	VBN	0
,	,	,	0
therefore	therefore	RB	0
,	,	,	0
that	that	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
be	be	VB	0
limited	limited	VBN	0
not	not	RB	0
by	by	IN	0
the	the	DT	0
specific	specific	JJ	0
disclosure	disclosure	NN	0
herein	herein	NN	0
,	,	,	0
but	but	CC	0
only	only	RB	0
by	by	IN	0
the	the	DT	0
appended	appended	JJ	0
claims	claims	NNS	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
A	A	DT	0
method	method	NN	0
of	of	IN	0
fabricating	fabricating	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
,	,	,	0
comprising	comprising	VBG	0
:	:	:	0
forming	forming	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
over	over	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
;	;	:	0
selectively	selectively	RB	0
removing	removing	VBG	B-NP
portion	portion	NN	I-NP
of	of	IN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
to	to	TO	0
expose	expose	VB	0
portions	portions	NNS	0
of	of	IN	0
said	said	VBD	0
substrate	substrate	VBN	0
to	to	TO	0
serve	serve	VB	0
as	as	IN	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
surface	surface	NN	I-NP
;	;	:	0
and	and	CC	0
growing	growing	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
over	over	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
said	said	VBD	0
exposed	exposed	VBN	B-NP
portion	portion	NN	I-NP
;	;	:	0
wherein	wherein	NNS	0
said	said	VBD	0
growth	growth	NN	B-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
defines	defines	VBZ	0
the	the	DT	0
outer	outer	JJ	0
boundary	boundary	NN	0
of	of	IN	0
said	said	VBD	0
semiconductor	semiconductor	CD	B-NP
device.	device.	CD	I-NP
2	2	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
buffer	buffer	NN	B-NP
layer	layer	NN	I-NP
on	on	IN	0
said	said	VBD	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
said	said	VBD	0
exposed	exposed	VBN	B-NP
portion	portion	NN	I-NP
and	and	CC	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
power	power	NN	I-NP
device	device	NN	I-NP
formed	formed	VBD	0
over	over	RB	0
said	said	VBD	0
buffer	buffer	CD	B-NP
layer.	layer.	CD	I-NP
3	3	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
2	2	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
buffer	buffer	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
AlN.	AlN.	CD	B-NP
4	4	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
2	2	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
buffer	buffer	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
graded.	graded.	CD	0
5	5	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
2	2	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
buffer	buffer	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
graded	graded	CD	B-NP
AlN.	AlN.	CD	I-NP
6	6	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
2	2	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
power	power	NN	I-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
GaN	GaN	JJ	B-NP
body	body	NN	I-NP
and	and	CC	0
an	an	DT	0
AlGaN	AlGaN	JJ	B-NP
body	body	NN	0
over	over	RB	0
said	said	VBD	0
GaN	GaN	JJ	B-NP
body.	body.	CD	I-NP
7	7	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
silicon	silicon	CD	B-NP
dioxide.	dioxide.	CD	I-NP
8	8	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
silicon	silicon	CD	B-NP
nitride.	nitride.	CD	I-NP
9	9	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
is	is	VBZ	0
waffled.	waffled.	CD	0
10	10	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
forming	forming	VBG	0
a	a	DT	0
trench	trench	NN	0
around	around	RB	0
said	said	VBD	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
said	said	VBD	0
exposed	exposed	VBN	B-NP
portion	portion	NN	I-NP
11	11	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
10	10	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	B-NP
fill	fill	NN	I-NP
said	said	VBD	0
trench	trench	VBN	0
with	with	IN	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	VBD	I-NP
body.	body.	CD	I-NP
12	12	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
rendering	rendering	VBG	0
a	a	DT	0
region	region	NN	0
below	below	RB	0
said	said	VBD	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
said	said	VBD	0
amorphous	amorphous	JJ	B-NP
exposed	exposed	VBN	I-NP
portion	portion	NN	I-NP
13	13	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
substrate	substrate	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
silicon.	silicon.	CD	B-NP
14	14	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
substrate	substrate	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
silicon	silicon	CD	B-NP
carbide.	carbide.	CD	I-NP
15	15	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
substrate	substrate	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
sapphire.	sapphire.	CD	0
16	16	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
includes	includes	VBZ	0
a	a	DT	0
first	first	JJ	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
comprised	comprised	NN	I-NP
of	of	IN	0
one	one	CD	0
alloy	alloy	NN	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
,	,	,	0
and	and	CC	0
another	another	DT	0
alloy	alloy	NN	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system.	system.	CD	0
17	17	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
is	is	VBZ	0
selectively	selectively	RB	0
removed	removed	VBN	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
grid	grid	NN	0
pattern	pattern	NN	0
on	on	IN	0
said	said	VBD	0
substrate.	substrate.	CD	0
18	18	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
is	is	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
millimeter	millimeter	CD	0
square.	square.	CD	0
19	19	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
inhibitor	inhibitor	NN	I-NP
body	body	NN	I-NP
defines	defines	VBZ	0
the	the	DT	0
height	height	NN	0
of	of	IN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
device.	device.	CD	I-NP
20	20	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
19	19	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
height	height	NN	0
is	is	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
micron.	micron.	CD	0
21	21	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
of	of	IN	0
fabricating	fabricating	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
based	based	VBN	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
,	,	,	0
comprising	comprising	VBG	0
:	:	:	0
forming	forming	VBG	B-NP
iii-nitride	iii-nitride	NN	I-NP
growth	growth	NN	I-NP
barrier	barrier	NN	I-NP
on	on	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
substrate	substrate	NN	0
,	,	,	0
each	each	DT	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
defining	defining	VBD	0
a	a	DT	0
corresponding	corresponding	JJ	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
growth	growth	NN	I-NP
surface	surface	NN	I-NP
;	;	:	0
and	and	CC	0
growing	growing	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
over	over	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
said	said	VBD	0
defined	defined	VBN	B-NP
growth	growth	NN	I-NP
surface	surface	NN	I-NP
;	;	:	0
wherein	wherein	VBG	0
each	each	DT	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
growth	growth	NN	I-NP
barrier	barrier	NN	I-NP
defines	defines	VBZ	0
the	the	DT	0
outer	outer	JJ	0
boundary	boundary	NN	0
of	of	IN	0
a	a	DT	0
respective	respective	JJ	0
semiconductor	semiconductor	NN	B-NP
device.	device.	CD	I-NP
22	22	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
barriers	barriers	NNS	0
are	are	VBP	0
comprised	comprised	VBN	0
of	of	IN	0
silicon	silicon	CD	B-NP
dioxide.	dioxide.	CD	I-NP
23	23	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
barriers	barriers	NNS	0
are	are	VBP	0
comprised	comprised	VBN	0
of	of	IN	0
silicon	silicon	CD	B-NP
nitride.	nitride.	CD	I-NP
24	24	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
substrate	substrate	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
silicon.	silicon.	CD	B-NP
25	25	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
substrate	substrate	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
silicon	silicon	CD	B-NP
carbide.	carbide.	CD	I-NP
26	26	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
substrate	substrate	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
sapphire.	sapphire.	CD	0
27	27	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
growing	growing	VBG	0
an	an	DT	0
interlayer	interlayer	NN	B-NP
on	on	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
said	said	VBD	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
and	and	CC	0
then	then	RB	0
growing	growing	VBG	0
a	a	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
over	over	RB	0
said	said	VBD	0
interlayer.	interlayer.	CD	B-NP
28	28	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
27	27	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
interlayer	interlayer	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
AlN.	AlN.	CD	B-NP
29	29	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
27	27	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
interlayer	interlayer	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
graded	graded	CD	B-NP
AlN.	AlN.	CD	I-NP
30	30	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
is	is	VBZ	0
a	a	DT	0
heterojunction	heterojunction	NN	B-NP
that	that	WDT	0
includes	includes	VBZ	0
one	one	CD	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
comprised	comprised	NN	I-NP
of	of	IN	0
one	one	CD	0
semiconductor	semiconductor	NN	0
alloy	alloy	NN	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
and	and	CC	0
another	another	DT	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
body	body	NN	I-NP
comprised	comprised	NN	I-NP
of	of	IN	0
another	another	DT	0
semiconductor	semiconductor	NN	0
alloy	alloy	NN	0
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system.	system.	CD	0
31	31	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
said	said	VBD	0
growth	growth	NN	B-NP
surface	surface	NN	I-NP
is	is	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
millimeter	millimeter	CD	0
square.	square.	CD	0
32	32	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
21	21	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
growth	growth	NN	B-NP
barrier	barrier	NN	I-NP
define	define	VB	0
the	the	DT	0
height	height	NN	0
of	of	IN	0
said	said	VBD	0
III-nitride	III-nitride	JJ	B-NP
based	based	VBN	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
33	33	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
32	32	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
height	height	NN	0
is	is	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
micron.	micron.	CD	0
34	34	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
buffer	buffer	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
a	a	DT	0
graded	graded	JJ	0
III-nitride	III-nitride	JJ	B-NP
material	material	NN	I-NP
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system.	system.	CD	0
35	35	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
27	27	CD	0
,	,	,	0
wherein	wherein	JJ	0
interlayer	interlayer	NN	B-NP
is	is	VBZ	0
a	a	DT	0
graded	graded	JJ	0
III-nitride	III-nitride	JJ	B-NP
material	material	NN	I-NP
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system.	system.	CD	0
36	36	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
2	2	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
buffer	buffer	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
multiple	multiple	JJ	0
layers	layers	NNS	0
of	of	IN	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
,	,	,	0
each	each	DT	0
layer	layer	NN	0
being	being	VBG	0
of	of	IN	0
a	a	DT	0
different	different	JJ	0
composition.	composition.	CD	0
37	37	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
according	according	VBG	0
to	to	TO	0
claim	claim	VB	0
27	27	CD	0
,	,	,	0
wherein	wherein	NN	0
said	said	VBD	0
interlayer	interlayer	RB	0
is	is	VBZ	0
comprised	comprised	VBN	0
of	of	IN	0
multiple	multiple	JJ	0
layers	layers	NNS	0
of	of	IN	0
III-nitride	III-nitride	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
from	from	IN	0
the	the	DT	0
InAlGaN	InAlGaN	JJ	B-NP
system	system	NN	0
each	each	DT	0
layer	layer	NN	0
being	being	VBG	0
of	of	IN	0
a	a	DT	0
different	different	JJ	0
composition	composition	NN	0
.	.	.	0
