$date
	Thu Aug 17 15:03:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! OUTPUT $end
$var reg 1 " IN0 $end
$var reg 1 # IN1 $end
$var reg 1 $ IN2 $end
$var reg 1 % IN3 $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$scope module mymux $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 ! out $end
$var wire 1 & s0 $end
$var wire 1 ( s0n $end
$var wire 1 ' s1 $end
$var wire 1 ) s1n $end
$var wire 1 * y0 $end
$var wire 1 + y1 $end
$var wire 1 , y2 $end
$var wire 1 - y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
x,
0+
x*
x)
x(
x'
x&
0%
1$
0#
1"
x!
$end
#10
1!
1*
1(
1)
0,
0&
0'
#20
0!
0*
0(
1&
#30
1!
1,
1(
0)
0&
1'
#40
0!
0,
0(
1&
#50
