Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Jun 14 22:06:59 2017
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -rpx FPGA_TOP_timing_summary_routed.rpx
| Design       : FPGA_TOP
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.137     -120.847                     36                 6309        0.075        0.000                      0                 6293        1.062        0.000                       0                  3202  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
Clk_320M       {0.000 1.563}        3.125           320.000         
Clk_40M        {0.000 12.500}       25.000          40.000          
  Pll_320M     {0.000 1.562}        3.125           320.000         
  feedback     {0.000 12.500}       25.000          40.000          
  pll_40       {0.000 12.500}       25.000          40.000          
  pll_5        {0.000 100.000}      200.000         5.000           
VIRTUAL_pll_5  {0.000 100.000}      200.000         5.000           
usb_clkout     {0.000 10.417}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_320M           -3.615       -4.549                      6                   85        0.201        0.000                      0                   85        1.062        0.000                       0                    47  
Clk_40M                                                                                                                                                         7.500        0.000                       0                     1  
  Pll_320M                                                                                                                                                      1.533        0.000                       0                     2  
  feedback                                                                                                                                                     23.751        0.000                       0                     2  
  pll_40            3.092        0.000                      0                 5491        0.101        0.000                      0                 5491       12.000        0.000                       0                  2870  
  pll_5           196.681        0.000                      0                  140        0.118        0.000                      0                  140       13.360        0.000                       0                   110  
usb_clkout          0.189        0.000                      0                  273        0.118        0.000                      0                  273        9.916        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_40         Clk_320M            -4.137     -104.480                     28                   28        1.259        0.000                      0                   28  
pll_40         Clk_40M             -0.228       -0.265                      2                   18        5.854        0.000                      0                   18  
Clk_320M       pll_40              -3.628      -12.488                      5                    5        1.242        0.000                      0                    5  
Clk_40M        pll_40               7.186        0.000                      0                    4        7.963        0.000                      0                    4  
pll_5          pll_40              20.209        0.000                      0                  156        0.272        0.000                      0                  148  
pll_40         pll_5               20.944        0.000                      0                   34        0.150        0.000                      0                   26  
pll_5          VIRTUAL_pll_5       86.786        0.000                      0                    2        9.792        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_40             pll_40                  19.609        0.000                      0                  256        0.075        0.000                      0                  256  
**async_default**  pll_5              pll_5                  197.777        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**  usb_clkout         usb_clkout              17.387        0.000                      0                    8        0.327        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_320M
  To Clock:  Clk_320M

Setup :            6  Failing Endpoints,  Worst Slack       -3.615ns,  Total Violation       -4.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.615ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/Hold_r_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            HOLD
                            (output port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Max at Slow Process Corner
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 3.742ns (71.359%)  route 1.502ns (28.641%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 3.125 - 3.125 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.450     1.450    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/Hold_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.379     1.829 r  Microroc_u1/Hold_Gen/Hold_r_reg/Q
                         net (fo=3, routed)           1.502     3.331    HOLD_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         3.363     6.693 r  HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     6.693    HOLD
    AA21                                                              r  HOLD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
                         clock pessimism              0.000     3.125    
                         clock uncertainty           -0.047     3.078    
                         output delay                -0.000     3.078    
  -------------------------------------------------------------------
                         required time                          3.078    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                 -3.615    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/TrigSync1_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.532ns (32.227%)  route 3.221ns (67.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           3.221     4.648    usb_control/out_trigger2b
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.105     4.753 r  usb_control/TrigSync1_i_1/O
                         net (fo=1, routed)           0.000     4.753    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[1]
    SLICE_X1Y52          FDPE                                         r  Microroc_u1/Hold_Gen/TrigSync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y52          FDPE                                         r  Microroc_u1/Hold_Gen/TrigSync1_reg/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.047     4.425    
    SLICE_X1Y52          FDPE (Setup_fdpe_C_D)        0.030     4.455    Microroc_u1/Hold_Gen/TrigSync1_reg
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.411ns (42.927%)  route 1.876ns (57.073%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.458     1.458    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.379     1.837 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           1.352     3.189    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.105     3.294 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.294    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.717 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.717    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     3.924 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.524     4.448    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.297     4.745 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[9]_i_2/O
                         net (fo=1, routed)           0.000     4.745    Microroc_u1/Hold_Gen/p_0_in__4[9]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/C
                         clock pessimism              0.083     4.555    
                         clock uncertainty           -0.047     4.508    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.032     4.540    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]
  -------------------------------------------------------------------
                         required time                          4.540    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 -0.204    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.411ns (42.941%)  route 1.875ns (57.059%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.458     1.458    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.379     1.837 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           1.352     3.189    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.105     3.294 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.294    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.717 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.717    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     3.924 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.523     4.447    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT5 (Prop_lut5_I3_O)        0.297     4.744 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[8]_i_1/O
                         net (fo=1, routed)           0.000     4.744    Microroc_u1/Hold_Gen/p_0_in__4[8]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]/C
                         clock pessimism              0.083     4.555    
                         clock uncertainty           -0.047     4.508    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.033     4.541    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]
  -------------------------------------------------------------------
                         required time                          4.541    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 1.411ns (44.122%)  route 1.787ns (55.878%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.458     1.458    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.379     1.837 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           1.352     3.189    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.105     3.294 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.294    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.717 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.717    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     3.924 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.435     4.359    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.297     4.656 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[6]_i_1/O
                         net (fo=1, routed)           0.000     4.656    Microroc_u1/Hold_Gen/p_0_in__4[6]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/C
                         clock pessimism              0.083     4.555    
                         clock uncertainty           -0.047     4.508    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.030     4.538    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]
  -------------------------------------------------------------------
                         required time                          4.538    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.112ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 1.411ns (44.164%)  route 1.784ns (55.836%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.458     1.458    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.379     1.837 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           1.352     3.189    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.105     3.294 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.294    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.717 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.717    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     3.924 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.432     4.356    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.297     4.653 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[7]_i_1/O
                         net (fo=1, routed)           0.000     4.653    Microroc_u1/Hold_Gen/p_0_in__4[7]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]/C
                         clock pessimism              0.083     4.555    
                         clock uncertainty           -0.047     4.508    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.032     4.540    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]
  -------------------------------------------------------------------
                         required time                          4.540    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/TrigAnd1_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.532ns (33.465%)  route 3.045ns (66.535%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 4.608 - 3.125 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           3.045     4.472    usb_control/out_trigger2b
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.105     4.577 r  usb_control/TrigAnd1_i_1/O
                         net (fo=1, routed)           0.000     4.577    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.483     4.608    Microroc_u1/Hold_Gen/rst_n
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd1_reg/C
                         clock pessimism              0.000     4.608    
                         clock uncertainty           -0.047     4.561    
    SLICE_X5Y49          FDPE (Setup_fdpe_C_D)        0.030     4.591    Microroc_u1/Hold_Gen/TrigAnd1_reg
  -------------------------------------------------------------------
                         required time                          4.591    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 1.411ns (45.773%)  route 1.672ns (54.227%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.458     1.458    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.379     1.837 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           1.352     3.189    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.105     3.294 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.294    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.717 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.717    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     3.924 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.319     4.243    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X0Y50          LUT3 (Prop_lut3_I1_O)        0.297     4.540 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[1]_i_1/O
                         net (fo=1, routed)           0.000     4.540    Microroc_u1/Hold_Gen/p_0_in__4[1]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                         clock pessimism              0.111     4.583    
                         clock uncertainty           -0.047     4.536    
    SLICE_X0Y50          FDCE (Setup_fdce_C_D)        0.030     4.566    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          4.566    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.411ns (45.800%)  route 1.670ns (54.200%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.458     1.458    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.379     1.837 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           1.352     3.189    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.105     3.294 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.294    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.717 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.717    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     3.924 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.317     4.242    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.297     4.539 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[3]_i_1/O
                         net (fo=1, routed)           0.000     4.539    Microroc_u1/Hold_Gen/p_0_in__4[3]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/C
                         clock pessimism              0.111     4.583    
                         clock uncertainty           -0.047     4.536    
    SLICE_X0Y50          FDCE (Setup_fdce_C_D)        0.032     4.568    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          4.568    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - Clk_320M rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.411ns (45.806%)  route 1.669ns (54.194%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.458     1.458    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.379     1.837 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           1.352     3.189    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y48          LUT4 (Prop_lut4_I1_O)        0.105     3.294 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.294    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.717 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.717    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     3.924 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.317     4.241    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X0Y50          LUT4 (Prop_lut4_I2_O)        0.297     4.538 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[2]_i_1/O
                         net (fo=1, routed)           0.000     4.538    Microroc_u1/Hold_Gen/p_0_in__4[2]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/C
                         clock pessimism              0.111     4.583    
                         clock uncertainty           -0.047     4.536    
    SLICE_X0Y50          FDCE (Setup_fdce_C_D)        0.032     4.568    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          4.568    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  0.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.652%)  route 0.308ns (62.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.669     0.669    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y49          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     0.810 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/Q
                         net (fo=9, routed)           0.308     1.118    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[0]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.163 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.163    Microroc_u1/Hold_Gen/p_0_in__4[2]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.876     0.876    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/C
                         clock pessimism             -0.005     0.871    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.092     0.963    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.231ns (36.357%)  route 0.404ns (63.643%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.603     0.603    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141     0.744 f  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/Q
                         net (fo=8, routed)           0.132     0.876    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[1]
    SLICE_X2Y50          LUT2 (Prop_lut2_I1_O)        0.045     0.921 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[5]_i_2/O
                         net (fo=1, routed)           0.272     1.193    Microroc_u1/Hold_Gen/ExternalRazDelayCount[5]_i_2_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.238 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.238    Microroc_u1/Hold_Gen/p_0_in__4[5]
    SLICE_X0Y49          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.946     0.946    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y49          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[5]/C
                         clock pessimism             -0.005     0.941    
    SLICE_X0Y49          FDCE (Hold_fdce_C_D)         0.091     1.032    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/TrigAnd1_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.298ns (22.800%)  route 1.008ns (77.200%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.008     1.261    usb_control/out_trigger0b
    SLICE_X5Y49          LUT4 (Prop_lut4_I2_O)        0.045     1.306 r  usb_control/TrigAnd1_i_1/O
                         net (fo=1, routed)           0.000     1.306    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.945     0.945    Microroc_u1/Hold_Gen/rst_n
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd1_reg/C
                         clock pessimism              0.000     0.945    
                         clock uncertainty            0.047     0.991    
    SLICE_X5Y49          FDPE (Hold_fdpe_C_D)         0.091     1.082    Microroc_u1/Hold_Gen/TrigAnd1_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.549%)  route 0.149ns (44.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.603     0.603    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.141     0.744 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/Q
                         net (fo=6, routed)           0.149     0.892    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[6]
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.045     0.937 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.937    Microroc_u1/Hold_Gen/p_0_in__4[9]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.876     0.876    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.092     0.695    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/Hold_r_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.430%)  route 0.162ns (46.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.598     0.598    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     0.739 f  Microroc_u1/Hold_Gen/State_reg[1]/Q
                         net (fo=6, routed)           0.162     0.901    Microroc_u1/Hold_Gen/State[1]
    SLICE_X1Y84          LUT5 (Prop_lut5_I2_O)        0.045     0.946 r  Microroc_u1/Hold_Gen/Hold_r_i_1/O
                         net (fo=1, routed)           0.000     0.946    Microroc_u1/Hold_Gen/Hold_r_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/Hold_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.869     0.869    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/Hold_r_reg/C
                         clock pessimism             -0.271     0.598    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.092     0.690    Microroc_u1/Hold_Gen/Hold_r_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/RazEnableCount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/SingleRaz_en_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.141%)  route 0.200ns (51.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.669     0.669    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y48          FDCE                                         r  Microroc_u1/Hold_Gen/RazEnableCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     0.810 f  Microroc_u1/Hold_Gen/RazEnableCount_reg[4]/Q
                         net (fo=7, routed)           0.200     1.011    Microroc_u1/Hold_Gen/RazEnableCount_reg__0[4]
    SLICE_X4Y48          LUT5 (Prop_lut5_I3_O)        0.045     1.056 r  Microroc_u1/Hold_Gen/SingleRaz_en_i_1/O
                         net (fo=1, routed)           0.000     1.056    Microroc_u1/Hold_Gen/SingleRaz_en_i_1_n_0
    SLICE_X4Y48          FDCE                                         r  Microroc_u1/Hold_Gen/SingleRaz_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.945     0.945    Microroc_u1/Hold_Gen/rst_n
    SLICE_X4Y48          FDCE                                         r  Microroc_u1/Hold_Gen/SingleRaz_en_reg/C
                         clock pessimism             -0.237     0.707    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.092     0.799    Microroc_u1/Hold_Gen/SingleRaz_en_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.623%)  route 0.367ns (66.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.669     0.669    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y49          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     0.810 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/Q
                         net (fo=9, routed)           0.367     1.177    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.045     1.222 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.222    Microroc_u1/Hold_Gen/p_0_in__4[3]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.876     0.876    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/C
                         clock pessimism             -0.005     0.871    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.092     0.963    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/RazEnableCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/RazEnableCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.377%)  route 0.169ns (47.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.669     0.669    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y48          FDCE                                         r  Microroc_u1/Hold_Gen/RazEnableCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     0.810 r  Microroc_u1/Hold_Gen/RazEnableCount_reg[3]/Q
                         net (fo=2, routed)           0.169     0.979    Microroc_u1/Hold_Gen/RazEnableCount_reg_n_0_[3]
    SLICE_X1Y48          LUT5 (Prop_lut5_I3_O)        0.045     1.024 r  Microroc_u1/Hold_Gen/RazEnableCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.024    Microroc_u1/Hold_Gen/p_0_in__3[3]
    SLICE_X1Y48          FDCE                                         r  Microroc_u1/Hold_Gen/RazEnableCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.946     0.946    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y48          FDCE                                         r  Microroc_u1/Hold_Gen/RazEnableCount_reg[3]/C
                         clock pessimism             -0.276     0.669    
    SLICE_X1Y48          FDCE (Hold_fdce_C_D)         0.092     0.761    Microroc_u1/Hold_Gen/RazEnableCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/RazEnableCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/RazEnableCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.483%)  route 0.168ns (47.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.603     0.603    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y50          FDCE                                         r  Microroc_u1/Hold_Gen/RazEnableCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     0.744 f  Microroc_u1/Hold_Gen/RazEnableCount_reg[0]/Q
                         net (fo=5, routed)           0.168     0.912    Microroc_u1/Hold_Gen/RazEnableCount_reg_n_0_[0]
    SLICE_X1Y50          LUT2 (Prop_lut2_I0_O)        0.045     0.957 r  Microroc_u1/Hold_Gen/RazEnableCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.957    Microroc_u1/Hold_Gen/p_0_in__3[0]
    SLICE_X1Y50          FDCE                                         r  Microroc_u1/Hold_Gen/RazEnableCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.876     0.876    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y50          FDCE                                         r  Microroc_u1/Hold_Gen/RazEnableCount_reg[0]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.091     0.694    Microroc_u1/Hold_Gen/RazEnableCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.095%)  route 0.376ns (66.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.669     0.669    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y49          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     0.810 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/Q
                         net (fo=9, routed)           0.376     1.186    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]_0[0]
    SLICE_X0Y50          LUT3 (Prop_lut3_I0_O)        0.045     1.231 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.231    Microroc_u1/Hold_Gen/p_0_in__4[1]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.876     0.876    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                         clock pessimism             -0.005     0.871    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.091     0.962    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_320M
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { Clk_Gen/BUFG_Clk_320M/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X1Y82  Microroc_u1/Hold_Gen/DelayCnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X2Y84  Microroc_u1/Hold_Gen/DelayCnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X2Y84  Microroc_u1/Hold_Gen/DelayCnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X0Y83  Microroc_u1/Hold_Gen/DelayCnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X0Y81  Microroc_u1/Hold_Gen/DelayCnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X1Y82  Microroc_u1/Hold_Gen/DelayCnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X3Y83  Microroc_u1/Hold_Gen/DelayCnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X3Y83  Microroc_u1/Hold_Gen/DelayCnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X1Y83  Microroc_u1/Hold_Gen/DelayCnt_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.125       2.125      SLICE_X0Y49  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X3Y78  Microroc_u1/Hold_Gen/HoldCnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X3Y78  Microroc_u1/Hold_Gen/HoldCnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X3Y77  Microroc_u1/Hold_Gen/HoldCnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X3Y77  Microroc_u1/Hold_Gen/HoldCnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X3Y77  Microroc_u1/Hold_Gen/HoldCnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X2Y78  Microroc_u1/Hold_Gen/HoldCnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X3Y78  Microroc_u1/Hold_Gen/HoldCnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X3Y78  Microroc_u1/Hold_Gen/HoldCnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X1Y82  Microroc_u1/Hold_Gen/DelayCnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.562       1.062      SLICE_X2Y84  Microroc_u1/Hold_Gen/DelayCnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X1Y82  Microroc_u1/Hold_Gen/DelayCnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X2Y84  Microroc_u1/Hold_Gen/DelayCnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X2Y84  Microroc_u1/Hold_Gen/DelayCnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X2Y84  Microroc_u1/Hold_Gen/DelayCnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X2Y84  Microroc_u1/Hold_Gen/DelayCnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X0Y83  Microroc_u1/Hold_Gen/DelayCnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X0Y83  Microroc_u1/Hold_Gen/DelayCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X0Y81  Microroc_u1/Hold_Gen/DelayCnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X0Y81  Microroc_u1/Hold_Gen/DelayCnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.563       1.063      SLICE_X1Y82  Microroc_u1/Hold_Gen/DelayCnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  Clk_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Pll_320M
  To Clock:  Pll_320M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Pll_320M
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         3.125       1.533      BUFGCTRL_X0Y2    Clk_Gen/BUFG_Clk_320M/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.125       1.876      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[88]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.172ns  (logic 2.230ns (24.313%)  route 6.942ns (75.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 30.590 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.281    27.496    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X45Y23         FDPE                                         r  usb_control/SingleChannelMask_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.391    30.590    usb_control/Clk
    SLICE_X45Y23         FDPE                                         r  usb_control/SingleChannelMask_reg[88]/C
                         clock pessimism              0.223    30.813    
                         clock uncertainty           -0.057    30.756    
    SLICE_X45Y23         FDPE (Setup_fdpe_C_CE)      -0.168    30.588    usb_control/SingleChannelMask_reg[88]
  -------------------------------------------------------------------
                         required time                         30.588    
                         arrival time                         -27.496    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[89]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.172ns  (logic 2.230ns (24.313%)  route 6.942ns (75.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 30.590 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.281    27.496    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X45Y23         FDPE                                         r  usb_control/SingleChannelMask_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.391    30.590    usb_control/Clk
    SLICE_X45Y23         FDPE                                         r  usb_control/SingleChannelMask_reg[89]/C
                         clock pessimism              0.223    30.813    
                         clock uncertainty           -0.057    30.756    
    SLICE_X45Y23         FDPE (Setup_fdpe_C_CE)      -0.168    30.588    usb_control/SingleChannelMask_reg[89]
  -------------------------------------------------------------------
                         required time                         30.588    
                         arrival time                         -27.496    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[90]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.150ns  (logic 2.230ns (24.371%)  route 6.920ns (75.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 30.589 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.259    27.474    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X43Y24         FDPE                                         r  usb_control/SingleChannelMask_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.390    30.589    usb_control/Clk
    SLICE_X43Y24         FDPE                                         r  usb_control/SingleChannelMask_reg[90]/C
                         clock pessimism              0.223    30.812    
                         clock uncertainty           -0.057    30.755    
    SLICE_X43Y24         FDPE (Setup_fdpe_C_CE)      -0.168    30.587    usb_control/SingleChannelMask_reg[90]
  -------------------------------------------------------------------
                         required time                         30.587    
                         arrival time                         -27.474    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[146]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.137ns  (logic 2.230ns (24.406%)  route 6.907ns (75.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 30.592 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.246    27.461    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X44Y22         FDPE                                         r  usb_control/SingleChannelMask_reg[146]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.393    30.592    usb_control/Clk
    SLICE_X44Y22         FDPE                                         r  usb_control/SingleChannelMask_reg[146]/C
                         clock pessimism              0.223    30.815    
                         clock uncertainty           -0.057    30.758    
    SLICE_X44Y22         FDPE (Setup_fdpe_C_CE)      -0.168    30.590    usb_control/SingleChannelMask_reg[146]
  -------------------------------------------------------------------
                         required time                         30.590    
                         arrival time                         -27.461    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[82]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.144ns  (logic 2.230ns (24.387%)  route 6.914ns (75.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 30.589 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.253    27.468    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X46Y23         FDPE                                         r  usb_control/SingleChannelMask_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.390    30.589    usb_control/Clk
    SLICE_X46Y23         FDPE                                         r  usb_control/SingleChannelMask_reg[82]/C
                         clock pessimism              0.223    30.812    
                         clock uncertainty           -0.057    30.755    
    SLICE_X46Y23         FDPE (Setup_fdpe_C_CE)      -0.136    30.619    usb_control/SingleChannelMask_reg[82]
  -------------------------------------------------------------------
                         required time                         30.619    
                         arrival time                         -27.468    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[76]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.105ns  (logic 2.230ns (24.492%)  route 6.875ns (75.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 30.591 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.214    27.429    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X47Y28         FDPE                                         r  usb_control/SingleChannelMask_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.392    30.591    usb_control/Clk
    SLICE_X47Y28         FDPE                                         r  usb_control/SingleChannelMask_reg[76]/C
                         clock pessimism              0.223    30.814    
                         clock uncertainty           -0.057    30.757    
    SLICE_X47Y28         FDPE (Setup_fdpe_C_CE)      -0.168    30.589    usb_control/SingleChannelMask_reg[76]
  -------------------------------------------------------------------
                         required time                         30.589    
                         arrival time                         -27.429    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[75]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.102ns  (logic 2.230ns (24.501%)  route 6.872ns (75.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 30.589 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.211    27.426    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X47Y26         FDPE                                         r  usb_control/SingleChannelMask_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.390    30.589    usb_control/Clk
    SLICE_X47Y26         FDPE                                         r  usb_control/SingleChannelMask_reg[75]/C
                         clock pessimism              0.223    30.812    
                         clock uncertainty           -0.057    30.755    
    SLICE_X47Y26         FDPE (Setup_fdpe_C_CE)      -0.168    30.587    usb_control/SingleChannelMask_reg[75]
  -------------------------------------------------------------------
                         required time                         30.587    
                         arrival time                         -27.426    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MaskShift_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.071ns  (logic 2.878ns (31.727%)  route 6.193ns (68.273%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.701    26.150    usb_control/USB_COMMAND[1]
    SLICE_X27Y33         LUT1 (Prop_lut1_I0_O)        0.105    26.255 r  usb_control/MaskShift[3]_i_4/O
                         net (fo=1, routed)           0.000    26.255    usb_control/MaskShift[3]_i_4_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.712 r  usb_control/MaskShift_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.712    usb_control/MaskShift_reg[3]_i_1_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    26.903 r  usb_control/MaskShift_reg[7]_i_2/O[0]
                         net (fo=2, routed)           0.492    27.395    usb_control/MaskShift_reg[7]_i_2_n_7
    SLICE_X26Y34         FDCE                                         r  usb_control/MaskShift_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.407    30.606    usb_control/Clk
    SLICE_X26Y34         FDCE                                         r  usb_control/MaskShift_reg[4]_rep/C
                         clock pessimism              0.223    30.829    
                         clock uncertainty           -0.057    30.772    
    SLICE_X26Y34         FDCE (Setup_fdce_C_D)       -0.183    30.589    usb_control/MaskShift_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         30.589    
                         arrival time                         -27.395    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[83]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.065ns  (logic 2.230ns (24.601%)  route 6.835ns (75.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 30.592 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.174    27.389    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X45Y22         FDPE                                         r  usb_control/SingleChannelMask_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.393    30.592    usb_control/Clk
    SLICE_X45Y22         FDPE                                         r  usb_control/SingleChannelMask_reg[83]/C
                         clock pessimism              0.223    30.815    
                         clock uncertainty           -0.057    30.758    
    SLICE_X45Y22         FDPE (Setup_fdpe_C_CE)      -0.168    30.590    usb_control/SingleChannelMask_reg[83]
  -------------------------------------------------------------------
                         required time                         30.590    
                         arrival time                         -27.389    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/SingleChannelMask_reg[152]/CE
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        9.052ns  (logic 2.230ns (24.634%)  route 6.822ns (75.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 30.592 - 25.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 18.324 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.408    18.324    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y28         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.449 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=199, routed)         5.661    26.110    usb_control/USB_COMMAND[1]
    SLICE_X26Y35         LUT6 (Prop_lut6_I2_O)        0.105    26.215 r  usb_control/SingleChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.161    27.377    usb_control/SingleChannelMask[191]_i_1_n_0
    SLICE_X43Y22         FDPE                                         r  usb_control/SingleChannelMask_reg[152]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.393    30.592    usb_control/Clk
    SLICE_X43Y22         FDPE                                         r  usb_control/SingleChannelMask_reg[152]/C
                         clock pessimism              0.223    30.815    
                         clock uncertainty           -0.057    30.758    
    SLICE_X43Y22         FDPE (Setup_fdpe_C_CE)      -0.168    30.590    usb_control/SingleChannelMask_reg[152]
  -------------------------------------------------------------------
                         required time                         30.590    
                         arrival time                         -27.377    
  -------------------------------------------------------------------
                         slack                                  3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.443%)  route 0.206ns (52.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.636     2.115    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X32Y45         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141     2.256 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[62]/Q
                         net (fo=1, routed)           0.206     2.462    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[62]
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.507 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[78]_i_1/O
                         net (fo=1, routed)           0.000     2.507    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[78]_i_1_n_0
    SLICE_X28Y51         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.841     2.607    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X28Y51         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[78]/C
                         clock pessimism             -0.292     2.315    
    SLICE_X28Y51         FDCE (Hold_fdce_C_D)         0.092     2.407    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[78]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 usb_control/Microroc_4Bit_DAC_chn_reg[60][3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[317]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.573     2.052    usb_control/Clk
    SLICE_X15Y56         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[60][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.141     2.193 r  usb_control/Microroc_4Bit_DAC_chn_reg[60][3]/Q
                         net (fo=1, routed)           0.051     2.244    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_4Bit_DAC[243]
    SLICE_X14Y56         LUT3 (Prop_lut3_I1_O)        0.045     2.289 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[317]_i_1/O
                         net (fo=1, routed)           0.000     2.289    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[317]_i_1_n_0
    SLICE_X14Y56         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.844     2.610    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X14Y56         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[317]/C
                         clock pessimism             -0.545     2.065    
    SLICE_X14Y56         FDCE (Hold_fdce_C_D)         0.121     2.186    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[317]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[143]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.572     2.051    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X15Y59         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDCE (Prop_fdce_C_Q)         0.141     2.192 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[127]/Q
                         net (fo=1, routed)           0.053     2.245    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[127]
    SLICE_X14Y59         LUT3 (Prop_lut3_I0_O)        0.045     2.290 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[143]_i_1/O
                         net (fo=1, routed)           0.000     2.290    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[143]_i_1_n_0
    SLICE_X14Y59         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.843     2.609    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X14Y59         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[143]/C
                         clock pessimism             -0.545     2.064    
    SLICE_X14Y59         FDCE (Hold_fdce_C_D)         0.121     2.185    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[143]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/Microroc_4Bit_DAC_chn_reg[35][3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[217]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.640     2.119    usb_control/Clk
    SLICE_X9Y48          FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[35][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDCE (Prop_fdce_C_Q)         0.141     2.260 r  usb_control/Microroc_4Bit_DAC_chn_reg[35][3]/Q
                         net (fo=1, routed)           0.053     2.314    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_4Bit_DAC[143]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.045     2.359 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[217]_i_1/O
                         net (fo=1, routed)           0.000     2.359    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[217]_i_1_n_0
    SLICE_X8Y48          FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.915     2.681    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X8Y48          FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[217]/C
                         clock pessimism             -0.548     2.132    
    SLICE_X8Y48          FDCE (Hold_fdce_C_D)         0.121     2.253    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[217]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param_store_fifo_din_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.638     2.117    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X15Y41         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.141     2.258 r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[60]/Q
                         net (fo=1, routed)           0.055     2.314    Microroc_u1/SC_Readreg/Microroc_Param/p_1_in[12]
    SLICE_X14Y41         LUT3 (Prop_lut3_I0_O)        0.045     2.359 r  Microroc_u1/SC_Readreg/Microroc_Param/param_store_fifo_din[12]_i_1/O
                         net (fo=1, routed)           0.000     2.359    Microroc_u1/SC_Readreg/Microroc_Param/param_store_fifo_din[12]_i_1_n_0
    SLICE_X14Y41         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param_store_fifo_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.913     2.679    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X14Y41         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param_store_fifo_din_reg[12]/C
                         clock pessimism             -0.548     2.130    
    SLICE_X14Y41         FDCE (Hold_fdce_C_D)         0.120     2.250    Microroc_u1/SC_Readreg/Microroc_Param/param_store_fifo_din_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 usb_control/Microroc_param_Read_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.639     2.118    usb_control/Clk
    SLICE_X15Y44         FDCE                                         r  usb_control/Microroc_param_Read_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  usb_control/Microroc_param_Read_reg_reg[17]/Q
                         net (fo=1, routed)           0.055     2.315    Microroc_u1/SC_Readreg/Microroc_Param/Q[1]
    SLICE_X14Y44         LUT3 (Prop_lut3_I1_O)        0.045     2.360 r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.360    Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg[17]_i_1_n_0
    SLICE_X14Y44         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.914     2.680    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X14Y44         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[17]/C
                         clock pessimism             -0.548     2.131    
    SLICE_X14Y44         FDCE (Hold_fdce_C_D)         0.120     2.251    Microroc_u1/SC_Readreg/Microroc_Param/Read_shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 usb_control/Microroc_param_Ctest_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.636     2.115    usb_control/Clk
    SLICE_X31Y43         FDCE                                         r  usb_control/Microroc_param_Ctest_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     2.256 r  usb_control/Microroc_param_Ctest_reg[23]/Q
                         net (fo=1, routed)           0.055     2.312    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_param_Ctest_reg[63][7]
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.045     2.357 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.357    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[23]_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.910     2.676    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X30Y43         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[23]/C
                         clock pessimism             -0.547     2.128    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.120     2.248    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[273]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[289]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.590%)  route 0.352ns (65.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.574     2.053    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X9Y51          FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     2.194 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[273]/Q
                         net (fo=1, routed)           0.352     2.545    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[273]
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.590 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[289]_i_1/O
                         net (fo=1, routed)           0.000     2.590    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[289]_i_1_n_0
    SLICE_X15Y49         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[289]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.915     2.681    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X15Y49         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[289]/C
                         clock pessimism             -0.292     2.389    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.092     2.481    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[289]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[271]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[287]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.766%)  route 0.330ns (61.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.574     2.053    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X10Y51         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.164     2.217 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[271]/Q
                         net (fo=1, routed)           0.330     2.547    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[271]
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.592 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[287]_i_1/O
                         net (fo=1, routed)           0.000     2.592    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[287]_i_1_n_0
    SLICE_X15Y49         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[287]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.915     2.681    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X15Y49         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[287]/C
                         clock pessimism             -0.292     2.389    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.092     2.481    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[287]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 usb_control/MicrorocChannelMask_reg[83]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[420]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.623     2.102    usb_control/Clk
    SLICE_X43Y29         FDPE                                         r  usb_control/MicrorocChannelMask_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDPE (Prop_fdpe_C_Q)         0.141     2.243 r  usb_control/MicrorocChannelMask_reg[83]/Q
                         net (fo=2, routed)           0.064     2.307    Microroc_u1/SC_Readreg/Microroc_Param/MicrorocChannelMask_reg[191][83]
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.045     2.352 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[420]_i_1/O
                         net (fo=1, routed)           0.000     2.352    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[420]_i_1_n_0
    SLICE_X42Y29         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[420]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.896     2.662    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X42Y29         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[420]/C
                         clock pessimism             -0.546     2.115    
    SLICE_X42Y29         FDCE (Hold_fdce_C_D)         0.121     2.236    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[420]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y16     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y16     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y3      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y4      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y7      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y7      Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y6      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y5      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y28     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y17     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X14Y35     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X14Y35     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X36Y45     Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[49]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X12Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X14Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X14Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X13Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X11Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Microroc_Control/Microroc_SCurveTest/SC_test_single/CPT_DATA_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y36      Microroc_Control/Microroc_SCurveTest/SC_test_single/CPT_DATA_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X3Y36      Microroc_Control/Microroc_SCurveTest/SC_test_single/CPT_DATA_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y36      Microroc_Control/Microroc_SCurveTest/SC_test_single/CPT_DATA_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X3Y37      Microroc_Control/Microroc_SCurveTest/SC_test_single/CPT_DATA_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X2Y37      Microroc_Control/Microroc_SCurveTest/SC_test_single/CPT_DATA_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y37      Microroc_Control/Microroc_SCurveTest/SC_test_single/CPT_DATA_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      196.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.681ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 2.230ns (68.356%)  route 1.032ns (31.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 205.682 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.032     9.144    Microroc_u1/SC_Readreg/BitShift/dout[14]
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.105     9.249 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[14]_i_1/O
                         net (fo=1, routed)           0.000     9.249    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[14]_i_1_n_0
    SLICE_X7Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.483   205.682    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X7Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]/C
                         clock pessimism              0.290   205.972    
                         clock uncertainty           -0.074   205.898    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.032   205.930    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[14]
  -------------------------------------------------------------------
                         required time                        205.930    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                196.681    

Slack (MET) :             196.727ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 2.230ns (70.417%)  route 0.937ns (29.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.937     9.048    Microroc_u1/SC_Readreg/BitShift/dout[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.105     9.153 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[0]_i_1/O
                         net (fo=1, routed)           0.000     9.153    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[0]_i_1_n_0
    SLICE_X9Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.033   205.880    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[0]
  -------------------------------------------------------------------
                         required time                        205.880    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                196.727    

Slack (MET) :             196.738ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 2.230ns (69.815%)  route 0.964ns (30.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.964     9.076    Microroc_u1/SC_Readreg/BitShift/dout[4]
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.105     9.181 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1/O
                         net (fo=1, routed)           0.000     9.181    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[4]_i_1_n_0
    SLICE_X8Y44          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y44          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.072   205.919    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[4]
  -------------------------------------------------------------------
                         required time                        205.919    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                196.738    

Slack (MET) :             196.747ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 2.230ns (69.960%)  route 0.958ns (30.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.958     9.069    Microroc_u1/SC_Readreg/BitShift/dout[3]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.105     9.174 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[3]_i_1/O
                         net (fo=1, routed)           0.000     9.174    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[3]_i_1_n_0
    SLICE_X8Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X8Y43          FDCE (Setup_fdce_C_D)        0.074   205.921    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[3]
  -------------------------------------------------------------------
                         required time                        205.921    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                196.747    

Slack (MET) :             196.753ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.230ns (70.056%)  route 0.953ns (29.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.953     9.065    Microroc_u1/SC_Readreg/BitShift/dout[5]
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.105     9.170 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[5]_i_1/O
                         net (fo=1, routed)           0.000     9.170    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[5]_i_1_n_0
    SLICE_X8Y44          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y44          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.076   205.923    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[5]
  -------------------------------------------------------------------
                         required time                        205.923    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                196.753    

Slack (MET) :             196.790ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 2.230ns (70.765%)  route 0.921ns (29.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 205.682 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.921     9.033    Microroc_u1/SC_Readreg/BitShift/dout[15]
    SLICE_X7Y44          LUT4 (Prop_lut4_I0_O)        0.105     9.138 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[15]_i_1/O
                         net (fo=1, routed)           0.000     9.138    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[15]_i_1_n_0
    SLICE_X7Y44          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.483   205.682    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X7Y44          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]/C
                         clock pessimism              0.290   205.972    
                         clock uncertainty           -0.074   205.898    
    SLICE_X7Y44          FDCE (Setup_fdce_C_D)        0.030   205.928    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[15]
  -------------------------------------------------------------------
                         required time                        205.928    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                196.790    

Slack (MET) :             196.801ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 2.230ns (70.963%)  route 0.912ns (29.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 205.682 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.912     9.024    Microroc_u1/SC_Readreg/BitShift/dout[13]
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.105     9.129 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[13]_i_1/O
                         net (fo=1, routed)           0.000     9.129    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[13]_i_1_n_0
    SLICE_X7Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.483   205.682    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X7Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]/C
                         clock pessimism              0.290   205.972    
                         clock uncertainty           -0.074   205.898    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.032   205.930    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[13]
  -------------------------------------------------------------------
                         required time                        205.930    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                196.801    

Slack (MET) :             196.826ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.106ns (36.136%)  route 1.955ns (63.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 205.678 - 200.000 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.593     6.009    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y33          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.433     6.442 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/Q
                         net (fo=2, routed)           0.659     7.100    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_22_out[5]
    SLICE_X3Y34          LUT4 (Prop_lut4_I0_O)        0.115     7.215 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_7/O
                         net (fo=1, routed)           0.344     7.560    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_7_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.290     7.850 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3/O
                         net (fo=1, routed)           0.514     8.363    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I1_O)        0.268     8.631 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.438     9.069    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X2Y35          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.479   205.678    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y35          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.307   205.985    
                         clock uncertainty           -0.074   205.911    
    SLICE_X2Y35          FDPE (Setup_fdpe_C_D)       -0.015   205.896    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        205.896    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                196.826    

Slack (MET) :             196.834ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.643ns (52.619%)  route 1.479ns (47.381%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.348     6.366 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.790     7.156    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.682     7.838 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.838    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt0_carry_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.936 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.936    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt0_carry__0_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.201 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.689     8.890    Microroc_Control/Microroc_SCurveTest/data0[10]
    SLICE_X1Y45          LUT4 (Prop_lut4_I3_O)        0.250     9.140 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.140    Microroc_Control/Microroc_SCurveTest/p_1_in[10]
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.335   206.018    
                         clock uncertainty           -0.074   205.944    
    SLICE_X1Y45          FDCE (Setup_fdce_C_D)        0.030   205.974    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        205.974    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                196.834    

Slack (MET) :             196.837ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 2.230ns (72.995%)  route 0.825ns (27.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.571     5.986    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125     8.111 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.825     8.936    Microroc_u1/SC_Readreg/BitShift/dout[9]
    SLICE_X9Y43          LUT4 (Prop_lut4_I0_O)        0.105     9.041 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[9]_i_1/O
                         net (fo=1, routed)           0.000     9.041    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[9]_i_1_n_0
    SLICE_X9Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X9Y43          FDCE (Setup_fdce_C_D)        0.032   205.879    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]
  -------------------------------------------------------------------
                         required time                        205.879    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                196.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.662     2.141    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     2.282 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     2.338    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.561     2.141    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.078     2.219    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.662     2.141    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     2.282 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.338    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.561     2.141    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.076     2.217    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.662     2.141    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     2.282 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.338    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.561     2.141    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.075     2.216    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.663     2.142    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y33          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     2.283 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     2.339    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X3Y33          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.938     2.704    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y33          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.561     2.142    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.075     2.217    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.662     2.141    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     2.282 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     2.338    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.561     2.141    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.071     2.212    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.659     2.138    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y29          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDPE (Prop_fdpe_C_Q)         0.141     2.279 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.064     2.343    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X0Y29          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.934     2.700    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y29          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.561     2.138    
    SLICE_X0Y29          FDPE (Hold_fdpe_C_D)         0.075     2.213    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.656     2.135    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X1Y26          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.066     2.342    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X1Y26          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.930     2.696    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y26          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.560     2.135    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.075     2.210    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[1]/Q
                         net (fo=1, routed)           0.090     2.350    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg_n_0_[1]
    SLICE_X8Y43          LUT4 (Prop_lut4_I2_O)        0.045     2.395 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[2]_i_1/O
                         net (fo=1, routed)           0.000     2.395    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[2]_i_1_n_0
    SLICE_X8Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y43          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]/C
                         clock pessimism             -0.548     2.131    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.121     2.252    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.662     2.141    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     2.305 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.361    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X2Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.561     2.141    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.064     2.205    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.662     2.141    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     2.305 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.361    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X2Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y32          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.561     2.141    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.060     2.201    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_5
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y17     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1    Clk_Gen/BUFG_Clk_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y44      Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y44      Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y45      Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y45      Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y45      Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y43      Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y43      Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y44      Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y44      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y44      Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y34      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y34      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y33      Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_sloe
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 3.839ns (64.469%)  route 2.116ns (35.531%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.439     4.654    usb_cy7c68013A/CLK
    SLICE_X88Y135        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.433     5.087 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          0.626     5.713    usb_cy7c68013A/State[1]
    SLICE_X88Y129        LUT3 (Prop_lut3_I2_O)        0.105     5.818 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.490     7.308    usb_slrd_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.301    10.609 r  usb_sloe_OBUF_inst/O
                         net (fo=0)                   0.000    10.609    usb_sloe
    K2                                                                r  usb_sloe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_pktend
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 3.842ns (65.008%)  route 2.068ns (34.992%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.433     5.081 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          0.646     5.727    usb_cy7c68013A/State[2]
    SLICE_X88Y135        LUT3 (Prop_lut3_I1_O)        0.105     5.832 r  usb_cy7c68013A/usb_pktend_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.422     7.254    usb_pktend_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.304    10.557 r  usb_pktend_OBUF_inst/O
                         net (fo=0)                   0.000    10.557    usb_pktend
    G1                                                                r  usb_pktend (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slwr
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 3.832ns (65.352%)  route 2.031ns (34.648%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.433     5.081 r  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.647     5.728    usb_cy7c68013A/State[0]
    SLICE_X88Y133        LUT3 (Prop_lut3_I1_O)        0.105     5.833 r  usb_cy7c68013A/usb_slwr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.384     7.217    usb_slwr_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.294    10.511 r  usb_slwr_OBUF_inst/O
                         net (fo=0)                   0.000    10.511    usb_slwr
    H2                                                                r  usb_slwr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slrd
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 3.833ns (65.540%)  route 2.015ns (34.460%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.439     4.654    usb_cy7c68013A/CLK
    SLICE_X88Y135        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.433     5.087 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          0.626     5.713    usb_cy7c68013A/State[1]
    SLICE_X88Y129        LUT3 (Prop_lut3_I2_O)        0.105     5.818 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.389     7.207    usb_slrd_OBUF
    H3                   OBUF (Prop_obuf_I_O)         3.295    10.501 r  usb_slrd_OBUF_inst/O
                         net (fo=0)                   0.000    10.501    usb_slrd
    H3                                                                r  usb_slrd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (usb_clkout rise@20.833ns - usb_clkout fall@10.417ns)
  Data Path Delay:        5.408ns  (logic 0.589ns (10.890%)  route 4.819ns (89.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 25.220 - 20.833 ) 
    Source Clock Delay      (SCD):    6.971ns = ( 17.388 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.933    15.565    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.105    15.670 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          1.719    17.388    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X7Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDPE (Prop_fdpe_C_Q)         0.379    17.767 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=3, routed)           4.267    22.035    usb_cy7c68013A/empty
    SLICE_X87Y128        LUT6 (Prop_lut6_I2_O)        0.105    22.140 f  usb_cy7c68013A/FSM_sequential_State[1]_i_2/O
                         net (fo=1, routed)           0.552    22.692    usb_cy7c68013A/FSM_sequential_State[1]_i_2_n_0
    SLICE_X88Y135        LUT2 (Prop_lut2_I1_O)        0.105    22.797 r  usb_cy7c68013A/FSM_sequential_State[1]_i_1/O
                         net (fo=1, routed)           0.000    22.797    usb_cy7c68013A/FSM_sequential_State[1]_i_1_n_0
    SLICE_X88Y135        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.331    25.220    usb_cy7c68013A/CLK
    SLICE_X88Y135        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.159    25.379    
                         clock uncertainty           -0.035    25.343    
    SLICE_X88Y135        FDRE (Setup_fdre_C_D)        0.072    25.415    usb_cy7c68013A/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         25.415    
                         arrival time                         -22.797    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (usb_clkout rise@20.833ns - usb_clkout fall@10.417ns)
  Data Path Delay:        5.334ns  (logic 0.589ns (11.043%)  route 4.745ns (88.957%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 25.215 - 20.833 ) 
    Source Clock Delay      (SCD):    6.971ns = ( 17.388 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.933    15.565    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.105    15.670 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          1.719    17.388    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X7Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDPE (Prop_fdpe_C_Q)         0.379    17.767 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=3, routed)           4.404    22.172    usb_cy7c68013A/empty
    SLICE_X87Y128        LUT6 (Prop_lut6_I1_O)        0.105    22.277 f  usb_cy7c68013A/FSM_sequential_State[0]_i_2/O
                         net (fo=1, routed)           0.340    22.617    usb_cy7c68013A/FSM_sequential_State[0]_i_2_n_0
    SLICE_X88Y129        LUT5 (Prop_lut5_I1_O)        0.105    22.722 r  usb_cy7c68013A/FSM_sequential_State[0]_i_1/O
                         net (fo=1, routed)           0.000    22.722    usb_cy7c68013A/FSM_sequential_State[0]_i_1_n_0
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.326    25.215    usb_cy7c68013A/CLK
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.159    25.374    
                         clock uncertainty           -0.035    25.338    
    SLICE_X88Y129        FDRE (Setup_fdre_C_D)        0.076    25.414    usb_cy7c68013A/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         25.414    
                         arrival time                         -22.722    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.643ns (9.070%)  route 6.446ns (90.930%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 14.923 - 10.417 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.433     5.081 r  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          4.832     9.913    usb_cy7c68013A/State[0]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.105    10.018 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_19/O
                         net (fo=5, routed)           0.892    10.910    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.105    11.015 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.722    11.737    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y3          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.450    14.923    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y3          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.659    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.643ns (9.316%)  route 6.259ns (90.684%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.921 - 10.417 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.433     5.081 r  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          4.832     9.913    usb_cy7c68013A/State[0]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.105    10.018 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_19/O
                         net (fo=5, routed)           0.892    10.910    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.105    11.015 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.535    11.550    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y6          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.448    14.921    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y6          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.079    
                         clock uncertainty           -0.035    15.044    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.657    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.541ns (22.245%)  route 5.387ns (77.755%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 25.291 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         1.436    16.436 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           4.791    21.227    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.105    21.332 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.595    21.928    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X9Y25          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.402    25.291    usb_cy7c68013A/CLK
    SLICE_X9Y25          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/C
                         clock pessimism              0.000    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.168    25.088    usb_cy7c68013A/FD_BUS_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         25.088    
                         arrival time                         -21.928    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 usb_flagb
                            (input port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 1.541ns (22.245%)  route 5.387ns (77.755%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            15.000ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 25.291 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
                         input delay                 15.000    15.000    
    L1                                                0.000    15.000 f  usb_flagb (IN)
                         net (fo=0)                   0.000    15.000    usb_flagb
    L1                   IBUF (Prop_ibuf_I_O)         1.436    16.436 f  usb_flagb_IBUF_inst/O
                         net (fo=5, routed)           4.791    21.227    usb_cy7c68013A/usb_flagb_IBUF
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.105    21.332 r  usb_cy7c68013A/FD_BUS_OUT[15]_i_1/O
                         net (fo=16, routed)          0.595    21.928    usb_cy7c68013A/FD_BUS_OUT
    SLICE_X9Y25          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.402    25.291    usb_cy7c68013A/CLK
    SLICE_X9Y25          FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/C
                         clock pessimism              0.000    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X9Y25          FDRE (Setup_fdre_C_CE)      -0.168    25.088    usb_cy7c68013A/FD_BUS_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         25.088    
                         arrival time                         -21.928    
  -------------------------------------------------------------------
                         slack                                  3.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 12.521 - 10.417 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 12.001 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.660    12.001    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.146    12.147 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055    12.202    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.935    12.521    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.520    12.001    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.083    12.084    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.084    
                         arrival time                          12.202    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 12.426 - 10.417 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.911 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.571    11.911    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y65          FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.146    12.057 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055    12.112    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X9Y65          FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.840    12.426    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y65          FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.515    11.911    
    SLICE_X9Y65          FDCE (Hold_fdce_C_D)         0.082    11.993    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.993    
                         arrival time                          12.112    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[10]
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.082    12.080    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.080    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 12.521 - 10.417 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 12.001 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.660    12.001    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.146    12.147 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    12.202    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.935    12.521    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.520    12.001    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.082    12.083    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.083    
                         arrival time                          12.202    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.519 - 10.417 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 12.000 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.659    12.000    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.146    12.146 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.058    12.204    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.933    12.519    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.519    12.000    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.083    12.083    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.083    
                         arrival time                          12.204    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 12.426 - 10.417 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.911 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.571    11.911    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y65          FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.146    12.057 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    12.112    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X9Y65          FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.840    12.426    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y65          FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.515    11.911    
    SLICE_X9Y65          FDCE (Hold_fdce_C_D)         0.078    11.989    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.989    
                         arrival time                          12.112    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[12]
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.078    12.076    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 12.521 - 10.417 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 12.001 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.660    12.001    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.146    12.147 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    12.202    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.935    12.521    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y21          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.520    12.001    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.078    12.079    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -12.079    
                         arrival time                          12.202    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.203ns  (logic 0.146ns (71.910%)  route 0.057ns (28.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.519 - 10.417 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 12.000 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.659    12.000    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.146    12.146 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.057    12.203    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.933    12.519    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.519    12.000    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.078    12.078    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.078    
                         arrival time                          12.203    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.586%)  route 0.064ns (30.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.519 - 10.417 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 12.000 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.659    12.000    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.146    12.146 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.064    12.210    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.933    12.519    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X4Y22          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.519    12.000    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.082    12.082    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.082    
                         arrival time                          12.210    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clkout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { usb_clkout }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y3     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y4     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y6     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y5     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X0Y28    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.833      19.241     BUFGCTRL_X0Y16  Clk_Gen/BUFG_IFCLK/I
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X6Y23     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X6Y23     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X6Y23     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X5Y24     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X54Y99    usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X54Y99    usb_cy7c68013A/Acq_Start_Stop_sync2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X13Y73    usb_cy7c68013A/ControlWord_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X13Y73    usb_cy7c68013A/ControlWord_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X12Y73    usb_cy7c68013A/ControlWord_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X13Y73    usb_cy7c68013A/ControlWord_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X12Y73    usb_cy7c68013A/ControlWord_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X12Y73    usb_cy7c68013A/ControlWord_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X12Y73    usb_cy7c68013A/ControlWord_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X12Y73    usb_cy7c68013A/ControlWord_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X7Y27     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X7Y27     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X9Y27     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X9Y27     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.416      9.916      SLICE_X9Y27     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X6Y23     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X6Y23     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X6Y23     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X5Y24     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X5Y24     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_320M

Setup :           28  Failing Endpoints,  Worst Slack       -4.137ns,  Total Violation     -104.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.137ns  (required time - arrival time)
  Source:                 usb_control/MicrorocHoldDelay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 1.571ns (59.512%)  route 1.069ns (40.488%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 4.466 - 3.125 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.447     5.862    usb_control/Clk
    SLICE_X1Y81          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/MicrorocHoldDelay_reg[3]/Q
                         net (fo=2, routed)           0.508     6.749    usb_control/MicrorocHoldDelay[3]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.105     6.854 r  usb_control/DelayCnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.854    Microroc_u1/Hold_Gen/S[0]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.311 r  Microroc_u1/Hold_Gen/DelayCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.311    Microroc_u1/Hold_Gen/DelayCnt1_carry_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.527 f  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.331     7.858    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X2Y84          LUT4 (Prop_lut4_I1_O)        0.309     8.167 r  Microroc_u1/Hold_Gen/State[0]_i_2/O
                         net (fo=1, routed)           0.230     8.397    Microroc_u1/Hold_Gen/State[0]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.105     8.502 r  Microroc_u1/Hold_Gen/State[0]_i_1/O
                         net (fo=1, routed)           0.000     8.502    Microroc_u1/Hold_Gen/State[0]_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  Microroc_u1/Hold_Gen/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.341     4.466    Microroc_u1/Hold_Gen/rst_n
    SLICE_X2Y83          FDCE                                         r  Microroc_u1/Hold_Gen/State_reg[0]/C
                         clock pessimism              0.000     4.466    
                         clock uncertainty           -0.177     4.289    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.076     4.365    Microroc_u1/Hold_Gen/State_reg[0]
  -------------------------------------------------------------------
                         required time                          4.365    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                 -4.137    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 usb_control/MicrorocExternalRazDelayTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.559ns (63.740%)  route 0.887ns (36.260%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.602     6.018    usb_control/Clk
    SLICE_X2Y48          FDCE                                         r  usb_control/MicrorocExternalRazDelayTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  usb_control/MicrorocExternalRazDelayTime_reg[0]/Q
                         net (fo=2, routed)           0.363     6.779    Microroc_u1/Hold_Gen/MicrorocExternalRazDelayTime_reg[1][0]
    SLICE_X2Y48          LUT4 (Prop_lut4_I2_O)        0.234     7.013 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.436 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.643 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.524     8.167    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.297     8.464 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[9]_i_2/O
                         net (fo=1, routed)           0.000     8.464    Microroc_u1/Hold_Gen/p_0_in__4[9]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.177     4.295    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.032     4.327    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[9]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.134ns  (required time - arrival time)
  Source:                 usb_control/MicrorocExternalRazDelayTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.559ns (63.766%)  route 0.886ns (36.234%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.602     6.018    usb_control/Clk
    SLICE_X2Y48          FDCE                                         r  usb_control/MicrorocExternalRazDelayTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  usb_control/MicrorocExternalRazDelayTime_reg[0]/Q
                         net (fo=2, routed)           0.363     6.779    Microroc_u1/Hold_Gen/MicrorocExternalRazDelayTime_reg[1][0]
    SLICE_X2Y48          LUT4 (Prop_lut4_I2_O)        0.234     7.013 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.436 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.643 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.523     8.166    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT5 (Prop_lut5_I3_O)        0.297     8.463 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[8]_i_1/O
                         net (fo=1, routed)           0.000     8.463    Microroc_u1/Hold_Gen/p_0_in__4[8]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.177     4.295    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.033     4.328    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[8]
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                 -4.134    

Slack (VIOLATED) :        -4.049ns  (required time - arrival time)
  Source:                 usb_control/MicrorocExternalRazDelayTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 1.559ns (66.147%)  route 0.798ns (33.853%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.602     6.018    usb_control/Clk
    SLICE_X2Y48          FDCE                                         r  usb_control/MicrorocExternalRazDelayTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  usb_control/MicrorocExternalRazDelayTime_reg[0]/Q
                         net (fo=2, routed)           0.363     6.779    Microroc_u1/Hold_Gen/MicrorocExternalRazDelayTime_reg[1][0]
    SLICE_X2Y48          LUT4 (Prop_lut4_I2_O)        0.234     7.013 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.436 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.643 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.435     8.078    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.297     8.375 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[6]_i_1/O
                         net (fo=1, routed)           0.000     8.375    Microroc_u1/Hold_Gen/p_0_in__4[6]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.177     4.295    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.030     4.325    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[6]
  -------------------------------------------------------------------
                         required time                          4.325    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 -4.049    

Slack (VIOLATED) :        -4.044ns  (required time - arrival time)
  Source:                 usb_control/MicrorocExternalRazDelayTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 1.559ns (66.231%)  route 0.795ns (33.769%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.602     6.018    usb_control/Clk
    SLICE_X2Y48          FDCE                                         r  usb_control/MicrorocExternalRazDelayTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  usb_control/MicrorocExternalRazDelayTime_reg[0]/Q
                         net (fo=2, routed)           0.363     6.779    Microroc_u1/Hold_Gen/MicrorocExternalRazDelayTime_reg[1][0]
    SLICE_X2Y48          LUT4 (Prop_lut4_I2_O)        0.234     7.013 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.436 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.643 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.432     8.075    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.297     8.372 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[7]_i_1/O
                         net (fo=1, routed)           0.000     8.372    Microroc_u1/Hold_Gen/p_0_in__4[7]
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.177     4.295    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.032     4.327    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[7]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 -4.044    

Slack (VIOLATED) :        -3.941ns  (required time - arrival time)
  Source:                 usb_control/MicrorocHoldDelay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/DelayCnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.466ns (61.141%)  route 0.932ns (38.859%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 4.464 - 3.125 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.447     5.862    usb_control/Clk
    SLICE_X1Y81          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/MicrorocHoldDelay_reg[3]/Q
                         net (fo=2, routed)           0.508     6.749    usb_control/MicrorocHoldDelay[3]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.105     6.854 r  usb_control/DelayCnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.854    Microroc_u1/Hold_Gen/S[0]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.311 r  Microroc_u1/Hold_Gen/DelayCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.311    Microroc_u1/Hold_Gen/DelayCnt1_carry_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.527 r  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.424     7.951    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X0Y81          LUT6 (Prop_lut6_I4_O)        0.309     8.260 r  Microroc_u1/Hold_Gen/DelayCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.260    Microroc_u1/Hold_Gen/p_0_in__2[4]
    SLICE_X0Y81          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.339     4.464    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y81          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[4]/C
                         clock pessimism              0.000     4.464    
                         clock uncertainty           -0.177     4.287    
    SLICE_X0Y81          FDCE (Setup_fdce_C_D)        0.032     4.319    Microroc_u1/Hold_Gen/DelayCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.319    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                 -3.941    

Slack (VIOLATED) :        -3.934ns  (required time - arrival time)
  Source:                 usb_control/MicrorocExternalRazDelayTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.559ns (69.551%)  route 0.683ns (30.449%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.602     6.018    usb_control/Clk
    SLICE_X2Y48          FDCE                                         r  usb_control/MicrorocExternalRazDelayTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  usb_control/MicrorocExternalRazDelayTime_reg[0]/Q
                         net (fo=2, routed)           0.363     6.779    Microroc_u1/Hold_Gen/MicrorocExternalRazDelayTime_reg[1][0]
    SLICE_X2Y48          LUT4 (Prop_lut4_I2_O)        0.234     7.013 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.436 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.643 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.319     7.962    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X0Y50          LUT3 (Prop_lut3_I1_O)        0.297     8.259 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[1]_i_1/O
                         net (fo=1, routed)           0.000     8.259    Microroc_u1/Hold_Gen/p_0_in__4[1]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.177     4.295    
    SLICE_X0Y50          FDCE (Setup_fdce_C_D)        0.030     4.325    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          4.325    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                 -3.934    

Slack (VIOLATED) :        -3.934ns  (required time - arrival time)
  Source:                 usb_control/MicrorocHoldDelay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/DelayCnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.466ns (61.274%)  route 0.927ns (38.726%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 4.466 - 3.125 ) 
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.447     5.862    usb_control/Clk
    SLICE_X1Y81          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.379     6.241 r  usb_control/MicrorocHoldDelay_reg[3]/Q
                         net (fo=2, routed)           0.508     6.749    usb_control/MicrorocHoldDelay[3]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.105     6.854 r  usb_control/DelayCnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.854    Microroc_u1/Hold_Gen/S[0]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.311 r  Microroc_u1/Hold_Gen/DelayCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.311    Microroc_u1/Hold_Gen/DelayCnt1_carry_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.527 r  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.419     7.946    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X1Y83          LUT5 (Prop_lut5_I3_O)        0.309     8.255 r  Microroc_u1/Hold_Gen/DelayCnt[8]_i_2/O
                         net (fo=1, routed)           0.000     8.255    Microroc_u1/Hold_Gen/p_0_in__2[8]
    SLICE_X1Y83          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.341     4.466    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y83          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[8]/C
                         clock pessimism              0.000     4.466    
                         clock uncertainty           -0.177     4.289    
    SLICE_X1Y83          FDCE (Setup_fdce_C_D)        0.032     4.321    Microroc_u1/Hold_Gen/DelayCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.321    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 -3.934    

Slack (VIOLATED) :        -3.930ns  (required time - arrival time)
  Source:                 usb_control/MicrorocExternalRazDelayTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.559ns (69.607%)  route 0.681ns (30.393%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.602     6.018    usb_control/Clk
    SLICE_X2Y48          FDCE                                         r  usb_control/MicrorocExternalRazDelayTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  usb_control/MicrorocExternalRazDelayTime_reg[0]/Q
                         net (fo=2, routed)           0.363     6.779    Microroc_u1/Hold_Gen/MicrorocExternalRazDelayTime_reg[1][0]
    SLICE_X2Y48          LUT4 (Prop_lut4_I2_O)        0.234     7.013 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.436 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.643 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.317     7.960    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X0Y50          LUT5 (Prop_lut5_I3_O)        0.297     8.257 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[3]_i_1/O
                         net (fo=1, routed)           0.000     8.257    Microroc_u1/Hold_Gen/p_0_in__4[3]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.177     4.295    
    SLICE_X0Y50          FDCE (Setup_fdce_C_D)        0.032     4.327    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 -3.930    

Slack (VIOLATED) :        -3.930ns  (required time - arrival time)
  Source:                 usb_control/MicrorocExternalRazDelayTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Clk_320M rise@3.125ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 1.559ns (69.619%)  route 0.680ns (30.381%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 4.472 - 3.125 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.602     6.018    usb_control/Clk
    SLICE_X2Y48          FDCE                                         r  usb_control/MicrorocExternalRazDelayTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  usb_control/MicrorocExternalRazDelayTime_reg[0]/Q
                         net (fo=2, routed)           0.363     6.779    Microroc_u1/Hold_Gen/MicrorocExternalRazDelayTime_reg[1][0]
    SLICE_X2Y48          LUT4 (Prop_lut4_I2_O)        0.234     7.013 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.013    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_i_8_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.436 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     7.643 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0/CO[0]
                         net (fo=13, routed)          0.317     7.960    Microroc_u1/Hold_Gen/ExternalRazDelayCount1_carry__0_n_3
    SLICE_X0Y50          LUT4 (Prop_lut4_I2_O)        0.297     8.257 r  Microroc_u1/Hold_Gen/ExternalRazDelayCount[2]_i_1/O
                         net (fo=1, routed)           0.000     8.257    Microroc_u1/Hold_Gen/p_0_in__4[2]
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      3.125     3.125 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     3.125 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.347     4.472    Microroc_u1/Hold_Gen/rst_n
    SLICE_X0Y50          FDCE                                         r  Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]/C
                         clock pessimism              0.000     4.472    
                         clock uncertainty           -0.177     4.295    
    SLICE_X0Y50          FDCE (Setup_fdce_C_D)        0.032     4.327    Microroc_u1/Hold_Gen/ExternalRazDelayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 -3.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 usb_control/Microroc_Internal_or_External_raz_chn_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/TrigAnd2_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.189ns (55.595%)  route 0.151ns (44.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.668     2.147    usb_control/Clk
    SLICE_X4Y49          FDPE                                         r  usb_control/Microroc_Internal_or_External_raz_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDPE (Prop_fdpe_C_Q)         0.141     2.288 r  usb_control/Microroc_Internal_or_External_raz_chn_reg/Q
                         net (fo=5, routed)           0.151     2.439    usb_control/Microroc_Internal_or_External_raz_chn
    SLICE_X5Y49          LUT2 (Prop_lut2_I0_O)        0.048     2.487 r  usb_control/TrigAnd2_i_1/O
                         net (fo=1, routed)           0.000     2.487    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg_0
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.945     0.945    Microroc_u1/Hold_Gen/rst_n
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd2_reg/C
                         clock pessimism              0.000     0.945    
                         clock uncertainty            0.177     1.121    
    SLICE_X5Y49          FDPE (Hold_fdpe_C_D)         0.107     1.228    Microroc_u1/Hold_Gen/TrigAnd2_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 usb_control/Microroc_Internal_or_External_raz_chn_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/TrigAnd1_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.200%)  route 0.151ns (44.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.668     2.147    usb_control/Clk
    SLICE_X4Y49          FDPE                                         r  usb_control/Microroc_Internal_or_External_raz_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDPE (Prop_fdpe_C_Q)         0.141     2.288 r  usb_control/Microroc_Internal_or_External_raz_chn_reg/Q
                         net (fo=5, routed)           0.151     2.439    usb_control/Microroc_Internal_or_External_raz_chn
    SLICE_X5Y49          LUT4 (Prop_lut4_I3_O)        0.045     2.484 r  usb_control/TrigAnd1_i_1/O
                         net (fo=1, routed)           0.000     2.484    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.945     0.945    Microroc_u1/Hold_Gen/rst_n
    SLICE_X5Y49          FDPE                                         r  Microroc_u1/Hold_Gen/TrigAnd1_reg/C
                         clock pessimism              0.000     0.945    
                         clock uncertainty            0.177     1.121    
    SLICE_X5Y49          FDPE (Hold_fdpe_C_D)         0.091     1.212    Microroc_u1/Hold_Gen/TrigAnd1_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 usb_control/MicrorocHold_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.691%)  route 0.204ns (52.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    usb_control/Clk
    SLICE_X3Y84          FDCE                                         r  usb_control/MicrorocHold_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  usb_control/MicrorocHold_en_reg/Q
                         net (fo=2, routed)           0.204     2.422    Microroc_u1/Hold_Gen/UsbMicrorocHold_en
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045     2.467 r  Microroc_u1/Hold_Gen/State[0]_i_1/O
                         net (fo=1, routed)           0.000     2.467    Microroc_u1/Hold_Gen/State[0]_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  Microroc_u1/Hold_Gen/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.868     0.868    Microroc_u1/Hold_Gen/rst_n
    SLICE_X2Y83          FDCE                                         r  Microroc_u1/Hold_Gen/State_reg[0]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.177     1.044    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121     1.165    Microroc_u1/Hold_Gen/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 usb_control/Microroc_Trig_Coincid_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/TrigSync1_reg/D
                            (rising edge-triggered cell FDPE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.185%)  route 0.200ns (51.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.603     2.082    usb_control/Clk
    SLICE_X1Y51          FDCE                                         r  usb_control/Microroc_Trig_Coincid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     2.223 r  usb_control/Microroc_Trig_Coincid_reg[1]/Q
                         net (fo=2, routed)           0.200     2.423    usb_control/Microroc_Trig_Coincid[1]
    SLICE_X1Y52          LUT6 (Prop_lut6_I2_O)        0.045     2.468 r  usb_control/TrigSync1_i_1/O
                         net (fo=1, routed)           0.000     2.468    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[1]
    SLICE_X1Y52          FDPE                                         r  Microroc_u1/Hold_Gen/TrigSync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.876     0.876    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y52          FDPE                                         r  Microroc_u1/Hold_Gen/TrigSync1_reg/C
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.177     1.052    
    SLICE_X1Y52          FDPE (Hold_fdpe_C_D)         0.091     1.143    Microroc_u1/Hold_Gen/TrigSync1_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 usb_control/MicrorocHoldDelay_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/DelayCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.403ns (54.079%)  route 0.342ns (45.921%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    usb_control/Clk
    SLICE_X0Y84          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  usb_control/MicrorocHoldDelay_reg[8]/Q
                         net (fo=3, routed)           0.159     2.377    usb_control/MicrorocHoldDelay_reg[8]_0[2]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.048     2.425 r  usb_control/DelayCnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.425    Microroc_u1/Hold_Gen/MicrorocHoldDelay_reg[8][0]
    SLICE_X0Y83          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     2.513 r  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.183     2.696    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X2Y84          LUT4 (Prop_lut4_I2_O)        0.126     2.822 r  Microroc_u1/Hold_Gen/DelayCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.822    Microroc_u1/Hold_Gen/p_0_in__2[2]
    SLICE_X2Y84          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.869     0.869    Microroc_u1/Hold_Gen/rst_n
    SLICE_X2Y84          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[2]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.177     1.045    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.121     1.166    Microroc_u1/Hold_Gen/DelayCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 usb_control/MicrorocHoldDelay_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/DelayCnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.403ns (53.934%)  route 0.344ns (46.066%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    usb_control/Clk
    SLICE_X0Y84          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  usb_control/MicrorocHoldDelay_reg[8]/Q
                         net (fo=3, routed)           0.159     2.377    usb_control/MicrorocHoldDelay_reg[8]_0[2]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.048     2.425 r  usb_control/DelayCnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.425    Microroc_u1/Hold_Gen/MicrorocHoldDelay_reg[8][0]
    SLICE_X0Y83          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     2.513 r  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.185     2.698    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X2Y84          LUT3 (Prop_lut3_I1_O)        0.126     2.824 r  Microroc_u1/Hold_Gen/DelayCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.824    Microroc_u1/Hold_Gen/p_0_in__2[1]
    SLICE_X2Y84          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.869     0.869    Microroc_u1/Hold_Gen/rst_n
    SLICE_X2Y84          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[1]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.177     1.045    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.120     1.165    Microroc_u1/Hold_Gen/DelayCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 usb_control/MicrorocHoldDelay_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/DelayCnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.403ns (55.011%)  route 0.330ns (44.989%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    usb_control/Clk
    SLICE_X0Y84          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  usb_control/MicrorocHoldDelay_reg[8]/Q
                         net (fo=3, routed)           0.159     2.377    usb_control/MicrorocHoldDelay_reg[8]_0[2]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.048     2.425 r  usb_control/DelayCnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.425    Microroc_u1/Hold_Gen/MicrorocHoldDelay_reg[8][0]
    SLICE_X0Y83          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     2.513 r  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.170     2.683    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.126     2.809 r  Microroc_u1/Hold_Gen/DelayCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.809    Microroc_u1/Hold_Gen/p_0_in__2[7]
    SLICE_X3Y83          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.868     0.868    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y83          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[7]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.177     1.044    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.092     1.136    Microroc_u1/Hold_Gen/DelayCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.676ns  (arrival time - required time)
  Source:                 usb_control/MicrorocHoldDelay_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/DelayCnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.403ns (54.786%)  route 0.333ns (45.213%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    usb_control/Clk
    SLICE_X0Y84          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  usb_control/MicrorocHoldDelay_reg[8]/Q
                         net (fo=3, routed)           0.159     2.377    usb_control/MicrorocHoldDelay_reg[8]_0[2]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.048     2.425 r  usb_control/DelayCnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.425    Microroc_u1/Hold_Gen/MicrorocHoldDelay_reg[8][0]
    SLICE_X0Y83          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     2.513 r  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.173     2.686    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.126     2.812 r  Microroc_u1/Hold_Gen/DelayCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.812    Microroc_u1/Hold_Gen/p_0_in__2[6]
    SLICE_X3Y83          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.868     0.868    Microroc_u1/Hold_Gen/rst_n
    SLICE_X3Y83          FDCE                                         r  Microroc_u1/Hold_Gen/DelayCnt_reg[6]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.177     1.044    
    SLICE_X3Y83          FDCE (Hold_fdce_C_D)         0.092     1.136    Microroc_u1/Hold_Gen/DelayCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 usb_control/MicrorocHoldDelay_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.403ns (54.343%)  route 0.339ns (45.657%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    usb_control/Clk
    SLICE_X0Y84          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  usb_control/MicrorocHoldDelay_reg[8]/Q
                         net (fo=3, routed)           0.159     2.377    usb_control/MicrorocHoldDelay_reg[8]_0[2]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.048     2.425 r  usb_control/DelayCnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.425    Microroc_u1/Hold_Gen/MicrorocHoldDelay_reg[8][0]
    SLICE_X0Y83          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     2.513 f  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.179     2.692    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X1Y84          LUT4 (Prop_lut4_I1_O)        0.126     2.818 r  Microroc_u1/Hold_Gen/State[1]_i_1/O
                         net (fo=1, routed)           0.000     2.818    Microroc_u1/Hold_Gen/State[1]_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.869     0.869    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/State_reg[1]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.177     1.045    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.092     1.137    Microroc_u1/Hold_Gen/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 usb_control/MicrorocHoldDelay_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/Hold_r_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             Clk_320M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_320M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.403ns (54.124%)  route 0.342ns (45.876%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    usb_control/Clk
    SLICE_X0Y84          FDCE                                         r  usb_control/MicrorocHoldDelay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  usb_control/MicrorocHoldDelay_reg[8]/Q
                         net (fo=3, routed)           0.159     2.377    usb_control/MicrorocHoldDelay_reg[8]_0[2]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.048     2.425 r  usb_control/DelayCnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.425    Microroc_u1/Hold_Gen/MicrorocHoldDelay_reg[8][0]
    SLICE_X0Y83          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     2.513 f  Microroc_u1/Hold_Gen/DelayCnt1_carry__0/CO[0]
                         net (fo=12, routed)          0.182     2.695    Microroc_u1/Hold_Gen/DelayCnt1
    SLICE_X1Y84          LUT5 (Prop_lut5_I0_O)        0.126     2.821 r  Microroc_u1/Hold_Gen/Hold_r_i_1/O
                         net (fo=1, routed)           0.000     2.821    Microroc_u1/Hold_Gen/Hold_r_i_1_n_0
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/Hold_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.869     0.869    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/Hold_r_reg/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.177     1.045    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.092     1.137    Microroc_u1/Hold_Gen/Hold_r_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  1.684    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_40M

Setup :            2  Failing Endpoints,  Worst Slack       -0.228ns,  Total Violation       -0.265ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SELECT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 4.096ns (57.251%)  route 3.058ns (42.749%))
  Logic Levels:           3  (LUT2=1 LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          0.763     7.081    usb_control/ModeSelect[0]
    SLICE_X15Y27         LUT2 (Prop_lut2_I1_O)        0.105     7.186 f  usb_control/SELECT_OBUF_inst_i_2/O
                         net (fo=105, routed)         0.368     7.554    usb_control/Test_Start_reg1_reg
    SLICE_X15Y27         LUT4 (Prop_lut4_I0_O)        0.126     7.680 r  usb_control/SELECT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.927     9.607    SELECT_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.486    13.093 r  SELECT_OBUF_inst/O
                         net (fo=0)                   0.000    13.093    SELECT
    V15                                                               r  SELECT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 3.232ns (46.378%)  route 3.737ns (53.622%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.517     5.933    usb_control/Clk
    SLICE_X14Y27         FDCE                                         r  usb_control/ModeSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.433     6.366 r  usb_control/ModeSelect_reg[1]/Q
                         net (fo=75, routed)          1.120     7.485    usb_control/ModeSelect[1]
    SLICE_X39Y40         LUT5 (Prop_lut5_I3_O)        0.105     7.590 r  usb_control/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.617    10.207    LED_OBUF[5]
    Y9                   OBUF (Prop_obuf_I_O)         2.694    12.901 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.901    LED[5]
    Y9                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 usb_control/Microroc_sel_readout_chn_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT2
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 3.932ns (57.174%)  route 2.945ns (42.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.450     5.865    usb_control/Clk
    SLICE_X3Y84          FDCE                                         r  usb_control/Microroc_sel_readout_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.348     6.213 f  usb_control/Microroc_sel_readout_chn_reg/Q
                         net (fo=8, routed)           1.180     7.394    Microroc_u1/AutoDAQ/Microroc_sel_readout_chn
    SLICE_X2Y53          LUT2 (Prop_lut2_I1_O)        0.242     7.636 r  Microroc_u1/AutoDAQ/START_READOUT2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.765     9.400    START_READOUT2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.342    12.742 r  START_READOUT2_OBUF_inst/O
                         net (fo=0)                   0.000    12.742    START_READOUT2
    W14                                                               r  START_READOUT2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_A
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 3.829ns (56.591%)  route 2.937ns (43.409%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.454     5.869    usb_control/Clk
    SLICE_X0Y61          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.379     6.248 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=4, routed)           0.915     7.164    Microroc_u1/AutoDAQ/Microroc_powerpulsing_en
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.105     7.269 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.022     9.291    PWR_ON_DAC_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.345    12.636 r  PWR_ON_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.636    PWR_ON_A
    W22                                                               r  PWR_ON_A (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 usb_control/Microroc_sel_readout_chn_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 4.125ns (62.783%)  route 2.445ns (37.217%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.450     5.865    usb_control/Clk
    SLICE_X3Y84          FDCE                                         r  usb_control/Microroc_sel_readout_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.348     6.213 r  usb_control/Microroc_sel_readout_chn_reg/Q
                         net (fo=8, routed)           0.868     7.081    usb_control/Microroc_sel_readout_chn
    SLICE_X0Y72          LUT2 (Prop_lut2_I0_O)        0.263     7.344 r  usb_control/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.578     8.922    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.514    12.436 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000    12.436    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_ADC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 3.826ns (58.801%)  route 2.680ns (41.199%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.454     5.869    usb_control/Clk
    SLICE_X0Y61          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.379     6.248 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=4, routed)           0.772     7.021    usb_control/Microroc_powerpulsing_en
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.105     7.126 r  usb_control/PWR_ON_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.908     9.034    PWR_ON_ADC_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.342    12.376 r  PWR_ON_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    12.376    PWR_ON_ADC
    U21                                                               r  PWR_ON_ADC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 3.823ns (58.936%)  route 2.664ns (41.064%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.454     5.869    usb_control/Clk
    SLICE_X0Y61          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.379     6.248 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=4, routed)           0.915     7.164    Microroc_u1/AutoDAQ/Microroc_powerpulsing_en
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.105     7.269 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.749     9.017    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.339    12.357 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    12.357    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_D
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 3.835ns (59.310%)  route 2.631ns (40.690%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.454     5.869    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y62          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.379     6.248 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/Q
                         net (fo=31, routed)          0.697     6.945    Microroc_u1/AutoDAQ/State[2]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.105     7.050 r  Microroc_u1/AutoDAQ/PWR_ON_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.935     8.985    PWR_ON_D_OBUF
    W21                  OBUF (Prop_obuf_I_O)         3.351    12.336 r  PWR_ON_D_OBUF_inst/O
                         net (fo=0)                   0.000    12.336    PWR_ON_D
    W21                                                               r  PWR_ON_D (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 3.677ns (65.856%)  route 1.906ns (34.144%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -6.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.598     6.014    Microroc_u1/Trig_Gen/Clk
    SLICE_X1Y37          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.379     6.393 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           1.906     8.299    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.298    11.596 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000    11.596    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/Start_Acq_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_ACQ
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 3.734ns (66.170%)  route 1.909ns (33.830%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.454     5.869    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y62          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.379     6.248 r  Microroc_u1/AutoDAQ/Start_Acq_reg/Q
                         net (fo=3, routed)           1.909     8.158    START_ACQ_OBUF
    Y22                  OBUF (Prop_obuf_I_O)         3.355    11.513 r  START_ACQ_OBUF_inst/O
                         net (fo=0)                   0.000    11.513    START_ACQ
    Y22                                                               r  START_ACQ (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  1.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.854ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RST_COUNTERB
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 1.445ns (75.576%)  route 0.467ns (24.424%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    Microroc_u1/Trig_Gen/Clk
    SLICE_X3Y64          FDPE                                         r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     2.218 r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/Q
                         net (fo=1, routed)           0.467     2.685    RST_COUNTERB_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.304     3.989 r  RST_COUNTERB_OBUF_inst/O
                         net (fo=0)                   0.000     3.989    RST_COUNTERB
    Y19                                                               r  RST_COUNTERB (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.886ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Reset_b_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.438ns (73.931%)  route 0.507ns (26.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y64          FDPE                                         r  Microroc_u1/AutoDAQ/Reset_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDPE (Prop_fdpe_C_Q)         0.141     2.218 r  Microroc_u1/AutoDAQ/Reset_b_reg/Q
                         net (fo=1, routed)           0.507     2.725    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.297     4.021 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000     4.021    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.021    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.895ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNP
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.853ns (43.755%)  route 1.096ns (56.245%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.602     2.081    Microroc_u1/Trig_Gen/Clk
    SLICE_X4Y50          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     2.222 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.096     3.318    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_O)     0.712     4.030 r  Microroc_u1/OBUFDS_Raz/O
                         net (fo=0)                   0.000     4.030    RAZ_CHNP
    H17                                                               r  RAZ_CHNP (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.896ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNN
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.854ns (43.784%)  route 1.096ns (56.216%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.602     2.081    Microroc_u1/Trig_Gen/Clk
    SLICE_X4Y50          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     2.222 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           1.096     3.318    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_OB)    0.713     4.031 r  Microroc_u1/OBUFDS_Raz/OB
                         net (fo=0)                   0.000     4.031    RAZ_CHNN
    H18                                                               r  RAZ_CHNN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.031    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             6.013ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 1.394ns (69.549%)  route 0.610ns (30.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.665     2.144    Microroc_u1/Trig_Gen/Clk
    SLICE_X1Y37          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     2.285 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           0.610     2.895    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.253     4.148 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000     4.148    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.019ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Start_Acq_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_ACQ
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 1.451ns (69.883%)  route 0.625ns (30.117%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.599     2.078    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y62          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     2.219 r  Microroc_u1/AutoDAQ/Start_Acq_reg/Q
                         net (fo=3, routed)           0.625     2.844    START_ACQ_OBUF
    Y22                  OBUF (Prop_obuf_I_O)         1.310     4.154 r  START_ACQ_OBUF_inst/O
                         net (fo=0)                   0.000     4.154    START_ACQ
    Y22                                                               r  START_ACQ (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.129ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 1.358ns (61.075%)  route 0.866ns (38.925%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.562     2.041    usb_control/Clk
    SLICE_X35Y67         FDPE                                         r  usb_control/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDPE (Prop_fdpe_C_Q)         0.141     2.182 r  usb_control/LED_reg[2]/Q
                         net (fo=1, routed)           0.866     3.047    LED_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.217     4.264 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.264    LED[2]
    V5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.150ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.383ns (61.610%)  route 0.862ns (38.390%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.562     2.041    usb_control/Clk
    SLICE_X34Y67         FDPE                                         r  usb_control/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDPE (Prop_fdpe_C_Q)         0.164     2.205 r  usb_control/LED_reg[1]/Q
                         net (fo=1, routed)           0.862     3.066    LED_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         1.219     4.285 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.285    LED[1]
    U6                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.162ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 1.480ns (66.656%)  route 0.740ns (33.344%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598     2.077    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     2.218 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          0.200     2.418    Microroc_u1/AutoDAQ/State[0]
    SLICE_X0Y64          LUT5 (Prop_lut5_I3_O)        0.045     2.463 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.540     3.003    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.294     4.297 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     4.297    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.192ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.374ns (60.207%)  route 0.908ns (39.793%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.566     2.045    usb_control/Clk
    SLICE_X38Y53         FDPE                                         r  usb_control/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDPE (Prop_fdpe_C_Q)         0.164     2.209 r  usb_control/LED_reg[3]/Q
                         net (fo=1, routed)           0.908     3.117    LED_OBUF[3]
    Y8                   OBUF (Prop_obuf_I_O)         1.210     4.328 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.328    LED[3]
    Y8                                                                r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  6.192    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_320M
  To Clock:  pll_40

Setup :            5  Failing Endpoints,  Worst Slack       -3.628ns,  Total Violation      -12.488ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.628ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/SingleRaz_en_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Trig_Gen/Raz_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (pll_40 rise@25.000ns - Clk_320M rise@21.875ns)
  Data Path Delay:        10.611ns  (logic 0.379ns (3.572%)  route 10.232ns (96.428%))
  Logic Levels:           0  
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 30.682 - 25.000 ) 
    Source Clock Delay      (SCD):    1.601ns = ( 23.476 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.875 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.601    23.476    Microroc_u1/Hold_Gen/rst_n
    SLICE_X4Y48          FDCE                                         r  Microroc_u1/Hold_Gen/SingleRaz_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.379    23.855 r  Microroc_u1/Hold_Gen/SingleRaz_en_reg/Q
                         net (fo=2, routed)          10.232    34.087    Microroc_u1/Trig_Gen/Raz_en
    SLICE_X4Y49          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.483    30.682    Microroc_u1/Trig_Gen/Clk
    SLICE_X4Y49          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_r1_reg/C
                         clock pessimism              0.000    30.682    
                         clock uncertainty           -0.177    30.505    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)       -0.047    30.458    Microroc_u1/Trig_Gen/Raz_r1_reg
  -------------------------------------------------------------------
                         required time                         30.458    
                         arrival time                         -34.087    
  -------------------------------------------------------------------
                         slack                                 -3.628    

Slack (VIOLATED) :        -3.007ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (pll_40 rise@25.000ns - Clk_320M rise@21.875ns)
  Data Path Delay:        11.710ns  (logic 1.532ns (13.079%)  route 10.179ns (86.921%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 30.683 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.875 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     21.875    21.875 r  
                         input delay                  0.000    21.875    
    W16                                               0.000    21.875 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    21.875    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.427    23.302 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)          10.179    33.480    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.105    33.585 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1/O
                         net (fo=1, routed)           0.000    33.585    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1_n_0
    SLICE_X2Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.484    30.683    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X2Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000    30.683    
                         clock uncertainty           -0.177    30.506    
    SLICE_X2Y43          FDPE (Setup_fdpe_C_D)        0.072    30.578    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.578    
                         arrival time                         -33.585    
  -------------------------------------------------------------------
                         slack                                 -3.007    

Slack (VIOLATED) :        -2.766ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (pll_40 rise@25.000ns - Clk_320M rise@21.875ns)
  Data Path Delay:        11.428ns  (logic 1.521ns (13.309%)  route 9.907ns (86.691%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 30.682 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.875 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     21.875    21.875 r  
                         input delay                  0.000    21.875    
    T18                                               0.000    21.875 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    21.875    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.416    23.291 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           9.907    33.198    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.105    33.303 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1/O
                         net (fo=1, routed)           0.000    33.303    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1_n_0
    SLICE_X4Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.483    30.682    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X4Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000    30.682    
                         clock uncertainty           -0.177    30.505    
    SLICE_X4Y43          FDPE (Setup_fdpe_C_D)        0.032    30.537    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.537    
                         arrival time                         -33.303    
  -------------------------------------------------------------------
                         slack                                 -2.766    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (pll_40 rise@25.000ns - Clk_320M rise@21.875ns)
  Data Path Delay:        11.413ns  (logic 1.551ns (13.591%)  route 9.862ns (86.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 30.683 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.875 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     21.875    21.875 r  
                         input delay                  0.000    21.875    
    T20                                               0.000    21.875 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    21.875    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.446    23.321 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           9.862    33.183    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.105    33.288 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0/O
                         net (fo=1, routed)           0.000    33.288    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0_n_0
    SLICE_X2Y44          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.484    30.683    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X2Y44          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000    30.683    
                         clock uncertainty           -0.177    30.506    
    SLICE_X2Y44          FDPE (Setup_fdpe_C_D)        0.072    30.578    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.578    
                         arrival time                         -33.288    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/Hold_r_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/AD9220/Hold_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (pll_40 rise@25.000ns - Clk_320M rise@21.875ns)
  Data Path Delay:        7.544ns  (logic 0.379ns (5.024%)  route 7.165ns (94.976%))
  Logic Levels:           0  
  Clock Path Skew:        4.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 30.682 - 25.000 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 23.325 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                     21.875    21.875 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.875 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.450    23.325    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/Hold_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.379    23.704 r  Microroc_u1/Hold_Gen/Hold_r_reg/Q
                         net (fo=3, routed)           7.165    30.868    Microroc_Control/AD9220/HOLD_OBUF
    SLICE_X6Y44          FDCE                                         r  Microroc_Control/AD9220/Hold_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.483    30.682    Microroc_Control/AD9220/Clk
    SLICE_X6Y44          FDCE                                         r  Microroc_Control/AD9220/Hold_reg1_reg/C
                         clock pessimism              0.000    30.682    
                         clock uncertainty           -0.177    30.505    
    SLICE_X6Y44          FDCE (Setup_fdce_C_D)       -0.015    30.490    Microroc_Control/AD9220/Hold_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.490    
                         arrival time                         -30.868    
  -------------------------------------------------------------------
                         slack                                 -0.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/Hold_r_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/AD9220/Hold_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 0.304ns (4.829%)  route 5.992ns (95.171%))
  Logic Levels:           0  
  Clock Path Skew:        4.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          1.341     1.341    Microroc_u1/Hold_Gen/rst_n
    SLICE_X1Y84          FDCE                                         r  Microroc_u1/Hold_Gen/Hold_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.304     1.645 r  Microroc_u1/Hold_Gen/Hold_r_reg/Q
                         net (fo=3, routed)           5.992     7.636    Microroc_Control/AD9220/HOLD_OBUF
    SLICE_X6Y44          FDCE                                         r  Microroc_Control/AD9220/Hold_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.601     6.017    Microroc_Control/AD9220/Clk
    SLICE_X6Y44          FDCE                                         r  Microroc_Control/AD9220/Hold_reg1_reg/C
                         clock pessimism              0.000     6.017    
                         clock uncertainty            0.177     6.193    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.201     6.394    Microroc_Control/AD9220/Hold_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.394    
                         arrival time                           7.636    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             2.402ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.298ns (5.534%)  route 5.082ns (94.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           5.082     5.335    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.045     5.380 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1/O
                         net (fo=1, routed)           0.000     5.380    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1_n_0
    SLICE_X4Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X4Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000     2.710    
                         clock uncertainty            0.177     2.886    
    SLICE_X4Y43          FDPE (Hold_fdpe_C_D)         0.092     2.978    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.328ns (6.014%)  route 5.119ns (93.986%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T20                                               0.000     0.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           5.119     5.401    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     5.446 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     5.446    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0_n_0
    SLICE_X2Y44          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.945     2.711    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X2Y44          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000     2.711    
                         clock uncertainty            0.177     2.887    
    SLICE_X2Y44          FDPE (Hold_fdpe_C_D)         0.120     3.007    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           5.446    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.603ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.308ns (5.496%)  route 5.302ns (94.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000     0.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           5.302     5.565    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.045     5.610 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1/O
                         net (fo=1, routed)           0.000     5.610    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1_n_0
    SLICE_X2Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.945     2.711    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X2Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000     2.711    
                         clock uncertainty            0.177     2.887    
    SLICE_X2Y43          FDPE (Hold_fdpe_C_D)         0.120     3.007    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             3.258ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/SingleRaz_en_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_320M  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            Microroc_u1/Trig_Gen/Raz_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_320M rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.141ns (2.542%)  route 5.406ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_320M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Clk_Gen/BUFG_Clk_320M/O
                         net (fo=47, routed)          0.668     0.668    Microroc_u1/Hold_Gen/rst_n
    SLICE_X4Y48          FDCE                                         r  Microroc_u1/Hold_Gen/SingleRaz_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     0.809 r  Microroc_u1/Hold_Gen/SingleRaz_en_reg/Q
                         net (fo=2, routed)           5.406     6.215    Microroc_u1/Trig_Gen/Raz_en
    SLICE_X4Y49          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.945     2.711    Microroc_u1/Trig_Gen/Clk
    SLICE_X4Y49          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_r1_reg/C
                         clock pessimism              0.000     2.711    
                         clock uncertainty            0.177     2.887    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.070     2.957    Microroc_u1/Trig_Gen/Raz_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           6.215    
  -------------------------------------------------------------------
                         slack                                  3.258    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        7.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.963ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 TRANSMITON2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.561ns (32.155%)  route 1.185ns (67.845%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 27.082 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W20                                               0.000    18.000 r  TRANSMITON2B (IN)
                         net (fo=0)                   0.000    18.000    TRANSMITON2B
    W20                  IBUF (Prop_ibuf_I_O)         0.505    18.505 r  TRANSMITON2B_IBUF_inst/O
                         net (fo=1, routed)           0.685    19.190    usb_control/TRANSMITON2B_IBUF
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.056    19.246 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.500    19.746    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X0Y51          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.603    27.082    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y51          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000    27.082    
                         clock uncertainty           -0.135    26.947    
    SLICE_X0Y51          FDPE (Setup_fdpe_C_D)       -0.014    26.933    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         26.933    
                         arrival time                         -19.746    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.560ns (37.198%)  route 0.945ns (62.802%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 27.077 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=1, routed)           0.945    19.449    usb_control/END_READOUT2_IBUF
    SLICE_X0Y63          LUT3 (Prop_lut3_I2_O)        0.056    19.505 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.505    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598    27.077    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000    27.077    
                         clock uncertainty           -0.135    26.942    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.014    26.956    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.956    
                         arrival time                         -19.505    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 DOUT2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.545ns (44.224%)  route 0.688ns (55.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 27.077 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W17                                               0.000    18.000 r  DOUT2B (IN)
                         net (fo=0)                   0.000    18.000    DOUT2B
    W17                  IBUF (Prop_ibuf_I_O)         0.491    18.491 r  DOUT2B_IBUF_inst/O
                         net (fo=1, routed)           0.688    19.179    usb_control/DOUT2B_IBUF
    SLICE_X0Y63          LUT3 (Prop_lut3_I2_O)        0.054    19.233 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.000    19.233    Microroc_u1/RAM_Read/Dout
    SLICE_X0Y63          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598    27.077    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y63          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000    27.077    
                         clock uncertainty           -0.135    26.942    
    SLICE_X0Y63          FDPE (Setup_fdpe_C_D)        0.036    26.978    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         26.978    
                         arrival time                         -19.233    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.506ns (43.218%)  route 0.665ns (56.782%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 27.077 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.665    19.171    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X1Y64          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.598    27.077    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y64          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000    27.077    
                         clock uncertainty           -0.135    26.942    
    SLICE_X1Y64          FDPE (Setup_fdpe_C_D)       -0.014    26.928    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.928    
                         arrival time                         -19.171    
  -------------------------------------------------------------------
                         slack                                  7.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.963ns  (arrival time - required time)
  Source:                 DOUT1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 1.488ns (67.521%)  route 0.716ns (32.479%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    U18                                               0.000    12.000 r  DOUT1B (IN)
                         net (fo=0)                   0.000    12.000    DOUT1B
    U18                  IBUF (Prop_ibuf_I_O)         1.388    13.388 r  DOUT1B_IBUF_inst/O
                         net (fo=1, routed)           0.716    14.104    usb_control/DOUT1B_IBUF
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.100    14.204 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.000    14.204    Microroc_u1/RAM_Read/Dout
    SLICE_X0Y63          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.453     5.868    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y63          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000     5.868    
                         clock uncertainty            0.135     6.004    
    SLICE_X0Y63          FDPE (Hold_fdpe_C_D)         0.237     6.241    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.241    
                         arrival time                          14.204    
  -------------------------------------------------------------------
                         slack                                  7.963    

Slack (MET) :             8.221ns  (arrival time - required time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 1.415ns (59.429%)  route 0.966ns (40.571%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y21                                               0.000    12.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    12.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         1.415    13.415 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.966    14.381    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X1Y64          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.451     5.866    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y64          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000     5.866    
                         clock uncertainty            0.135     6.002    
    SLICE_X1Y64          FDPE (Hold_fdpe_C_D)         0.158     6.160    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.160    
                         arrival time                          14.381    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.305ns  (arrival time - required time)
  Source:                 END_READOUT1
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.514ns (59.814%)  route 1.017ns (40.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB21                                              0.000    12.000 r  END_READOUT1 (IN)
                         net (fo=0)                   0.000    12.000    END_READOUT1
    AB21                 IBUF (Prop_ibuf_I_O)         1.430    13.430 r  END_READOUT1_IBUF_inst/O
                         net (fo=1, routed)           1.017    14.446    usb_control/END_READOUT1_IBUF
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.084    14.530 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    14.530    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.453     5.868    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000     5.868    
                         clock uncertainty            0.135     6.004    
    SLICE_X0Y63          FDCE (Hold_fdce_C_D)         0.222     6.226    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.226    
                         arrival time                          14.530    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.785ns  (arrival time - required time)
  Source:                 TRANSMITON1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.489ns (50.446%)  route 1.463ns (49.554%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    V18                                               0.000    12.000 r  TRANSMITON1B (IN)
                         net (fo=0)                   0.000    12.000    TRANSMITON1B
    V18                  IBUF (Prop_ibuf_I_O)         1.405    13.405 r  TRANSMITON1B_IBUF_inst/O
                         net (fo=1, routed)           0.719    14.124    usb_control/TRANSMITON1B_IBUF
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.084    14.208 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.744    14.952    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X0Y51          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.458     5.873    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y51          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000     5.873    
                         clock uncertainty            0.135     6.009    
    SLICE_X0Y51          FDPE (Hold_fdpe_C_D)         0.158     6.167    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.167    
                         arrival time                          14.952    
  -------------------------------------------------------------------
                         slack                                  8.785    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       20.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.209ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.853ns (20.590%)  route 3.290ns (79.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 30.599 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.685    10.161    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X21Y26         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.400    30.599    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X21Y26         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]/C
                         clock pessimism              0.132    30.731    
                         clock uncertainty           -0.194    30.537    
    SLICE_X21Y26         FDCE (Setup_fdce_C_CE)      -0.168    30.369    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[3]
  -------------------------------------------------------------------
                         required time                         30.369    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 20.209    

Slack (MET) :             20.209ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.853ns (20.590%)  route 3.290ns (79.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 30.599 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.685    10.161    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X21Y26         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.400    30.599    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X21Y26         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]/C
                         clock pessimism              0.132    30.731    
                         clock uncertainty           -0.194    30.537    
    SLICE_X21Y26         FDCE (Setup_fdce_C_CE)      -0.168    30.369    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[4]
  -------------------------------------------------------------------
                         required time                         30.369    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 20.209    

Slack (MET) :             20.209ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.853ns (20.590%)  route 3.290ns (79.410%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 30.599 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.685    10.161    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X21Y26         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.400    30.599    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X21Y26         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]/C
                         clock pessimism              0.132    30.731    
                         clock uncertainty           -0.194    30.537    
    SLICE_X21Y26         FDCE (Setup_fdce_C_CE)      -0.168    30.369    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[6]
  -------------------------------------------------------------------
                         required time                         30.369    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 20.209    

Slack (MET) :             20.209ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.853ns (20.583%)  route 3.291ns (79.417%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 30.601 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.686    10.162    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X22Y28         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.402    30.601    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X22Y28         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/C
                         clock pessimism              0.132    30.733    
                         clock uncertainty           -0.194    30.539    
    SLICE_X22Y28         FDCE (Setup_fdce_C_CE)      -0.168    30.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                 20.209    

Slack (MET) :             20.319ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.853ns (21.140%)  route 3.182ns (78.860%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 30.601 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.577    10.053    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X21Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.402    30.601    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X21Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]/C
                         clock pessimism              0.132    30.733    
                         clock uncertainty           -0.194    30.539    
    SLICE_X21Y27         FDCE (Setup_fdce_C_CE)      -0.168    30.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[1]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 20.319    

Slack (MET) :             20.319ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.853ns (21.140%)  route 3.182ns (78.860%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 30.601 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.577    10.053    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X21Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.402    30.601    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X21Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]/C
                         clock pessimism              0.132    30.733    
                         clock uncertainty           -0.194    30.539    
    SLICE_X21Y27         FDCE (Setup_fdce_C_CE)      -0.168    30.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[2]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 20.319    

Slack (MET) :             20.319ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.853ns (21.140%)  route 3.182ns (78.860%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 30.601 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.577    10.053    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X21Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.402    30.601    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X21Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]/C
                         clock pessimism              0.132    30.733    
                         clock uncertainty           -0.194    30.539    
    SLICE_X21Y27         FDCE (Setup_fdce_C_CE)      -0.168    30.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[8]
  -------------------------------------------------------------------
                         required time                         30.371    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 20.319    

Slack (MET) :             20.319ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.853ns (21.133%)  route 3.183ns (78.867%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.603ns = ( 30.603 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.578    10.054    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X22Y29         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.404    30.603    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X22Y29         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[16]/C
                         clock pessimism              0.132    30.735    
                         clock uncertainty           -0.194    30.541    
    SLICE_X22Y29         FDCE (Setup_fdce_C_CE)      -0.168    30.373    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[16]
  -------------------------------------------------------------------
                         required time                         30.373    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                 20.319    

Slack (MET) :             20.328ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.853ns (21.169%)  route 3.177ns (78.831%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 30.605 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.572    10.047    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X22Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.406    30.605    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X22Y31         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[26]/C
                         clock pessimism              0.132    30.737    
                         clock uncertainty           -0.194    30.543    
    SLICE_X22Y31         FDCE (Setup_fdce_C_CE)      -0.168    30.375    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[26]
  -------------------------------------------------------------------
                         required time                         30.375    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 20.328    

Slack (MET) :             20.358ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.853ns (21.343%)  route 3.144ns (78.657%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 30.602 - 25.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.286     7.737    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X19Y31         LUT6 (Prop_lut6_I5_O)        0.105     7.842 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18/O
                         net (fo=1, routed)           0.346     8.187    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_18_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.105     8.292 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11/O
                         net (fo=4, routed)           0.417     8.709    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_11_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I3_O)        0.105     8.814 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5/O
                         net (fo=28, routed)          0.557     9.371    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_5_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I4_O)        0.105     9.476 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[27]_i_1/O
                         net (fo=28, routed)          0.539    10.014    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X19Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.403    30.602    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X19Y27         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]/C
                         clock pessimism              0.132    30.734    
                         clock uncertainty           -0.194    30.540    
    SLICE_X19Y27         FDCE (Setup_fdce_C_CE)      -0.168    30.372    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[7]
  -------------------------------------------------------------------
                         required time                         30.372    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                 20.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.231ns (25.159%)  route 0.687ns (74.841%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 f  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 f  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.292     3.020    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CLK_EXT
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.045     3.065 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     3.065    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0_n_0
    SLICE_X2Y44          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.945     2.711    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X2Y44          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X2Y44          FDPE (Hold_fdpe_C_D)         0.120     2.793    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.231ns (20.877%)  route 0.875ns (79.123%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 f  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 f  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.480     3.209    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.045     3.254 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1/O
                         net (fo=1, routed)           0.000     3.254    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1_n_0
    SLICE_X4Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X4Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X4Y43          FDPE (Hold_fdpe_C_D)         0.092     2.764    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.231ns (19.957%)  route 0.927ns (80.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 f  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 f  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.531     3.260    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CLK_EXT
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.045     3.305 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1/O
                         net (fo=1, routed)           0.000     3.305    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1_n_0
    SLICE_X2Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.945     2.711    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X2Y43          FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X2Y43          FDPE (Hold_fdpe_C_D)         0.120     2.793    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.254ns (21.932%)  route 0.904ns (78.068%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     2.311 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.763     3.075    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X20Y34         LUT6 (Prop_lut6_I4_O)        0.045     3.120 f  Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State[1]_i_3/O
                         net (fo=1, routed)           0.141     3.260    Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State[1]_i_3_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I2_O)        0.045     3.305 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State[1]_i_1/O
                         net (fo=1, routed)           0.000     3.305    Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State[1]_i_1_n_0
    SLICE_X19Y35         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.909     2.675    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X19Y35         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]/C
                         clock pessimism             -0.231     2.443    
                         clock uncertainty            0.194     2.637    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.091     2.728    Microroc_Control/Microroc_SCurveTest/SC_test_control/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.186ns (15.592%)  route 1.007ns (84.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.611     3.340    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X4Y43          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X4Y43          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X4Y43          FDCE (Hold_fdce_C_D)         0.075     2.747    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.231ns (21.032%)  route 0.867ns (78.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.290     3.018    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CLK_EXT
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.063 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0/O
                         net (fo=16, routed)          0.182     3.246    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0_n_0
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[10]/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X3Y40          FDCE (Hold_fdce_C_CE)       -0.039     2.633    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.231ns (21.032%)  route 0.867ns (78.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.290     3.018    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CLK_EXT
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.063 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0/O
                         net (fo=16, routed)          0.182     3.246    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0_n_0
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[11]/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X3Y40          FDCE (Hold_fdce_C_CE)       -0.039     2.633    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.231ns (21.032%)  route 0.867ns (78.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.290     3.018    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CLK_EXT
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.063 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0/O
                         net (fo=16, routed)          0.182     3.246    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0_n_0
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[8]/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X3Y40          FDCE (Hold_fdce_C_CE)       -0.039     2.633    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.231ns (21.032%)  route 0.867ns (78.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.290     3.018    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CLK_EXT
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.063 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0/O
                         net (fo=16, routed)          0.182     3.246    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0_n_0
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X3Y40          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[9]/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X3Y40          FDCE (Hold_fdce_C_CE)       -0.039     2.633    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.231ns (20.980%)  route 0.870ns (79.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     2.288 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.395     2.684    usb_control/Clk_1K_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.729 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.290     3.018    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CLK_EXT
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.045     3.063 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0/O
                         net (fo=16, routed)          0.185     3.248    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER[0]_i_1__0_n_0
    SLICE_X3Y41          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.944     2.710    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X3Y41          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[12]/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X3Y41          FDCE (Hold_fdce_C_CE)       -0.039     2.633    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_TRIGGER_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack       20.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.944ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.561ns  (logic 0.590ns (16.569%)  route 2.971ns (83.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.682ns = ( 205.682 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.980   184.509    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X5Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.483   205.682    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X5Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.132   205.814    
                         clock uncertainty           -0.194   205.620    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.168   205.452    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.452    
                         arrival time                        -184.509    
  -------------------------------------------------------------------
                         slack                                 20.944    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.326ns  (logic 0.590ns (17.741%)  route 2.736ns (82.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.745   184.273    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.273    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.326ns  (logic 0.590ns (17.741%)  route 2.736ns (82.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.745   184.273    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.273    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.326ns  (logic 0.590ns (17.741%)  route 2.736ns (82.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.745   184.273    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.273    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.326ns  (logic 0.590ns (17.741%)  route 2.736ns (82.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.745   184.273    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y44          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.273    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.300ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.206ns  (logic 0.590ns (18.403%)  route 2.616ns (81.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.625   184.154    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y45          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.154    
  -------------------------------------------------------------------
                         slack                                 21.300    

Slack (MET) :             21.300ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.206ns  (logic 0.590ns (18.403%)  route 2.616ns (81.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.625   184.154    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y45          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.154    
  -------------------------------------------------------------------
                         slack                                 21.300    

Slack (MET) :             21.300ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.206ns  (logic 0.590ns (18.403%)  route 2.616ns (81.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.625   184.154    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y45          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.154    
  -------------------------------------------------------------------
                         slack                                 21.300    

Slack (MET) :             21.428ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.078ns  (logic 0.590ns (19.170%)  route 2.488ns (80.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.497   184.025    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y43          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y43          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.025    
  -------------------------------------------------------------------
                         slack                                 21.428    

Slack (MET) :             21.428ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.078ns  (logic 0.590ns (19.170%)  route 2.488ns (80.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 205.683 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.532   180.948    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.348   181.296 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          1.991   183.287    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.242   183.529 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.497   184.025    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X1Y43          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.484   205.683    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y43          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.132   205.815    
                         clock uncertainty           -0.194   205.621    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.168   205.453    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        205.453    
                         arrival time                        -184.025    
  -------------------------------------------------------------------
                         slack                                 21.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.258%)  route 0.581ns (75.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.667     2.146    Microroc_u1/SC_Readreg/pulse_sync/Clk
    SLICE_X5Y45          FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     2.287 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           0.581     2.868    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.045     2.913 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.913    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X4Y45          FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.091     2.763    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.227ns (25.140%)  route 0.676ns (74.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.676     2.920    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.099     3.019 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.019    Microroc_Control/Microroc_SCurveTest/p_1_in[0]
    SLICE_X5Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.944     2.710    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X5Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.478    
                         clock uncertainty            0.194     2.672    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.091     2.763    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.227ns (23.557%)  route 0.737ns (76.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.737     2.981    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.099     3.080 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_2/O
                         net (fo=1, routed)           0.000     3.080    Microroc_Control/Microroc_SCurveTest/p_1_in[11]
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.092     2.765    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.224ns (20.524%)  route 0.867ns (79.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.867     3.112    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.096     3.208 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.208    Microroc_Control/Microroc_SCurveTest/p_1_in[1]
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.107     2.780    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.227ns (20.742%)  route 0.867ns (79.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.867     3.112    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.099     3.211 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.211    Microroc_Control/Microroc_SCurveTest/p_1_in[10]
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y45          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.091     2.764    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.226ns (19.517%)  route 0.932ns (80.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.932     3.176    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.098     3.274 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.274    Microroc_Control/Microroc_SCurveTest/p_1_in[7]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     2.780    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.227ns (19.586%)  route 0.932ns (80.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.932     3.176    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.099     3.275 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.275    Microroc_Control/Microroc_SCurveTest/p_1_in[5]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.091     2.764    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.227ns (19.098%)  route 0.962ns (80.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.962     3.206    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.099     3.305 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.305    Microroc_Control/Microroc_SCurveTest/p_1_in[9]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.107     2.780    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.227ns (19.098%)  route 0.962ns (80.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.962     3.206    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.099     3.305 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.305    Microroc_Control/Microroc_SCurveTest/p_1_in[8]
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X1Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.092     2.765    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.227ns (18.879%)  route 0.975ns (81.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.637     2.116    usb_control/Clk
    SLICE_X18Y42         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.128     2.244 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=38, routed)          0.975     3.220    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.099     3.319 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000     3.319    Microroc_Control/Microroc_SCurveTest/Clk_1K_i_1_n_0
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.945     2.711    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X3Y44          FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.479    
                         clock uncertainty            0.194     2.673    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.091     2.764    Microroc_Control/Microroc_SCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  VIRTUAL_pll_5

Setup :            0  Failing Endpoints,  Worst Slack       86.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.786ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 4.164ns (59.085%)  route 2.884ns (40.915%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -6.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.398     6.416 r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/Q
                         net (fo=2, routed)           0.685     7.100    Microroc_u1/SC_Readreg/BitShift/sr_ck_temp
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.243     7.343 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.199     9.542    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.523    13.066 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000    13.066    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 86.786    

Slack (MET) :             88.607ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 3.728ns (71.328%)  route 1.499ns (28.672%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -6.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    6.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.602     6.018    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.433     6.451 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           1.499     7.949    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.295    11.245 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.245    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                 88.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.792ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 1.414ns (78.925%)  route 0.378ns (21.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     2.311 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           0.378     2.689    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.250     3.939 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000     3.939    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  9.792    

Slack (MET) :             10.608ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.582ns (60.648%)  route 1.026ns (39.352%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.668     2.147    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X2Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.164     2.311 r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/Q
                         net (fo=2, routed)           0.293     2.604    Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg_n_0
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.045     2.649 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.734     3.383    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.373     4.756 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000     4.756    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                 10.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       19.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.609ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.498ns (10.689%)  route 4.161ns (89.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 30.542 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.628    10.598    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X0Y63          FDCE                                         f  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.343    30.542    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.223    30.764    
                         clock uncertainty           -0.057    30.708    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.501    30.207    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         30.207    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 19.609    

Slack (MET) :             19.609ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.498ns (10.689%)  route 4.161ns (89.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 30.542 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.628    10.598    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X0Y63          FDCE                                         f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.343    30.542    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y63          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]/C
                         clock pessimism              0.223    30.764    
                         clock uncertainty           -0.057    30.708    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.501    30.207    Microroc_u1/AutoDAQ/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         30.207    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 19.609    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync2_reg/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.498ns (10.698%)  route 4.157ns (89.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 30.542 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.624    10.594    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X1Y63          FDCE                                         f  Microroc_u1/AutoDAQ/End_Readout_sync2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.343    30.542    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y63          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync2_reg/C
                         clock pessimism              0.223    30.764    
                         clock uncertainty           -0.057    30.708    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.501    30.207    Microroc_u1/AutoDAQ/End_Readout_sync2_reg
  -------------------------------------------------------------------
                         required time                         30.207    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.498ns (10.698%)  route 4.157ns (89.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 30.542 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.624    10.594    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X1Y63          FDCE                                         f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.343    30.542    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y63          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.223    30.764    
                         clock uncertainty           -0.057    30.708    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.501    30.207    Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         30.207    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.498ns (10.698%)  route 4.157ns (89.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 30.542 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.624    10.594    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X1Y63          FDCE                                         f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.343    30.542    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y63          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
                         clock pessimism              0.223    30.764    
                         clock uncertainty           -0.057    30.708    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.501    30.207    Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]
  -------------------------------------------------------------------
                         required time                         30.207    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.648ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/PRE
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.498ns (10.689%)  route 4.161ns (89.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 30.542 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.628    10.598    Microroc_u1/RAM_Read/ForceMicrorocAcqReset_reg
    SLICE_X0Y63          FDPE                                         f  Microroc_u1/RAM_Read/Dout_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.343    30.542    Microroc_u1/RAM_Read/Clk
    SLICE_X0Y63          FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.223    30.764    
                         clock uncertainty           -0.057    30.708    
    SLICE_X0Y63          FDPE (Recov_fdpe_C_PRE)     -0.462    30.246    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         30.246    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 19.648    

Slack (MET) :             19.652ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync2_reg/PRE
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.498ns (10.698%)  route 4.157ns (89.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 30.542 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.624    10.594    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X1Y63          FDPE                                         f  Microroc_u1/AutoDAQ/Chipsatb_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.343    30.542    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y63          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync2_reg/C
                         clock pessimism              0.223    30.764    
                         clock uncertainty           -0.057    30.708    
    SLICE_X1Y63          FDPE (Recov_fdpe_C_PRE)     -0.462    30.246    Microroc_u1/AutoDAQ/Chipsatb_sync2_reg
  -------------------------------------------------------------------
                         required time                         30.246    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 19.652    

Slack (MET) :             19.767ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Reset_b_reg/PRE
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.498ns (10.971%)  route 4.041ns (89.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 30.541 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.508    10.478    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X0Y64          FDPE                                         f  Microroc_u1/AutoDAQ/Reset_b_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.342    30.541    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y64          FDPE                                         r  Microroc_u1/AutoDAQ/Reset_b_reg/C
                         clock pessimism              0.223    30.763    
                         clock uncertainty           -0.057    30.707    
    SLICE_X0Y64          FDPE (Recov_fdpe_C_PRE)     -0.462    30.245    Microroc_u1/AutoDAQ/Reset_b_reg
  -------------------------------------------------------------------
                         required time                         30.245    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 19.767    

Slack (MET) :             19.771ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/PRE
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.498ns (10.980%)  route 4.037ns (89.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 30.541 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.504    10.474    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X1Y64          FDPE                                         f  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.342    30.541    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y64          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.223    30.763    
                         clock uncertainty           -0.057    30.707    
    SLICE_X1Y64          FDPE (Recov_fdpe_C_PRE)     -0.462    30.245    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         30.245    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                 19.771    

Slack (MET) :             19.859ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.498ns (11.292%)  route 3.912ns (88.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 30.543 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=75, routed)          1.533     7.851    usb_control/ModeSelect[0]
    SLICE_X11Y32         LUT5 (Prop_lut5_I3_O)        0.119     7.970 f  usb_control/FSM_sequential_State[3]_i_2/O
                         net (fo=50, routed)          2.379    10.349    Microroc_u1/AutoDAQ/ForceMicrorocAcqReset_reg
    SLICE_X0Y62          FDCE                                         f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.344    30.543    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y62          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]/C
                         clock pessimism              0.223    30.765    
                         clock uncertainty           -0.057    30.709    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.501    30.208    Microroc_u1/AutoDAQ/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         30.208    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 19.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.193ns  (logic 0.249ns (20.873%)  route 0.944ns (79.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 16.111 - 12.500 ) 
    Source Clock Delay      (SCD):    2.111ns = ( 14.611 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.632    14.611    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X12Y31         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.151    14.762 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.416    15.178    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y31         LUT2 (Prop_lut2_I1_O)        0.098    15.276 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528    15.804    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X17Y31         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.693    16.111    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X17Y31         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.824    
    SLICE_X17Y31         FDPE (Remov_fdpe_C_PRE)     -0.095    15.729    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.729    
                         arrival time                          15.804    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.193ns  (logic 0.249ns (20.873%)  route 0.944ns (79.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 16.111 - 12.500 ) 
    Source Clock Delay      (SCD):    2.111ns = ( 14.611 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.632    14.611    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X12Y31         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.151    14.762 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.416    15.178    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y31         LUT2 (Prop_lut2_I1_O)        0.098    15.276 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528    15.804    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X17Y31         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.693    16.111    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X17Y31         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.824    
    SLICE_X17Y31         FDPE (Remov_fdpe_C_PRE)     -0.095    15.729    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.729    
                         arrival time                          15.804    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.193ns  (logic 0.249ns (20.873%)  route 0.944ns (79.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 16.111 - 12.500 ) 
    Source Clock Delay      (SCD):    2.111ns = ( 14.611 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.632    14.611    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X12Y31         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.151    14.762 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.416    15.178    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y31         LUT2 (Prop_lut2_I1_O)        0.098    15.276 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528    15.804    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X17Y31         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.693    16.111    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X17Y31         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.824    
    SLICE_X17Y31         FDPE (Remov_fdpe_C_PRE)     -0.095    15.729    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.729    
                         arrival time                          15.804    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.114ns  (logic 0.249ns (22.359%)  route 0.865ns (77.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 15.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 14.612 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.633    14.612    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X14Y32         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.151    14.763 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.343    15.106    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.098    15.204 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522    15.726    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X15Y34         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.485    15.903    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X15Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.616    
    SLICE_X15Y34         FDPE (Remov_fdpe_C_PRE)     -0.095    15.521    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.521    
                         arrival time                          15.726    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.114ns  (logic 0.249ns (22.359%)  route 0.865ns (77.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 15.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 14.612 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.633    14.612    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X14Y32         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.151    14.763 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.343    15.106    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.098    15.204 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522    15.726    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X15Y34         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.485    15.903    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X15Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.616    
    SLICE_X15Y34         FDPE (Remov_fdpe_C_PRE)     -0.095    15.521    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.521    
                         arrival time                          15.726    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.114ns  (logic 0.249ns (22.359%)  route 0.865ns (77.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns = ( 15.903 - 12.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 14.612 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.633    14.612    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X14Y32         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.151    14.763 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.343    15.106    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.098    15.204 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522    15.726    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X15Y34         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.485    15.903    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X15Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.616    
    SLICE_X15Y34         FDPE (Remov_fdpe_C_PRE)     -0.095    15.521    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.521    
                         arrival time                          15.726    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.953ns  (logic 0.249ns (26.133%)  route 0.704ns (73.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 15.664 - 12.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 14.606 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.627    14.606    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y26         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.151    14.757 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.223    14.980    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.098    15.078 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481    15.559    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X11Y26         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.246    15.664    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X11Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.377    
    SLICE_X11Y26         FDPE (Remov_fdpe_C_PRE)     -0.095    15.282    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.282    
                         arrival time                          15.559    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.953ns  (logic 0.249ns (26.133%)  route 0.704ns (73.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 15.664 - 12.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 14.606 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.627    14.606    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y26         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.151    14.757 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.223    14.980    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.098    15.078 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481    15.559    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X11Y26         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.246    15.664    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X11Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.377    
    SLICE_X11Y26         FDPE (Remov_fdpe_C_PRE)     -0.095    15.282    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.282    
                         arrival time                          15.559    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.953ns  (logic 0.249ns (26.133%)  route 0.704ns (73.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 15.664 - 12.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 14.606 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.627    14.606    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y26         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.151    14.757 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.223    14.980    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y26         LUT2 (Prop_lut2_I1_O)        0.098    15.078 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481    15.559    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X11Y26         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.246    15.664    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X11Y26         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.377    
    SLICE_X11Y26         FDPE (Remov_fdpe_C_PRE)     -0.095    15.282    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.282    
                         arrival time                          15.559    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.742ns  (logic 0.249ns (14.291%)  route 1.493ns (85.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 16.370 - 12.500 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 14.548 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        0.569    14.548    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X8Y64          FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.151    14.699 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.355    15.054    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.098    15.152 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.138    16.290    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y64          FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2850, routed)        1.096    15.362    Clk
    SLICE_X11Y27         LUT1 (Prop_lut1_I0_O)        0.056    15.418 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.952    16.370    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X9Y64          FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    16.083    
    SLICE_X9Y64          FDPE (Remov_fdpe_C_PRE)     -0.095    15.988    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.988    
                         arrival time                          16.290    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      197.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.777ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.590ns (32.060%)  route 1.250ns (67.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 205.676 - 200.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.584     6.000    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y26          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.348     6.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.033    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.242     7.275 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.565     7.840    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X1Y32          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.477   205.676    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y32          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.307   205.983    
                         clock uncertainty           -0.074   205.909    
    SLICE_X1Y32          FDPE (Recov_fdpe_C_PRE)     -0.292   205.617    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.617    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                197.777    

Slack (MET) :             197.777ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.590ns (32.060%)  route 1.250ns (67.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 205.676 - 200.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.584     6.000    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y26          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.348     6.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.033    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.242     7.275 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.565     7.840    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X1Y32          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.477   205.676    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y32          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.307   205.983    
                         clock uncertainty           -0.074   205.909    
    SLICE_X1Y32          FDPE (Recov_fdpe_C_PRE)     -0.292   205.617    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        205.617    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                197.777    

Slack (MET) :             197.777ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.590ns (32.060%)  route 1.250ns (67.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 205.676 - 200.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.584     6.000    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X1Y26          FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.348     6.348 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     7.033    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.242     7.275 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.565     7.840    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X1Y32          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.477   205.676    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y32          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.307   205.983    
                         clock uncertainty           -0.074   205.909    
    SLICE_X1Y32          FDPE (Recov_fdpe_C_PRE)     -0.292   205.617    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        205.617    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                197.777    

Slack (MET) :             198.615ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.784%)  route 0.505ns (59.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 205.669 - 200.000 ) 
    Source Clock Delay      (SCD):    6.005ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.589     6.005    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y29          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDPE (Prop_fdpe_C_Q)         0.348     6.353 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.505     6.858    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y26          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.470   205.669    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y26          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.307   205.976    
                         clock uncertainty           -0.074   205.902    
    SLICE_X0Y26          FDPE (Recov_fdpe_C_PRE)     -0.429   205.473    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        205.473    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                198.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.139%)  route 0.236ns (64.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.659     2.138    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y29          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDPE (Prop_fdpe_C_Q)         0.128     2.266 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.236     2.502    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y26          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.930     2.696    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y26          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.547     2.148    
    SLICE_X0Y26          FDPE (Remov_fdpe_C_PRE)     -0.149     1.999    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.990%)  route 0.346ns (65.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.656     2.135    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y26          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDPE (Prop_fdpe_C_Q)         0.141     2.276 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.095     2.372    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.045     2.417 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.250     2.667    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X1Y32          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y32          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.547     2.155    
    SLICE_X1Y32          FDPE (Remov_fdpe_C_PRE)     -0.095     2.060    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.990%)  route 0.346ns (65.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.656     2.135    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y26          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDPE (Prop_fdpe_C_Q)         0.141     2.276 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.095     2.372    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.045     2.417 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.250     2.667    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X1Y32          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y32          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.547     2.155    
    SLICE_X1Y32          FDPE (Remov_fdpe_C_PRE)     -0.095     2.060    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.990%)  route 0.346ns (65.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.656     2.135    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y26          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDPE (Prop_fdpe_C_Q)         0.141     2.276 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.095     2.372    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X1Y26          LUT2 (Prop_lut2_I0_O)        0.045     2.417 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.250     2.667    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X1Y32          FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.937     2.703    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y32          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.547     2.155    
    SLICE_X1Y32          FDPE (Remov_fdpe_C_PRE)     -0.095     2.060    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       17.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        4.706ns  (logic 0.489ns (10.391%)  route 4.217ns (89.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 37.415 - 31.250 ) 
    Source Clock Delay      (SCD):    4.737ns = ( 15.154 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.522    15.154    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y28         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDPE (Prop_fdpe_C_Q)         0.384    15.538 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           2.113    17.651    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.105    17.756 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           2.104    19.860    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y27          FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.719    36.025    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.084    36.109 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          1.306    37.415    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X9Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.159    37.574    
                         clock uncertainty           -0.035    37.538    
    SLICE_X9Y27          FDPE (Recov_fdpe_C_PRE)     -0.292    37.246    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                         -19.860    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        4.706ns  (logic 0.489ns (10.391%)  route 4.217ns (89.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 37.415 - 31.250 ) 
    Source Clock Delay      (SCD):    4.737ns = ( 15.154 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.522    15.154    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y28         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDPE (Prop_fdpe_C_Q)         0.384    15.538 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           2.113    17.651    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.105    17.756 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           2.104    19.860    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y27          FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.719    36.025    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.084    36.109 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          1.306    37.415    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X9Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.159    37.574    
                         clock uncertainty           -0.035    37.538    
    SLICE_X9Y27          FDPE (Recov_fdpe_C_PRE)     -0.292    37.246    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                         -19.860    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        4.706ns  (logic 0.489ns (10.391%)  route 4.217ns (89.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 37.415 - 31.250 ) 
    Source Clock Delay      (SCD):    4.737ns = ( 15.154 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.522    15.154    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y28         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDPE (Prop_fdpe_C_Q)         0.384    15.538 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           2.113    17.651    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.105    17.756 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           2.104    19.860    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y27          FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.719    36.025    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.084    36.109 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          1.306    37.415    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X9Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.159    37.574    
                         clock uncertainty           -0.035    37.538    
    SLICE_X9Y27          FDPE (Recov_fdpe_C_PRE)     -0.292    37.246    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                         -19.860    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.762ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        3.714ns  (logic 0.489ns (13.167%)  route 3.225ns (86.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 36.663 - 31.250 ) 
    Source Clock Delay      (SCD):    4.601ns = ( 15.018 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.387    15.018    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y63         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDPE (Prop_fdpe_C_Q)         0.384    15.402 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.660    17.062    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.105    17.167 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.565    18.732    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X12Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.719    36.025    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.084    36.109 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.554    36.663    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X12Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.159    36.822    
                         clock uncertainty           -0.035    36.787    
    SLICE_X12Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    36.495    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.495    
                         arrival time                         -18.732    
  -------------------------------------------------------------------
                         slack                                 17.762    

Slack (MET) :             17.762ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        3.714ns  (logic 0.489ns (13.167%)  route 3.225ns (86.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 36.663 - 31.250 ) 
    Source Clock Delay      (SCD):    4.601ns = ( 15.018 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.387    15.018    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y63         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDPE (Prop_fdpe_C_Q)         0.384    15.402 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.660    17.062    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.105    17.167 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.565    18.732    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X12Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.719    36.025    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.084    36.109 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.554    36.663    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X12Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.159    36.822    
                         clock uncertainty           -0.035    36.787    
    SLICE_X12Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    36.495    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.495    
                         arrival time                         -18.732    
  -------------------------------------------------------------------
                         slack                                 17.762    

Slack (MET) :             17.762ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        3.714ns  (logic 0.489ns (13.167%)  route 3.225ns (86.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 36.663 - 31.250 ) 
    Source Clock Delay      (SCD):    4.601ns = ( 15.018 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.387    15.018    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y63         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDPE (Prop_fdpe_C_Q)         0.384    15.402 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.660    17.062    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.105    17.167 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.565    18.732    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X12Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.719    36.025    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.084    36.109 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.554    36.663    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X12Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.159    36.822    
                         clock uncertainty           -0.035    36.787    
    SLICE_X12Y64         FDPE (Recov_fdpe_C_PRE)     -0.292    36.495    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.495    
                         arrival time                         -18.732    
  -------------------------------------------------------------------
                         slack                                 17.762    

Slack (MET) :             19.503ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.839ns  (logic 0.402ns (47.917%)  route 0.437ns (52.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 35.712 - 31.250 ) 
    Source Clock Delay      (SCD):    4.736ns = ( 15.153 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.521    15.153    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y28         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDPE (Prop_fdpe_C_Q)         0.402    15.555 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.437    15.991    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X11Y28         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.406    35.712    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y28         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.233    35.945    
                         clock uncertainty           -0.035    35.909    
    SLICE_X11Y28         FDPE (Recov_fdpe_C_PRE)     -0.415    35.494    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.494    
                         arrival time                         -15.991    
  -------------------------------------------------------------------
                         slack                                 19.503    

Slack (MET) :             19.520ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.838ns  (logic 0.402ns (47.945%)  route 0.436ns (52.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 35.582 - 31.250 ) 
    Source Clock Delay      (SCD):    4.601ns = ( 15.018 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.387    15.018    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y63         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDPE (Prop_fdpe_C_Q)         0.402    15.420 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.436    15.857    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y63         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.276    35.582    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y63         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.246    35.827    
                         clock uncertainty           -0.035    35.792    
    SLICE_X13Y63         FDPE (Recov_fdpe_C_PRE)     -0.415    35.377    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.377    
                         arrival time                         -15.857    
  -------------------------------------------------------------------
                         slack                                 19.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.659ns  (logic 0.232ns (13.983%)  route 1.427ns (86.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 13.644 - 10.417 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 11.972 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.631    11.972    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y27         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.133    12.105 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    12.564    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.099    12.663 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.968    13.631    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y27          FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.118    12.704    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.056    12.760 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.884    13.644    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X9Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.246    13.399    
    SLICE_X9Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    13.304    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.304    
                         arrival time                          13.631    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.659ns  (logic 0.232ns (13.983%)  route 1.427ns (86.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 13.644 - 10.417 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 11.972 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.631    11.972    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y27         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.133    12.105 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    12.564    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.099    12.663 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.968    13.631    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y27          FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.118    12.704    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.056    12.760 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.884    13.644    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X9Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.246    13.399    
    SLICE_X9Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    13.304    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.304    
                         arrival time                          13.631    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.659ns  (logic 0.232ns (13.983%)  route 1.427ns (86.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 13.644 - 10.417 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 11.972 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.631    11.972    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X11Y27         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.133    12.105 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    12.564    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.099    12.663 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.968    13.631    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X9Y27          FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.118    12.704    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.056    12.760 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.884    13.644    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X9Y27          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.246    13.399    
    SLICE_X9Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    13.304    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.304    
                         arrival time                          13.631    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.240ns  (logic 0.232ns (18.710%)  route 1.008ns (81.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 13.130 - 10.417 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.911 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.571    11.911    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X13Y64         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.133    12.044 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.258    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.099    12.357 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.794    13.151    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X12Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.118    12.704    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.056    12.760 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.370    13.130    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X12Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.246    12.885    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.071    12.814    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.814    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.240ns  (logic 0.232ns (18.710%)  route 1.008ns (81.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 13.130 - 10.417 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.911 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.571    11.911    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X13Y64         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.133    12.044 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.258    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.099    12.357 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.794    13.151    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X12Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.118    12.704    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.056    12.760 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.370    13.130    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X12Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.246    12.885    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.071    12.814    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.814    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.240ns  (logic 0.232ns (18.710%)  route 1.008ns (81.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 13.130 - 10.417 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.911 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.571    11.911    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X13Y64         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.133    12.044 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.258    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X13Y64         LUT2 (Prop_lut2_I1_O)        0.099    12.357 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.794    13.151    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X12Y64         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.118    12.704    usb_ifclk_OBUF
    SLICE_X11Y61         LUT1 (Prop_lut1_I0_O)        0.056    12.760 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.370    13.130    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X12Y64         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.246    12.885    
    SLICE_X12Y64         FDPE (Remov_fdpe_C_PRE)     -0.071    12.814    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.814    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.328ns  (logic 0.151ns (45.973%)  route 0.177ns (54.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.427 - 10.417 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.911 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.571    11.911    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y63         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDPE (Prop_fdpe_C_Q)         0.151    12.062 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.177    12.240    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y63         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.841    12.427    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y63         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503    11.924    
    SLICE_X13Y63         FDPE (Remov_fdpe_C_PRE)     -0.141    11.783    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.783    
                         arrival time                          12.240    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.359ns  (logic 0.151ns (42.066%)  route 0.208ns (57.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.490 - 10.417 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 11.972 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.631    11.972    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y28         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDPE (Prop_fdpe_C_Q)         0.151    12.123 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.208    12.331    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X11Y28         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.904    12.490    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y28         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483    12.007    
    SLICE_X11Y28         FDPE (Remov_fdpe_C_PRE)     -0.141    11.866    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.866    
                         arrival time                          12.331    
  -------------------------------------------------------------------
                         slack                                  0.465    





