INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:23:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 buffer92/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer93/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.209ns (20.570%)  route 4.668ns (79.430%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2367, unset)         0.508     0.508    buffer92/clk
    SLICE_X20Y155        FDRE                                         r  buffer92/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer92/outs_reg[5]/Q
                         net (fo=8, routed)           0.640     1.402    buffer93/control/Memory_reg[0][7][5]
    SLICE_X11Y154        LUT5 (Prop_lut5_I2_O)        0.043     1.445 r  buffer93/control/A_storeAddr[5]_INST_0_i_1/O
                         net (fo=16, routed)          0.492     1.937    buffer223/fifo/Memory[0][0]_i_16[3]
    SLICE_X15Y151        LUT6 (Prop_lut6_I4_O)        0.043     1.980 r  buffer223/fifo/Memory[0][0]_i_24__2/O
                         net (fo=1, routed)           0.422     2.402    cmpi12/Memory_reg[0][0]_i_7_2
    SLICE_X14Y149        LUT6 (Prop_lut6_I4_O)        0.043     2.445 r  cmpi12/Memory[0][0]_i_16/O
                         net (fo=1, routed)           0.000     2.445    cmpi12/Memory[0][0]_i_16_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.691 r  cmpi12/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.001     2.692    cmpi12/Memory_reg[0][0]_i_7_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.742 r  cmpi12/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.742    cmpi12/Memory_reg[0][0]_i_3_n_0
    SLICE_X14Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.849 f  cmpi12/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.377     3.226    buffer227/fifo/result[0]
    SLICE_X9Y154         LUT6 (Prop_lut6_I5_O)        0.122     3.348 f  buffer227/fifo/B_loadEn_INST_0_i_6/O
                         net (fo=3, routed)           0.294     3.642    buffer229/fifo/Memory_reg[0][0]_1
    SLICE_X6Y154         LUT6 (Prop_lut6_I0_O)        0.043     3.685 r  buffer229/fifo/i__i_4__2/O
                         net (fo=2, routed)           0.370     4.055    fork64/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X9Y154         LUT4 (Prop_lut4_I3_O)        0.043     4.098 r  fork64/generateBlocks[0].regblock/i__i_1__2/O
                         net (fo=8, routed)           0.287     4.384    fork77/control/generateBlocks[0].regblock/transmitValue_i_2__152
    SLICE_X9Y155         LUT6 (Prop_lut6_I2_O)        0.043     4.427 r  fork77/control/generateBlocks[0].regblock/transmitValue_i_4__35/O
                         net (fo=3, routed)           0.234     4.661    fork77/control/generateBlocks[1].regblock/Memory_reg[0][0]
    SLICE_X11Y156        LUT6 (Prop_lut6_I4_O)        0.043     4.704 r  fork77/control/generateBlocks[1].regblock/Memory[0][7]_i_9/O
                         net (fo=1, routed)           0.505     5.210    fork74/control/generateBlocks[5].regblock/Full_reg_3
    SLICE_X9Y157         LUT6 (Prop_lut6_I5_O)        0.043     5.253 r  fork74/control/generateBlocks[5].regblock/Memory[0][7]_i_3/O
                         net (fo=5, routed)           0.353     5.605    buffer218/fifo/anyBlockStop
    SLICE_X14Y155        LUT3 (Prop_lut3_I1_O)        0.043     5.648 r  buffer218/fifo/fullReg_i_2__11/O
                         net (fo=6, routed)           0.346     5.994    buffer93/control/dataReg_reg[0]_0
    SLICE_X21Y154        LUT6 (Prop_lut6_I2_O)        0.043     6.037 r  buffer93/control/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.348     6.385    buffer93/regEnable
    SLICE_X21Y153        FDRE                                         r  buffer93/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2367, unset)         0.483     6.183    buffer93/clk
    SLICE_X21Y153        FDRE                                         r  buffer93/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X21Y153        FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer93/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 -0.432    




