Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  6 17:19:53 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_top_control_sets_placed.rpt
| Design       : processor_top
| Device       : xc7s50
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             160 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                     Enable Signal                     |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  slc3/cpu/cpu_control/dtr_reg_i_2_n_0         |                                                       |                                      |                1 |              1 |         1.00 |
|  slc3/cpu/cpu_control/E[0]                    |                                                       |                                      |                1 |              1 |         1.00 |
|  slc3/cpu/cpu_control/sr1_reg_i_2_n_0         |                                                       |                                      |                1 |              1 |         1.00 |
|  slc3/cpu/cpu_control/addr2mux_reg[1]_i_1_n_0 |                                                       |                                      |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                | slc3/cpu/cpu_control/FSM_sequential_state[4]_i_1_n_0  | button_sync[0]/q_reg_0               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                | button_sync[0]/counter[0]_i_2__2_n_0                  | button_sync[0]/counter[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                | button_sync[1]/counter[0]_i_2__1_n_0                  | button_sync[1]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                | button_sync[2]/sel                                    | button_sync[2]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                | mem_subsystem/init_ram/sel                            | button_sync[0]/q_reg_0               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                | slc3/cpu/cpu_control/E[0]                             | button_sync[0]/q_reg_0               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                                | slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_0[0] | button_sync[0]/q_reg_0               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                | slc3/cpu/cpu_control/FSM_sequential_state_reg[3]_0[0] | button_sync[0]/q_reg_0               |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                | slc3/cpu/MAR/E[0]                                     | button_sync[0]/q_reg_0               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                |                                                       | button_sync[0]/q_reg_0               |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                                | slc3/cpu/cpu_control/FSM_sequential_state_reg[3]_1[0] | button_sync[0]/q_reg_0               |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG                                |                                                       |                                      |               20 |             51 |         2.55 |
+-----------------------------------------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


