#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Wed Sep 18 07:00:43 2024
# Process ID: 284749
# Current directory: /home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.runs/synth_1/top.vds
# Journal file: /home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.runs/synth_1/vivado.jou
# Running On        :cathedral
# Platform          :Fedora
# Operating System  :Fedora Linux 40 (Workstation Edition)
# Processor Detail  :AMD Ryzen 7 3800X 8-Core Processor
# CPU Frequency     :2144.801 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :50389 MB
# Swap memory       :8589 MB
# Total Virtual     :58979 MB
# Available Virtual :45061 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.336 ; gain = 0.023 ; free physical = 21476 ; free virtual = 42626
Command: read_checkpoint -auto_incremental -incremental /home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 284821
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2362.090 ; gain = 413.715 ; free physical = 20395 ; free virtual = 41546
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/top.sv:22]
INFO: [Synth 8-6157] synthesizing module 'db_fsm_early' [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'db_fsm_early' (0#1) [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/top.sv:22]
WARNING: [Synth 8-87] always_comb on 'db_reg' did not result in combinational logic [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:68]
WARNING: [Synth 8-87] always_comb on 'state_next_reg' did not result in combinational logic [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2438.059 ; gain = 489.684 ; free physical = 20278 ; free virtual = 41431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2455.871 ; gain = 507.496 ; free physical = 20274 ; free virtual = 41427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2455.871 ; gain = 507.496 ; free physical = 20274 ; free virtual = 41427
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2455.871 ; gain = 0.000 ; free physical = 20274 ; free virtual = 41427
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/constrs_1/imports/Documents/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/constrs_1/imports/Documents/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/constrs_1/imports/Documents/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 20271 ; free virtual = 41423
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 20270 ; free virtual = 41423
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2581.621 ; gain = 633.246 ; free physical = 20219 ; free virtual = 41379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20219 ; free virtual = 41379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20219 ; free virtual = 41379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'db_fsm_early'
WARNING: [Synth 8-327] inferring latch for variable 'db_reg' [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:70]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_next_reg' [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:70]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                              000 | 00000000000000000000000000000000
                 wait1_1 |                              001 | 00000000000000000000000000000001
                 wait1_2 |                              010 | 00000000000000000000000000000010
                 wait1_3 |                              011 | 00000000000000000000000000000011
                     one |                              100 | 00000000000000000000000000000100
                 wait0_1 |                              101 | 00000000000000000000000000000101
                 wait0_2 |                              110 | 00000000000000000000000000000110
                 wait0_3 |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'db_fsm_early'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_next_reg' [/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20215 ; free virtual = 41375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   8 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (db_inst/db_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20178 ; free virtual = 41345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20126 ; free virtual = 41306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20126 ; free virtual = 41306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20126 ; free virtual = 41306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |    20|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |     2|
|9     |FDCE   |    23|
|10    |LD     |     3|
|11    |IBUF   |     3|
|12    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.625 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2589.625 ; gain = 515.500 ; free physical = 20164 ; free virtual = 41325
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2589.633 ; gain = 641.250 ; free physical = 20164 ; free virtual = 41325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2589.633 ; gain = 0.000 ; free physical = 20494 ; free virtual = 41656
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.652 ; gain = 0.000 ; free physical = 20504 ; free virtual = 41666
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete | Checksum: 4063a561
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2645.652 ; gain = 1017.316 ; free physical = 20508 ; free virtual = 41669
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1968.437; main = 1577.813; forked = 439.990
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4328.938; main = 2645.656; forked = 1739.309
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2669.664 ; gain = 0.000 ; free physical = 20513 ; free virtual = 41675
INFO: [Common 17-1381] The checkpoint '/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 07:01:17 2024...
