<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_i2s_receive_axi_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_BUSIF">M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_RESET">M_AXIS_ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>i2s_receive</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 01 10:07:44 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b1157c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b1157c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_i2s_receive_axi_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 01 14:37:20 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1b1157c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>i2s_receive</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 01 10:07:44 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8c696f9d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_i2s_receive_axi_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Jun 01 14:37:20 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8c696f9d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>M_AXIS_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_sck</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ws</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_sd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PACKET_WIDTH</spirit:name>
        <spirit:displayName>Packet Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PACKET_WIDTH">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0fdb/sources_1/new/i2s_receive.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_i2s_receive_axi_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0fdb/sources_1/new/i2s_receive.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_i2s_receive_axi_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>i2s receiver with basic axi interface</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PACKET_WIDTH</spirit:name>
      <spirit:displayName>Packet Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PACKET_WIDTH">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_i2s_receive_axi_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>i2s_receive_axis_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bbf6f7_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c75f115_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7154243e_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed232d4_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56203978_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e68113_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5a68f6_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6999b2b1_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16137973_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41be8d41_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495fc11e_ARCHIVE_LOCATION">c:/users/umber/onedrive/documents/tfg/vivado/audio/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a449885_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140d523f_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bc3d6d_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cda28e3_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@882facb_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18825e28_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d654130_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af9fdcf_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619ec191_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308dfa14_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73880fe2_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a35d5cf_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5bdc76_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4d0b52_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196cb2f1_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a80a5d_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c8e46d_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deea9cf_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7067fd02_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fbca89_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610bd34f_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201d122d_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12175d35_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef3f8bb_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19330422_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305a2104_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c75d81_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f0146c_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5623805c_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4381a9_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8b3fb8_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41daaac8_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2267f5f3_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c461fab_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794311c_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0dada4_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e966751_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599160c5_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b07c4a_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e206573_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55483fbe_ARCHIVE_LOCATION">c:/Users/umber/OneDrive/Documents/TFG/VIVADO/AUDIO/i2s_receive/i2s_receive/i2s_receive.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ACLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS_ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DATA_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d75fe368"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c2b3b885"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="311acec2"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="63a57ae8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8f561a1d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
