{"id":10,"date":"2021-09-28T07:20:38","date_gmt":"2021-09-28T07:20:38","guid":{"rendered":"https:\/\/localhost\/pku_prime\/?page_id=10"},"modified":"2021-10-03T23:14:25","modified_gmt":"2021-10-03T15:14:25","slug":"publication","status":"publish","type":"page","link":"https:\/\/localhost\/pku_prime\/publication\/","title":{"rendered":""},"content":{"rendered":"\n<h2><strong>Journal Articles<\/strong><\/h2>\n\n\n\n<p>[J26]. Tzu-Han Wang, Ruowei Wu, Vasu Gupta,&nbsp;Xiyuan Tang, and Shaolan Li, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9531965\" target=\"_blank\" rel=\"noreferrer noopener\">A 13.8-ENOB Fully Dynamic Third-Order Noise-Shaping SAR ADC in a Single-Amplifier EF-CIFF Structure With Hardware-Reusing kT\/C Noise Cancellation<\/a>,\u201d IEEE Journal of Solid-State Circuits, early access.<\/p>\n\n\n\n<p>[J25]. Jiaxin Liu, Xing Wang, Zijie Gao, Mingtao Zhan,&nbsp;Xiyuan Tang, Chen-Kai Hsu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9459709\" target=\"_blank\" rel=\"noreferrer noopener\">A 90-dB-SNDR Calibration-Free Fully Passive Noise-Shaping SAR ADC With 4x Passive Gain and Second-Order DAC Mismatch Error Shaping<\/a>,\u201d IEEE Journal of Solid-State Circuits, early access.<\/p>\n\n\n\n<p>[J24]. Jiahao Song, Yuan Wang, Minguang Guo, Xiang Ji, Kaili Cheng, Yixuan Hu,&nbsp;Xiyuan Tang, Runsheng Wang, and Ru Huang, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9449651\" target=\"_blank\" rel=\"noreferrer noopener\">TD-SRAM: Time-Domain-Based In-Memory Computing Macro for Binary Neural Networks<\/a>,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, early access.<\/p>\n\n\n\n<p>[J23]. Zhichao Tan, Hui Jiang, Huajun Zhang,&nbsp;Xiyuan Tang, Haoming Xin, and Stoyan Nihtianov, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9245583\" target=\"_blank\" rel=\"noreferrer noopener\">Power-Efficiency Evolution of Capacitive Sensor Interfaces<\/a>,\u201d IEEE Sensors Journal, vol. 21, no. 11, pp. 12457-12468, June, 2021.<\/p>\n\n\n\n<p>[J22]. Hao Chen, Mingjie Liu, Biying Xu, Keren Zhu,&nbsp;Xiyuan Tang, Shaolan Li, Yibo Lin, Nan Sun and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9195880\" target=\"_blank\" rel=\"noreferrer noopener\">MAGICAL: An Open-Source Fully Automated Analog IC Layout System from Netlist to GDSII<\/a>,\u201d IEEE Design &amp; Test, vol. 38, no. 2, pp. 19-26, Apr. 2021.<\/p>\n\n\n\n<p>[J21]. Chen-Kai Hsu,&nbsp;Xiyuan Tang, Jiaxin Liu, Rui Xu, Wenda Zhao, Abhishek Mukherjee, Timothy R. Andeen, Jr., and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore-ieee-org.ezproxy.lib.utexas.edu\/document\/9286522\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 77.1-dB-SNDR 6.25-MHz-BW Pipeline SAR ADC with Enhanced Interstage Gain Error Shaping and Quantization Noise Shaping<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 56, no. 3, pp. 739-749, Mar. 2021 (CICC invited submission).<\/p>\n\n\n\n<p>[J20]. Abhishek Mukherjee, Miguel Gandara, Xiangxing Yang, Linxiao Shen,&nbsp;Xiyuan Tang, Chen-Kai Hsu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9165909\" target=\"_blank\" rel=\"noreferrer noopener\">A 74.5 dB Dynamic Range 10 MHz BW CT-\u0394\u03a3 ADC with Distributed-Input VCO and Embedded Capacitive-\u03c0 Network in 40 nm CMOS<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 56, no. 2, pp. 476-487, Feb. 2021.<\/p>\n\n\n\n<p>[J19]. Jiaxin Liu,&nbsp;Xiyuan Tang, Wenda Zhao, Linxiao Shen, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9177083\" target=\"_blank\" rel=\"noreferrer noopener\">A 13-bit 0.005-mm2 40-MS\/s SAR ADC with kT\/C Noise Cancellation<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 12, pp. 3260-3270, Dec. 2020 (ISSCC invited submission).<\/p>\n\n\n\n<p>[J18].&nbsp;Xiyuan Tang, Xiangxing Yang, Wenda Zhao, Chen-Kai Hsu, Jiaxin Liu, Linxiao Shen, Abhishek Mukherjee, Wei Shi, Shaolan Li, David Z. Pan, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9190038\" target=\"_blank\" rel=\"noreferrer noopener\">A 13.5-ENOB, 107-uW Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 12, pp. 3248-3259, Dec. 2020 (ISSCC invited submission).<\/p>\n\n\n\n<p>[J17].&nbsp;Xiyuan Tang, Shaolan Li, Xiangxing Yang, Linxiao Shen, Wenda Zhao, Randall P. Williams, Jiaxin Liu, Zhichao Tan, Neal A. Hall, David Z. Pan, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9138476\" target=\"_blank\" rel=\"noreferrer noopener\">An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 11, pp. 3064-3075, Nov. 2020.<\/p>\n\n\n\n<p>[J16]. Hao Chen*, Mingjie Liu*,&nbsp;Xiyuan Tang*, keren Zhu*, Nan Sun, and David Z. Pan, \u201c<a href=\"https:\/\/iopscience.iop.org\/article\/10.1088\/1674-4926\/41\/11\/111407\/meta\" target=\"_blank\" rel=\"noreferrer noopener\">Challenges and opportunities toward fully automated analog layout design<\/a>,\u201d Journal of Semiconductors, vol. 41, no. 11, pp. 1407, Nov. 2020 (*: Equal contribution).<\/p>\n\n\n\n<p>[J15]. Jiaxin Liu,&nbsp;Xiyuan Tang, Linxiao Shen, Shaolan Li, Zhelu Li, Wenjuan Guo, and Nan Sun, \u201c<a href=\"https:\/\/iopscience.iop.org\/article\/10.1088\/1674-4926\/41\/11\/111403\/meta\" target=\"_blank\" rel=\"noreferrer noopener\">Error suppression techniques for energy-efficient high-resolution SAR ADCs<\/a>,\u201d Journal of Semiconductors, vol. 41, no. 11, pp. 1403, Nov. 2020.<\/p>\n\n\n\n<p>[J14]. Abhishek Mukherjee,&nbsp;Xiyuan Tang, Chen-Kai Hsu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9145642\" target=\"_blank\" rel=\"noreferrer noopener\">Design Tradeoffs for a CT-\u0394\u03a3 ADC with Hybrid Active-Passive Filter and FIR DAC in 40 nm CMOS<\/a>,\u201d IEEE Solid-State Circuits Letters, vol. 3, pp. 214-217, 2020.<\/p>\n\n\n\n<p>[J13].&nbsp;Xiyuan Tang, Linxiao Shen, Begum Kasap, Xiangxing Yang, Wei Shi, Abhishek Mukherjee, David Z. Pan, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/8947992\" target=\"_blank\" rel=\"noreferrer noopener\">An Energy-Efficient Comparator with Dynamic Floating Inverter Amplifier<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 4, pp. 1011-1022, Apr. 2020 (VLSI invited submission).<\/p>\n\n\n\n<p>[J12]. Yi Shen,&nbsp;Xiyuan Tang*, Linxiao Shen, Wenda Zhao, Zhangming Zhu, Xin Xin, Shubin Liu, Visvesh Sathe, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/8876653\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 10b 120MS\/s SAR ADC with Reference Ripple Cancellation Technique<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 3, pp. 680-692, Mar. 2020 (CICC invited submission; *Corresponding author).<\/p>\n\n\n\n<p>[J11]. Wenda Zhao, Shaolan Li, Biying Xu, Xiangxing Yang,&nbsp;Xiyuan Tang, Linxiao Shen, Nanshu Lu, David Z. Pan, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8945232\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.025-mm2 0.8-V 78.5dB-SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL-\u0394\u03a3M Structure<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 3, pp. 666-679, Mar. 2020 (CICC invited submission).<\/p>\n\n\n\n<p>[J10]. Yanlong Zhang, Arindam Sanyal, Xueyi Yu, Xing Quan, Kailin Wen,&nbsp;Xiyuan Tang, Gang Jin, Li Geng, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8896938\/\" target=\"_blank\" rel=\"noreferrer noopener\">A Fractional-N PLL With Space-Time Averaging for Quantization Noise Reduction<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 3, pp. 602-614, Mar. 2020 (CICC invited submission).<\/p>\n\n\n\n<p>[J9]. Yi Zhong, Shaolan Li,&nbsp;Xiyuan Tang, Linxiao Shen, Wenda Zhao, Siliang Wu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8889451\/\" target=\"_blank\" rel=\"noreferrer noopener\">Second-Order Purely VCO-Based CT ADC Using a Modified DPLL Structure in 40-nm CMOS<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 55, no. 2, pp. 356-368, Feb. 2020.<\/p>\n\n\n\n<p>[J8]. Linxiao Shen, Yi Shen, Zhelu Li, Wei Shi,&nbsp;Xiyuan Tang, Shaolan Li, Wenda Zhao, Mantian Zhang, Zhangming Zhu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8817941\/\" target=\"_blank\" rel=\"noreferrer noopener\">A Two-Step ADC with a Continuous-Time SAR Based First Stage<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 54, no. 12, pp. 3375-3385, Dec. 2019 (ISSCC invited submission).<\/p>\n\n\n\n<p>[J7]. Abhishek Mukherjee, Miguel Gandara, Biying Xu, Shaolan Li, Linxiao Shen,&nbsp;Xiyuan Tang, David Z. Pan, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8693795\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 1 GS\/s 20 MHz-BW Capacitive-Input Continuous Time \u2206\u03a3 ADC Using a Novel Parasitic Pole-Mitigated Fully Differential VCO<\/a>,\u201d IEEE Solid-State Circuits Letters, vol. 2, no. 1, pp.1-4.<\/p>\n\n\n\n<p>[J6]. Jeonggoo Song, Kareem Ragab,&nbsp;Xiyuan Tang, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8700252\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 10-b 600-MS\/s 2-Way Time-Interleaved SAR ADC with Mean Absolute Deviation Based Background Timing-Skew Calibration<\/a>,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 8, pp. 2876-2887, Aug. 2019.<\/p>\n\n\n\n<p>[J5]. Shaolan Li, Arindam Sanyal, Kyoungtae Lee, Yeonam Yoon,&nbsp;Xiyuan Tang, Yi Zhong, Kareem Ragab, and Nan Sun, \u201c<a href=\"https:\/\/search.ieice.org\/bin\/summary.php?id=e102-c_7_509\" target=\"_blank\" rel=\"noreferrer noopener\">Advances in Voltage-Controlled-Oscillator-Based \u2206\u03a3 ADCs<\/a>,\u201d IEICE Transactions on Electronics, vol. 102, no. 7, pp. 509-519, 2019.<\/p>\n\n\n\n<p>[J4]. Jiaxin Liu, Chen-Kai Hsu,&nbsp;Xiyuan Tang, Shaolan Li, Guangjun Wen, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8551271\/\" target=\"_blank\" rel=\"noreferrer noopener\">Error-Feedback Mismatch Error Shaping for High-Resolution Data Converters<\/a>,\u201d IEEE Transactions on Circuits and Systems \u2013 I: Regular Papers (TCAS-I), vol.66, no.4, pp. 1343-1354, Apr. 2019.<\/p>\n\n\n\n<p>[J3]. Jeonggoo Song, Kareem Ragab,&nbsp;Xiyuan Tang, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/7983356\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 10-b 800MS\/s Time-Interleaved SAR ADC with Fast Variance-Based Timing-Skew Calibration<\/a>,\u201d IEEE Journal of Solid-State Circuits (ASSCC invited submission), vol. 52, no. 10, pp. 2563-2575, Oct. 2017.<\/p>\n\n\n\n<p>[J2]. Long Chen,&nbsp;Xiyuan Tang, Arindam Sanyal, Yeonam Yoon, Jie Cong, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/7857744\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.7V 0.6\u03bcW 100kS\/s Low-Power SAR ADC with Statistical Estimation Based Noise Reduction<\/a>,\u201d IEEE Journal of Solid-State Circuits, vol. 52, No. 5, pp. 1388-1398, May 2017.<\/p>\n\n\n\n<p>[J1]. Long Chen, Kareem Ragab,&nbsp;Xiyuan Tang, Jeonggoo Song, Arindam Sanyal, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/7460902\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.95-mW 6-b 700-Ms\/s single-channel loop-unrolled SAR ADC in 40-nm CMOS<\/a>,\u201d IEEE Transactions on Circuits and Systems \u2013 II: Express Briefs, vol.PP, No.99, pp.1-14, Feb. 2017.<\/p>\n\n\n\n<h2 id=\"conference-papers\">Conference Papers<\/h2>\n\n\n\n<p>[C42]. Keren Zhu, Hao Chen, Mingjie Liu, Xiyuan Tang, Wei Shi, Nan Sun and David Z. Pan, &#8220;Generative-Adversarial-Network-Guided Well-Aware Placement for Analog Circuits,&#8221;\u00a0IEEE\/ACM Asian and South Pacific Design Automation Conference (ASP-DAC), Jan. 2022.<\/p>\n\n\n\n<p>[C41]. Mingjie Liu,\u00a0Xiyuan Tang, Keren Zhu, Hao Chen, Nan Sun and David Z. Pan, \u201cOpenSAR: An Open Source Automated End-to-end SAR ADC Compiler,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2021.<\/p>\n\n\n\n<p>[C40]. Hao Chen, Keren Zhu, Mingjie Liu,&nbsp;Xiyuan Tang, Nan Sun, and David Z. Pan, \u201cUniversal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks,\u201d ACM\/IEEE Design Automation Conference (DAC), July 2021.<\/p>\n\n\n\n<p>[C39]. Hao Chen*, Mingjie Liu*,&nbsp;Xiyuan Tang*, Keren Zhu*, Abhishek Mukherjee, Nan Sun, and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9431521\" target=\"_blank\" rel=\"noreferrer noopener\">MAGICAL 1.0: An Open-Source Fully-Automated AMS Layout Synthesis Framework Verified With a 40-nm 1GS\/s \u2206\u03a3 ADC<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), Apr. 2021 (*: Equal contribution).<\/p>\n\n\n\n<p>[C38]. Yi Zhong,&nbsp;Xiyuan Tang, Jiaxin Liu, Wenda Zhao, Shaolan Li, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9431499\" target=\"_blank\" rel=\"noreferrer noopener\">An 81.5dB-DR 1.25MHz-BW VCO-Based CT \u2206\u03a3 ADC with Double-PFD Quantizer<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), Apr. 2021.<\/p>\n\n\n\n<p>[C37]. Xiangxing Yang, Keren Zhu,&nbsp;Xiyuan Tang, Meizhi Wang, Mingtao Zhan, Nanshu Lu, Jaydeep P. Kulkarni, David Z. Pan, Yongpan Liu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9431398\/\" target=\"_blank\" rel=\"noreferrer noopener\">An In-Memory-Computing Charge-Domain Ternary CNN Classifier<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), Apr. 2021.<\/p>\n\n\n\n<p>[C36].&nbsp;Xiyuan Tang, Xiangxing Yang, Jiaxin Liu, Wei Shi, David Z. Pan, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9365753\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.4-to-40MS\/s 75.7dB-SNDR Fully-Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier<\/a>,\u201d IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2021.<\/p>\n\n\n\n<p>[C35]. Wei Shi, Jiaxin Liu, Abhishek Mukherjee, Xiangxing Yang,&nbsp;Xiyuan Tang, Linxiao Shen, Wenda Zhao, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9366023\" target=\"_blank\" rel=\"noreferrer noopener\">A 3.7mW 12.5MHz 81dB-SNDR 4th-order CTDSM with Single-OTA and 2nd-order NS-SAR<\/a>,\u201d IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2021.<\/p>\n\n\n\n<p>[C34]. Jiaxin Liu, Dengquan Li, Yi Zhong,&nbsp;Xiyuan Tang, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9366008\" target=\"_blank\" rel=\"noreferrer noopener\">A 250kHz-BW 93dB-SNDR 4th-Order Noise-Shaping SAR Using Capacitor Stacking and Dynamic Buffering<\/a>,\u201d IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2021.<\/p>\n\n\n\n<p>[C33]. Xin Xin, Linxiao Shen,&nbsp;Xiyuan Tang, Yi Shen, Jueping Cai, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9336109\" target=\"_blank\" rel=\"noreferrer noopener\">Power-Efficient 13-Tap FIR filter and an IIR Filter Embedded in a 10-bit SAR ADC<\/a>,\u201d IEEE Asian Solid-State Circuits Conference (ASSCC), Nov. 2020.<\/p>\n\n\n\n<p>[C32]. Hao Chen, Keren Zhu, Mingjie Liu,&nbsp;Xiyuan Tang, Nan Sun and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9256548\" target=\"_blank\" rel=\"noreferrer noopener\">Toward Silicon-Proven Detailed Routing for Analog and Mixed-Signal Circuits<\/a>,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2020.<\/p>\n\n\n\n<p>[C31]. Keren Zhu, Hao Chen, Mingjie Liu,&nbsp;Xiyuan Tang, Nan Sun and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9256717\" target=\"_blank\" rel=\"noreferrer noopener\">Effective Analog\/Mixed-Signal Circuit Placement Considering System Signal Flow<\/a>,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2020.<\/p>\n\n\n\n<p>[C30]. Yuxuan Huang, Qinghang Zhao,&nbsp;Xiyuan Tang, Fang Su, Nan Sun, Huazhong Yang, and Yongpan Liu, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9181209\" target=\"_blank\" rel=\"noreferrer noopener\">An Energy-Efficient Flexible Capacitive Pressure Sensing System<\/a>,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), Oct. 2020.<\/p>\n\n\n\n<p>[C29].&nbsp;Xiyuan Tang, Yi Shen, Xin Xin, Shubin Liu, Jueping Cai, Zhangming Zhu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9162786\" target=\"_blank\" rel=\"noreferrer noopener\">A 10-bit 100-MS\/s SAR ADC with Always-on Reference Ripple Cancellation<\/a>,\u201d IEEE Symposium on VLSI Circuits (VLSI), June 2020.<\/p>\n\n\n\n<p>[C28]. Zhelu Li, Arnab Dutta, Abhishek Mukherjee,&nbsp;Xiyuan Tang, Linxiao Shen, Lenian He, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9162846\" target=\"_blank\" rel=\"noreferrer noopener\">A SAR ADC with Reduced kT\/C Noise by Decoupling Noise PSD and BW<\/a>,\u201d IEEE Symposium on VLSI Circuits (VLSI), June 2020.<\/p>\n\n\n\n<p>[C27]. Mingjie Liu, Keren Zhu,&nbsp;Xiyuan Tang, Biying Xu, Wei Shi, Nan Sun and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9218621\" target=\"_blank\" rel=\"noreferrer noopener\">Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis<\/a>,\u201d ACM\/IEEE Design Automation Conference (DAC), San Francisco, CA, July 19-23, 2020.<\/p>\n\n\n\n<p>[C26]. Chen-Kai Hsu,&nbsp;Xiyuan Tang, Wenda Zhao, Rui Xu, Abhishek Mukherjee, Timothy Andeen, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9075905\" target=\"_blank\" rel=\"noreferrer noopener\">A 77.1-dB 6.25-MHz-BW Pipeline SAR ADC with Enhanced Interstage Gain Error Shaping and Quantization Error Shaping<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), Mar. 2020.<\/p>\n\n\n\n<p>[C25].&nbsp;Xiyuan Tang, Xiangxing Yang, Wenda Zhao, Chen-Kai Hsu, Jiaxin Liu, Linxiao Shen, Abhishek Mukherjee, Wei Shi, David Z. Pan, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9063058\" target=\"_blank\" rel=\"noreferrer noopener\">A 13.5b-ENOB Second-Order Noise-Shaping SAR with PVT-Robust Closed-Loop Dynamic Amplifier<\/a>,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp. 162-164, Feb. 2020 (ISSCC Highlight).<\/p>\n\n\n\n<p>[C24]. Jiaxin Liu,&nbsp;Xiyuan Tang, Wenda Zhao, Linxiao Shen, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/9063156\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 13-bit 0.005mm2 40MS\/s SAR ADC with kT\/C Noise Cancellation<\/a>,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp. 258-260, Feb. 2020.<\/p>\n\n\n\n<p>[C23]. Jiaxin Liu, Xing Wang, Zijie Gao, Mingtao Zhan,&nbsp;Xiyuan Tang, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9063159\" target=\"_blank\" rel=\"noreferrer noopener\">A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4\u00d7 Passive Gain and 2nd-order Mismatch Error Shaping<\/a>,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp. 158-160, Feb. 2020.<\/p>\n\n\n\n<p>[C22]. Mingjie Liu, Keren Zhu, Jiaqi Gu, Linxiao Shen,&nbsp;Xiyuan Tang, Nan Sun, and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9116330\" target=\"_blank\" rel=\"noreferrer noopener\">Towards Decrypting the Art of Analog Layout: Placement Quality Prediction via Transfer Learning<\/a>,\u201d IEEE\/ACM Design, Automation &amp; Test in Europe (DATE), 2020.<\/p>\n\n\n\n<p>[C21]. Mingjie Liu, Wuxi Li, Keren Zhu, Biying Xu, Yibo Lin, Linxiao Shen,&nbsp;Xiyuan Tang, Nan Sun and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/9045109\" target=\"_blank\" rel=\"noreferrer noopener\">S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity<\/a>,\u201d IEEE\/ACM Asian and South Pacific Design Automation Conference (ASP-DAC), Beijing, China, Jan. 13-16, 2020.<\/p>\n\n\n\n<p>[C20]. Keren Zhu, Mingjie Liu, Yibo Lin, Biying Xu, Shaolan Li,&nbsp;Xiyuan Tang, Nan Sun and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/8942164\" target=\"_blank\" rel=\"noreferrer noopener\">GeniusRoute: A New Routing Paradigm Using Generative Neural Network Guidance for Analog Circuits<\/a>,\u201d IEEE\/ACM International Conference on Computer-Aided Design (IC-CAD), Westminster, CO, Nov. 4-7, 2019.<\/p>\n\n\n\n<p>[C19]. Biying Xu, Keren Zhu, Mingjie Liu, Yibo Lin, Shaolan Li,&nbsp;Xiyuan Tang, Nan Sun, and David Z. Pan, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/8942060\/\" target=\"_blank\" rel=\"noreferrer noopener\">MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence<\/a>,\u201d IEEE\/ACM International Conference on Computer-Aided Design (IC-CAD), Westminster, CO, Nov. 4-7, 2019. (Invited Paper)<\/p>\n\n\n\n<p>[C18].&nbsp;Xiyuan Tang, Begum Kasap, Linxiao Shen, Xiangxing Yang, Wei Shi, and Nan Sun, \u201c<a href=\"https:\/\/www.xtang.me\/pubs\/files\/2019_VLSI_Tang.pdf\" target=\"_blank\" rel=\"noreferrer noopener\">An Energy-Efficient Comparator with Dynamic Floating Inverter Pre-Amplifier<\/a>,\u201d IEEE Symposium on VLSI Circuits (VLSI), pp. C140-C141, June 2019. (VLSI STGA Award)<\/p>\n\n\n\n<p>[C17]. Linxiao Shen, Abhishek Mukherjee, Shaolan Li,&nbsp;Xiyuan Tang, Nanshu Lu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8778011\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.6-V Tail-Less Inverter Stacking Amplifier with 0.96 PEF<\/a>,\u201d IEEE Symposium on VLSI Circuits (VLSI), pp. C144-C145, June 2019.<\/p>\n\n\n\n<p>[C16].&nbsp;Xiyuan Tang, Yi Shen, Linxiao Shen, Wenda Zhao, Zhangming Zhu, Visvesh Sathe and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8780273\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 10b 120MS\/s SAR ADC with Reference Ripple Cancellation Technique<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, Apr. 2019.<\/p>\n\n\n\n<p>[C15]. Shaolan Li, Wenda Zhao, Biying Xu, Xiangxing Yang,&nbsp;Xiyuan Tang, Linxiao Shen, Nanshu Lu, David Z. Pan and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8780175\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.025-mm2 0.8-V 78.5dB-SNDR VCO-based Sensor Readout Circuit in a Hybrid PLL-DSM&nbsp;<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, Apr. 2019.<\/p>\n\n\n\n<p>[C14]. Yanlong Zhang, Arindam Sanyal, Xing Quan, Kailin Wen,&nbsp;Xiyuan Tang, Gang Jin, Li Geng and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8780206\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 2.4-GHz DS Fractional-N Synthesizer with Space-Time Averaging for Noise Reduction<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, Apr. 2019.<\/p>\n\n\n\n<p>[C13]. Biying Xu, Yibo Lin,&nbsp;Xiyuan Tang, Shaolan Li, Linxiao Shen, Nan Sun, and David Z. Pan, \u201c<a href=\"https:\/\/dl.acm.org\/citation.cfm?id=3317930\" target=\"_blank\" rel=\"noreferrer noopener\">WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog\/Mixed-Signal Circuit Layout<\/a>,\u201d ACM\/IEEE Design Automation Conference (DAC), pp. 66-1, Jun. 2019.<\/p>\n\n\n\n<p>[C12].&nbsp;Xiyuan Tang, Shaolan Li, Linxiao Shen, Wenda Zhao, Xiangxing Yang, Randy Williams, Jiaxin Liu, Zhichao Tan, Neal Hall, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8662359\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 16fJ\/conversion-step Time-Domain Two-step Capacitance-to-Digital Converter<\/a>,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp. 296-297. Feb. 2019. (ISSCC STGA Award)<\/p>\n\n\n\n<p>[C11]. Linxiao Shen, Yi Shen,&nbsp;Xiyuan Tang, Chen-Kai Hsu, Wei Shi, Shaolan Li, Wenda Zhao, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8662406\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.01mm2 25uW 2MS\/s 74dB-SNDR Continuous-Time Pipelined-SAR ADC with 120fF Input Capacitor<\/a>,\u201d IEEE international Solid-State Circuits Conference (ISSCC), pp. 64-66, Feb. 2019.<\/p>\n\n\n\n<p>[C10]. Mohamed Baker Alawieh,&nbsp;Xiyuan Tang, and David Z. Pan, \u201c<a href=\"https:\/\/dl.acm.org\/citation.cfm?id=3287657\" target=\"_blank\" rel=\"noreferrer noopener\">Semi-Supervised Learning for Effcient Performance Modeling of Analog and Mixed Signal Circuits<\/a>,\u201d ACE\/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 268-273, Jan. 2019.<\/p>\n\n\n\n<p>[C9]. Yi Zhong, Shaolan Li, Arindam Sanyal,&nbsp;Xiyuan Tang, Linxiao Shen, Siliang Wu, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8579255\" target=\"_blank\" rel=\"noreferrer noopener\">A Second-Order Purely VCO-Based CT DS ADC Using a Modified DPLL in 40-nm CMOS<\/a>,\u201d IEEE Asian Solid-State Circuits Conference (ASSCC), pp. 93-94, Nov. 2018.<\/p>\n\n\n\n<p>[C8].&nbsp;Xiyuan Tang, Long Chen, Jeonggoo Song, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/8240258\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 1.5fJ\/Conv-step 10b 100kS\/s SAR ADC with Gain-Boosted Dynamic Comparator<\/a>,\u201d IEEE Asian Solid-State Circuits Conference (ASSCC), 2017, pp. 219-232.<\/p>\n\n\n\n<p>[C7]. Miguel Gandara, Wenjuan Guo,&nbsp;Xiyuan Tang, Long Chen, Yeonam Yoon, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/7993696\" target=\"_blank\" rel=\"noreferrer noopener\">A Pipelined SAR ADC Reusing the Comparator as Residue Amplifier<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), Apr. 2017.<\/p>\n\n\n\n<p>[C6]. Jeonggoo Song,&nbsp;Xiyuan Tang, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/7993700\" target=\"_blank\" rel=\"noreferrer noopener\">A 10-b 2b\/cycle 300MS\/s SAR ADC with a Single Differential DAC in 40nm CMOS<\/a>,\u201d IEEE Custom Integrated Circuits Conference (CICC), Apr. 2017.<\/p>\n\n\n\n<p>[C5]. Jeonggoo Song, Kareem Ragab,&nbsp;Xiyuan Tang, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/7844138\" target=\"_blank\" rel=\"noreferrer noopener\">A 10-b 800MS\/s time-interleaved SAR ADC with fast timing-skew calibration<\/a>,\u201d IEEE Asian Solid-State Circuits Conference (ASSCC), pp. 73-76, Nov. 2016.<\/p>\n\n\n\n<p>[C4].&nbsp;Xiyuan Tang, Long Chen, Jeonggoo Song, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/7598329\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 10-b 750\u03bcW 200MS\/s Fully Dynamic Single-Channel SAR ADC in 40nm CMOS<\/a>,\u201d IEEE European Solid-State Circuits Conference (ESSCIRC), pp. 413-416, Sept. 2016.<\/p>\n\n\n\n<p>[C3]. Long Chen, Arindam Sanyal, Ji Ma,&nbsp;Xiyuan Tang, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/document\/7538972\" target=\"_blank\" rel=\"noreferrer noopener\">Comparator common-mode variation effects analysis and its application in SAR ADCs<\/a>,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2014-2017, May 2016.<\/p>\n\n\n\n<p>[C2]. Long Chen,&nbsp;Xiyuan Tang, Arindam Sanyal, Yeonam Yoon, Jie Cong, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/7338493\/\" target=\"_blank\" rel=\"noreferrer noopener\">A 10.5-b ENOB 645nW 100kS\/s SAR ADC with Statistical Estimation Based Noise Reduction<\/a>,\u201d IEEE Custom Integrated Circuit Conference (CICC), pp. 1-4, Sept. 2015.<\/p>\n\n\n\n<p>[C1]. Yeonam Yoon, Koungtae Lee, Sungjin Hong,&nbsp;Xiyuan Tang, Long Chen, and Nan Sun, \u201c<a href=\"https:\/\/ieeexplore.ieee.org\/abstract\/document\/7338461\" target=\"_blank\" rel=\"noreferrer noopener\">A 0.04-mm2 Modular \u2206\u03a3 ADC with VCO-based Integrator and 0.9-mW 71-dB SNDR Distributed Digital DAC Calibration<\/a>,\u201d IEEE Custom Integrated Circuit Conference (CICC), pp. 1-4, Sept. 2015.<\/p>\n\n\n\n<h2 id=\"patents\">Patents<\/h2>\n\n\n\n<p>Xiyuan Tang, Nan Sun \u201cTime-domain capacitance-to-digital converter,\u201d US Patent 17,176,341, 2021.<\/p>\n\n\n\n<p>Nan Sun, Long Chen,&nbsp;Xiyuan Tang, \u201c<a href=\"https:\/\/patents.google.com\/patent\/US9774339B2\/en\" target=\"_blank\" rel=\"noreferrer noopener\">Statistical estimation based noise reduction technique for low power successive approximation register analog-to-digital converter<\/a>,&#8221;, US Patent 20,170,093,414, 2017.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>Journal Articles [J26]. Tzu-Han Wang, Ruowei Wu, Vasu Gupta,&nbsp;Xiyuan Tang, and Shaolan Li, \u201cA 13.8-ENOB Fully Dynamic Third-Order Noise-Shaping SAR ADC in a Single-Amplifier EF-CIFF Structure With Hardware-Reusing kT\/C Noise Cancellation,\u201d IEEE Journal of Solid-State Circuits, early access. [J25]. Jiaxin Liu, Xing Wang, Zijie Gao, Mingtao Zhan,&nbsp;Xiyuan Tang, Chen-Kai Hsu, and Nan Sun, \u201cA 90-dB-SNDR [&hellip;]<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"_genesis_hide_title":false,"_genesis_hide_breadcrumbs":false,"_genesis_hide_singular_image":false,"_genesis_hide_footer_widgets":false,"_genesis_custom_body_class":"","_genesis_custom_post_class":"","_genesis_layout":""},"_links":{"self":[{"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/pages\/10"}],"collection":[{"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/comments?post=10"}],"version-history":[{"count":24,"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/pages\/10\/revisions"}],"predecessor-version":[{"id":195,"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/pages\/10\/revisions\/195"}],"wp:attachment":[{"href":"https:\/\/localhost\/pku_prime\/wp-json\/wp\/v2\/media?parent=10"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}