
*** Running vivado
    with args -log CPU_StorageTop_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_StorageTop_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU_StorageTop_0_0.tcl -notrace
Command: synth_design -top CPU_StorageTop_0_0 -part xc7a100tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 404.656 ; gain = 100.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_StorageTop_0_0' [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/bd/CPU/ip/CPU_StorageTop_0_0/synth/CPU_StorageTop_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'StorageTop' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
INFO: [Synth 8-638] synthesizing module 'memorio' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/memorio.v:4]
INFO: [Synth 8-256] done synthesizing module 'memorio' (1#1) [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/memorio.v:4]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/dmemory32.v:3]
INFO: [Synth 8-638] synthesizing module 'RAM' [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/ip/RAM/synth/RAM.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: RAM.mif - type: string 
	Parameter C_INIT_FILE bound to: RAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     13.776802 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/ip/RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/ip/RAM/synth/RAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/ip/RAM/synth/RAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (13#1) [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/dmemory32.v:3]
INFO: [Synth 8-638] synthesizing module 'ioread' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-256] done synthesizing module 'ioread' (14#1) [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-638] synthesizing module 'leds' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (15#1) [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-638] synthesizing module 'switchs' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/switchs.v:4]
INFO: [Synth 8-256] done synthesizing module 'switchs' (16#1) [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/switchs.v:4]
INFO: [Synth 8-256] done synthesizing module 'StorageTop' (17#1) [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_StorageTop_0_0' (18#1) [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/bd/CPU/ip/CPU_StorageTop_0_0/synth/CPU_StorageTop_0_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[112]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[111]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[110]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[109]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[108]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[107]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[106]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[105]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[104]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[103]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[102]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[101]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[100]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[99]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[98]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[97]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[96]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 703.551 ; gain = 399.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 703.551 ; gain = 399.156
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/bd/CPU/ip/CPU_StorageTop_0_0/CPU_StorageTop_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/bd/CPU/ip/CPU_StorageTop_0_0/CPU_StorageTop_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_StorageTop_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_StorageTop_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 829.582 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 829.582 ; gain = 525.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 829.582 ; gain = 525.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_StorageTop_0_0_synth_1/dont_touch.xdc}, line 14).
Applied set_property DONT_TOUCH = true for inst/u_dmemory32/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 829.582 ; gain = 525.188
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ioread_data_reg' [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/ioread.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:36 ; elapsed = 00:02:41 . Memory (MB): peak = 829.582 ; gain = 525.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memorio 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
Module switchs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 829.582 ; gain = 525.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 829.582 ; gain = 525.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Found timing loop:
     0: inst/i_32/i_88/Z (MUX1)
     1: inst/i_32/i_88/B (MUX1)
     2: inst/i_32/i_106/Z (MUX1)
     3: inst/i_32/i_106/B (MUX1)
     4: inst/i_32/i_88/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_88"
Found timing loop:
     0: inst/i_32/i_86/Z (MUX1)
     1: inst/i_32/i_86/B (MUX1)
     2: inst/i_32/i_105/Z (MUX1)
     3: inst/i_32/i_105/B (MUX1)
     4: inst/i_32/i_86/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_86"
Found timing loop:
     0: inst/i_32/i_84/Z (MUX1)
     1: inst/i_32/i_84/B (MUX1)
     2: inst/i_32/i_104/Z (MUX1)
     3: inst/i_32/i_104/B (MUX1)
     4: inst/i_32/i_84/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_84"
Found timing loop:
     0: inst/i_32/i_82/Z (MUX1)
     1: inst/i_32/i_82/B (MUX1)
     2: inst/i_32/i_103/Z (MUX1)
     3: inst/i_32/i_103/B (MUX1)
     4: inst/i_32/i_82/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_82"
Found timing loop:
     0: inst/i_32/i_80/Z (MUX1)
     1: inst/i_32/i_80/B (MUX1)
     2: inst/i_32/i_102/Z (MUX1)
     3: inst/i_32/i_102/B (MUX1)
     4: inst/i_32/i_80/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_80"
Found timing loop:
     0: inst/i_32/i_78/Z (MUX1)
     1: inst/i_32/i_78/B (MUX1)
     2: inst/i_32/i_101/Z (MUX1)
     3: inst/i_32/i_101/B (MUX1)
     4: inst/i_32/i_78/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_78"
Found timing loop:
     0: inst/i_32/i_76/Z (MUX1)
     1: inst/i_32/i_76/B (MUX1)
     2: inst/i_32/i_100/Z (MUX1)
     3: inst/i_32/i_100/B (MUX1)
     4: inst/i_32/i_76/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_76"
Found timing loop:
     0: inst/i_32/i_74/Z (MUX1)
     1: inst/i_32/i_74/B (MUX1)
     2: inst/i_32/i_99/Z (MUX1)
     3: inst/i_32/i_99/B (MUX1)
     4: inst/i_32/i_74/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_74"
Found timing loop:
     0: inst/i_32/i_72/Z (MUX1)
     1: inst/i_32/i_72/B (MUX1)
     2: inst/i_32/i_98/Z (MUX1)
     3: inst/i_32/i_98/B (MUX1)
     4: inst/i_32/i_72/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_72"
Found timing loop:
     0: inst/i_32/i_70/Z (MUX1)
     1: inst/i_32/i_70/B (MUX1)
     2: inst/i_32/i_97/Z (MUX1)
     3: inst/i_32/i_97/B (MUX1)
     4: inst/i_32/i_70/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_70"
Found timing loop:
     0: inst/i_32/i_68/Z (MUX1)
     1: inst/i_32/i_68/B (MUX1)
     2: inst/i_32/i_96/Z (MUX1)
     3: inst/i_32/i_96/B (MUX1)
     4: inst/i_32/i_68/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_68"
Found timing loop:
     0: inst/i_32/i_66/Z (MUX1)
     1: inst/i_32/i_66/B (MUX1)
     2: inst/i_32/i_95/Z (MUX1)
     3: inst/i_32/i_95/B (MUX1)
     4: inst/i_32/i_66/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_66"
Found timing loop:
     0: inst/i_32/i_64/Z (MUX1)
     1: inst/i_32/i_64/B (MUX1)
     2: inst/i_32/i_94/Z (MUX1)
     3: inst/i_32/i_94/B (MUX1)
     4: inst/i_32/i_64/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_64"
Found timing loop:
     0: inst/i_32/i_62/Z (MUX1)
     1: inst/i_32/i_62/B (MUX1)
     2: inst/i_32/i_93/Z (MUX1)
     3: inst/i_32/i_93/B (MUX1)
     4: inst/i_32/i_62/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_62"
Found timing loop:
     0: inst/i_32/i_60/Z (MUX1)
     1: inst/i_32/i_60/B (MUX1)
     2: inst/i_32/i_92/Z (MUX1)
     3: inst/i_32/i_92/B (MUX1)
     4: inst/i_32/i_60/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_60"
Found timing loop:
     0: inst/i_32/i_58/Z (MUX1)
     1: inst/i_32/i_58/B (MUX1)
     2: inst/i_32/i_91/Z (MUX1)
     3: inst/i_32/i_91/B (MUX1)
     4: inst/i_32/i_58/Z (MUX1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/leds.v:20]
Inferred a: "set_disable_timing -from B -to Z inst/i_32/i_58"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: inst/i_145/O (LUT3)
     1: inst/i_145/I2 (LUT3)
     2: inst/i_104/O (LUT3)
     3: inst/i_104/I0 (LUT3)
     4: inst/i_145/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_145"
Found timing loop:
     0: inst/i_144/O (LUT3)
     1: inst/i_144/I2 (LUT3)
     2: inst/i_103/O (LUT3)
     3: inst/i_103/I0 (LUT3)
     4: inst/i_144/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_144"
Found timing loop:
     0: inst/i_143/O (LUT3)
     1: inst/i_143/I2 (LUT3)
     2: inst/i_102/O (LUT3)
     3: inst/i_102/I0 (LUT3)
     4: inst/i_143/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_143"
Found timing loop:
     0: inst/i_142/O (LUT3)
     1: inst/i_142/I2 (LUT3)
     2: inst/i_101/O (LUT3)
     3: inst/i_101/I0 (LUT3)
     4: inst/i_142/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_142"
Found timing loop:
     0: inst/i_141/O (LUT3)
     1: inst/i_141/I2 (LUT3)
     2: inst/i_100/O (LUT3)
     3: inst/i_100/I0 (LUT3)
     4: inst/i_141/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_141"
Found timing loop:
     0: inst/i_140/O (LUT3)
     1: inst/i_140/I2 (LUT3)
     2: inst/i_99/O (LUT3)
     3: inst/i_99/I0 (LUT3)
     4: inst/i_140/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_140"
Found timing loop:
     0: inst/i_139/O (LUT3)
     1: inst/i_139/I2 (LUT3)
     2: inst/i_98/O (LUT3)
     3: inst/i_98/I0 (LUT3)
     4: inst/i_139/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_139"
Found timing loop:
     0: inst/i_138/O (LUT3)
     1: inst/i_138/I2 (LUT3)
     2: inst/i_97/O (LUT3)
     3: inst/i_97/I0 (LUT3)
     4: inst/i_138/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_138"
Found timing loop:
     0: inst/i_137/O (LUT3)
     1: inst/i_137/I2 (LUT3)
     2: inst/i_96/O (LUT3)
     3: inst/i_96/I0 (LUT3)
     4: inst/i_137/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_137"
Found timing loop:
     0: inst/i_136/O (LUT3)
     1: inst/i_136/I2 (LUT3)
     2: inst/i_95/O (LUT3)
     3: inst/i_95/I0 (LUT3)
     4: inst/i_136/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_136"
Found timing loop:
     0: inst/i_135/O (LUT3)
     1: inst/i_135/I2 (LUT3)
     2: inst/i_94/O (LUT3)
     3: inst/i_94/I0 (LUT3)
     4: inst/i_135/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_135"
Found timing loop:
     0: inst/i_134/O (LUT3)
     1: inst/i_134/I2 (LUT3)
     2: inst/i_93/O (LUT3)
     3: inst/i_93/I0 (LUT3)
     4: inst/i_134/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_134"
Found timing loop:
     0: inst/i_133/O (LUT3)
     1: inst/i_133/I2 (LUT3)
     2: inst/i_92/O (LUT3)
     3: inst/i_92/I0 (LUT3)
     4: inst/i_133/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_133"
Found timing loop:
     0: inst/i_132/O (LUT3)
     1: inst/i_132/I2 (LUT3)
     2: inst/i_91/O (LUT3)
     3: inst/i_91/I0 (LUT3)
     4: inst/i_132/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_132"
Found timing loop:
     0: inst/i_131/O (LUT3)
     1: inst/i_131/I2 (LUT3)
     2: inst/i_90/O (LUT3)
     3: inst/i_90/I0 (LUT3)
     4: inst/i_131/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_131"
Found timing loop:
     0: inst/i_130/O (LUT3)
     1: inst/i_130/I2 (LUT3)
     2: inst/i_89/O (LUT3)
     3: inst/i_89/I0 (LUT3)
     4: inst/i_130/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.srcs/sources_1/new/StorageTop.v:23]
Inferred a: "set_disable_timing -from I2 -to O inst/i_130"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_15' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_16' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_17' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_18' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_19' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_20' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_21' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_22' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_23' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_24' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_25' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_26' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_27' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_28' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_29' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_30' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_31' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[0]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[16]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[1]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[17]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[2]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[18]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[3]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[19]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[4]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[20]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[5]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[21]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[6]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[22]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[7]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[23]_i_9 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[8]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[8]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[9]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[9]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[10]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[10]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[11]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[11]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[12]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[12]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[13]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[13]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[14]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[14]_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\rdata[15]_INST_0_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through inst/\ledout[15]_i_4 /O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |    38|
|3     |LUT3       |    26|
|4     |LUT4       |    24|
|5     |LUT5       |    16|
|6     |LUT6       |    72|
|7     |RAMB18E1   |     1|
|8     |RAMB36E1   |     2|
|9     |RAMB36E1_1 |     1|
|10    |RAMB36E1_2 |    11|
|11    |FDCE       |    40|
|12    |FDRE       |     2|
|13    |LDC        |    16|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                           |Module                                         |Cells |
+------+---------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                |                                               |   250|
|2     |  inst                                             |StorageTop                                     |   250|
|3     |    u_dmemory32                                    |dmemory32                                      |   137|
|4     |      ram                                          |RAM                                            |    48|
|5     |        U0                                         |blk_mem_gen_v8_4_1                             |    48|
|6     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                       |    48|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |    48|
|8     |              \valid.cstr                          |blk_mem_gen_generic_cstr                       |    48|
|9     |                \bindec_a.bindec_inst_a            |bindec                                         |     2|
|10    |                \has_mux_a.A                       |blk_mem_gen_mux                                |    29|
|11    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|12    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|13    |                \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|14    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|15    |                \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|16    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|17    |                \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     1|
|18    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|19    |                \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|20    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|21    |                \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|22    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|23    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|24    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|25    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     1|
|26    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|27    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|28    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|29    |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     2|
|30    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     2|
|31    |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     2|
|32    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     2|
|33    |                \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     1|
|34    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|35    |                \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|36    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|37    |                \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|38    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|39    |                \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|40    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
|41    |    u_ioread                                       |ioread                                         |    47|
|42    |    u_leds                                         |leds                                           |    33|
|43    |    u_switchs                                      |switchs                                        |    32|
+------+---------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 64 critical warnings and 233 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:02:46 . Memory (MB): peak = 841.121 ; gain = 410.695
Synthesis Optimization Complete : Time (s): cpu = 00:02:50 ; elapsed = 00:02:54 . Memory (MB): peak = 841.121 ; gain = 536.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 30 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 133 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 844.281 ; gain = 551.359
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_StorageTop_0_0_synth_1/CPU_StorageTop_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 42 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/Computer Science/Digital Design/CPU/CPU.runs/CPU_StorageTop_0_0_synth_1/CPU_StorageTop_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_StorageTop_0_0_utilization_synth.rpt -pb CPU_StorageTop_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 844.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 27 13:44:12 2019...
