0.7
2020.2
May  7 2023
15:24:31
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sim_1/imports/new/simulation.v,1705119377,verilog,,,,buffer_simulation;simulation,,,../../../../RISCV-with-UART.gen/sources_1/bd/clock_wizard/ipshared/30ef;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V,,,,,
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/CPU.v,1705085339,verilog,,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/D_MEM.v,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/include.v,DATA_PATH;RISCV_CPU,,,../../../../RISCV-with-UART.gen/sources_1/bd/clock_wizard/ipshared/30ef;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V,,,,,
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/D_MEM.v,1705083408,verilog,,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/I_MEM.v,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/include.v,DATA_MEMORY,,,../../../../RISCV-with-UART.gen/sources_1/bd/clock_wizard/ipshared/30ef;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V,,,,,
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/I_MEM.v,1705083408,verilog,,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/REGISTER_FILE.v,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/include.v,INS_MEMORY,,,../../../../RISCV-with-UART.gen/sources_1/bd/clock_wizard/ipshared/30ef;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V,,,,,
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/REGISTER_FILE.v,1704612415,verilog,,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/fifo_mem.v,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/include.v,REGISTER_FILE,,,../../../../RISCV-with-UART.gen/sources_1/bd/clock_wizard/ipshared/30ef;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V,,,,,
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/include.v,1705077874,verilog,,,,,,,,,,,,
C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/fifo_mem.v,1704876012,verilog,,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sim_1/imports/new/simulation.v,C:/Users/tuankiet/Desktop/RISCV-with-UART/RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V/include.v,fifo_buffer,,,../../../../RISCV-with-UART.gen/sources_1/bd/clock_wizard/ipshared/30ef;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL;../../../../RISCV-with-UART.srcs/sources_1/imports/DATKLL/RISC-V,,,,,
