#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 24 22:02:14 2018
# Process ID: 25744
# Current directory: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12684 C:\Users\luisg\Desktop\Fall 2018\CPE 133\Labs\Lab0a\Lab0a.xpr
# Log file: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/vivado.log
# Journal file: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 772.164 ; gain = 47.375exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 24 22:11:53 2018...

sources_1/new
file mkdir C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new
file mkdir C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new
file mkdir C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new
file mkdir C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new
file mkdir C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new
file mkdir {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new}
close [ open {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new/sandwhich.v} w ]
add_files {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new/sandwhich.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sim_1/new/sandwhich.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sim_1/new/sandwhich.v}}
file delete -force {C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sim_1/new/sandwhich.v}
launch_runs synth_1 -jobs 4
[Mon Sep 24 22:04:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simTemplate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTemplate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new/sandwhich.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sandwhich
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/simTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTemplate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 799f7f460d33407d97e988a330af2cb3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTemplate_behav xil_defaultlib.simTemplate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net v is not permitted [C:/Users/luisg/Desktop/Fall 2018/CPE 133/simTemplate.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Sep 24 22:06:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simTemplate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simTemplate_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.srcs/sources_1/new/sandwhich.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sandwhich
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/simTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTemplate
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 799f7f460d33407d97e988a330af2cb3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTemplate_behav xil_defaultlib.simTemplate xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sandwhich
Compiling module xil_defaultlib.simTemplate
Compiling module xil_defaultlib.glbl
Built simulation snapshot simTemplate_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/luisg/Desktop/Fall -notrace
couldn't read file "C:/Users/luisg/Desktop/Fall": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 24 22:07:53 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 865.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simTemplate_behav -key {Behavioral:sim_1:Functional:simTemplate} -tclbatch {simTemplate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source simTemplate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/luisg/Desktop/Fall 2018/CPE 133/simTemplate.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simTemplate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 878.148 ; gain = 12.762
launch_runs synth_1 -jobs 4
[Mon Sep 24 22:14:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Sep 24 22:16:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep 24 22:17:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab0a/Lab0a.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 24 22:19:27 2018...
