// Seed: 2745840733
module module_0;
  assign id_1 = -1;
  logic [7:0] id_2;
  id_3(
      id_1, -1'b0
  );
  wand id_4;
  assign id_1 = -1;
  id_5(
      id_2[-1]
  );
  wor  id_6;
  tri0 id_7, id_8 = -1'b0;
  assign id_6 = 1'd0;
  wire id_9;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wire id_2
);
  initial id_1 = -1;
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  assign id_1 = -1;
  initial $display(-1 - id_4 ==? id_4, id_4);
endmodule
