// Seed: 3736916161
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_8 = 0;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd31,
    parameter id_6 = 32'd93
) (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    output wire _id_5,
    input wor _id_6,
    input supply1 id_7,
    input wand id_8,
    input wire id_9,
    input uwire id_10,
    output tri0 id_11,
    output tri0 id_12,
    output tri0 id_13
);
  bit id_15;
  wire [-1 'b0 : 1  ==  1 'b0] id_16;
  logic [-1  !=  id_5 : -1] id_17 = -1;
  module_0 modCall_1 (
      id_17,
      id_16
  );
  always id_15 <= id_8 * -1'd0 << (id_4);
  bit id_18;
  parameter id_19 = -1 + 1;
  logic [-1 'h0 : id_6] id_20;
  always id_18 <= id_20;
endmodule
