{"url": "https://www.ics.uci.edu/~eppstein/pubs/a-singhal.html", "content": "<!DOCTYPE html PUBLIC \"-//W3C//DTD HTML 3.2//EN\">\n<html><head>\n<title>David Eppstein - Publications</title>\n<meta name=\"viewport\" content=\"width=device-width, initial-scale=1\">\n</head>\n<body bgcolor=\"#ffffff\" text=\"#000000\">\n<h1>David Eppstein - Publications</h1>\n<hr><p>\n<h2>\nPublications with\n<a href=\"//www.ics.uci.edu/~lsinghal/\">L. Singhal</a>,\nLove Singhal\n</a>\n</h2>\n<ul>\n<li><b>Interconnect criticality driven delay relaxation.</b><br>\n<a href=\"//www.ics.uci.edu/~lsinghal/\">L. Singhal</a>,\n<a href=\"//www.ics.uci.edu/~eli/\">E. Bozorgzadeh</a>,\nand D. Eppstein.<br>\n<i>IEEE Trans. CAD</i> 26 (10): 1803&ndash;1817, 2007.\n<p>\nWe consider a problem of assigning delays to components in a circuit so\nthat each component is part of a critical path, but the number of edges\nbelonging to critical paths is minimized. We show the problem to be\nNP-complete via a reduction from finding independent dominating sets in\nbipartite graphs minimizing dominated edges, and give experimental\nresults on heuristics.\n<p>\n</ul>\n\n<hr><p>\n<a href=\"auth.html\">Co-authors</a> &ndash;\n<a href=\"/~eppstein/pubs/\">Publications</a> &ndash;\n<a href=\"/~eppstein/\">David Eppstein</a> &ndash;\n<a href=\"/~theory/\">Theory Group</a> &ndash;\n<a href=\"/\">Inf. &amp; Comp. Sci.</a> &ndash;\n<a href=\"//www.uci.edu/\">UC Irvine</a>\n<p>\n<small>Semi-automatically <a href=\"filter.html\">filtered</a>\nfrom a common source file.</small>\n</body></html>\n", "encoding": "ascii"}