// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weivdy_H__
#define __myip_v1_0_HLS_weivdy_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weivdy_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weivdy_ram) {
        ram[0] = "0b10111101100001101000001100110110";
        ram[1] = "0b00111100001000001100111011101010";
        ram[2] = "0b00111101010100011010101110001101";
        ram[3] = "0b10111100111101010111111000011011";
        ram[4] = "0b00111101110010111000001101000001";
        ram[5] = "0b00111101001010010111101110110111";
        ram[6] = "0b00111110011010010110100001000101";
        ram[7] = "0b00111110010000000111100110011101";
        ram[8] = "0b00111110110100000100101000010110";
        ram[9] = "0b00111100101111110101010000000100";
        ram[10] = "0b10111110000100011010110111011001";
        ram[11] = "0b00111101000111100000010110101100";
        ram[12] = "0b00111101111100101111100111101100";
        ram[13] = "0b00111110010111010001100100010000";
        ram[14] = "0b10111101110100000101010001101111";
        ram[15] = "0b10111110000000101101010001110111";
        ram[16] = "0b00111101100101100111111001001100";
        ram[17] = "0b10111110001011101111101111111000";
        ram[18] = "0b10111110010111001111110111111101";
        ram[19] = "0b00111101101010111110100101011001";
        ram[20] = "0b00111100110101001001101101101011";
        ram[21] = "0b00111110000100100101110110101101";
        ram[22] = "0b00111110100010001001100011111110";
        ram[23] = "0b00111110000111101111000001011000";
        ram[24] = "0b10111101010101010111101101110111";
        ram[25] = "0b00111101101100101011111010010000";
        ram[26] = "0b00111110001100110101110110111100";
        ram[27] = "0b10111101010101111101100001000101";
        ram[28] = "0b00111101100110111011111011010010";
        ram[29] = "0b00111110011111101110000001110100";
        ram[30] = "0b00111011110101111110000000001100";
        ram[31] = "0b00111100111011010100100010001110";
        ram[32] = "0b10111101001010100111100111110101";
        ram[33] = "0b00111110000110111010111111110100";
        ram[34] = "0b00111110001110010001011101010101";
        ram[35] = "0b00111100010110111000010111000101";
        ram[36] = "0b10111101000111000000111111101011";
        ram[37] = "0b10111101110101010011001101110101";
        ram[38] = "0b10111101001101110111110001110111";
        ram[39] = "0b00111101100001010010000101110001";
        ram[40] = "0b10111011101101111001000101110011";
        ram[41] = "0b00111101101100100100111000111110";
        ram[42] = "0b10111110001000000001001100111001";
        ram[43] = "0b10111101100000011101011110110010";
        ram[44] = "0b00111011111010011110011100111010";
        ram[45] = "0b00111101101111110011100100000110";
        ram[46] = "0b10111101001010000110001110011001";
        ram[47] = "0b00111100111101011110100010100100";
        ram[48] = "0b10111101101100010110001110000001";
        ram[49] = "0b00111101111101010110010100010001";
        ram[50] = "0b10111101100000110100100000100101";
        ram[51] = "0b10111110001011110100110100010001";
        ram[52] = "0b00111101111010110010010101110001";
        ram[53] = "0b00111110000010110001111101100011";
        ram[54] = "0b00111110001010110101010111111101";
        ram[55] = "0b00111101011000111010111010101101";
        ram[56] = "0b10111101010101111110101111011100";
        ram[57] = "0b10111110000100000011100000010001";
        ram[58] = "0b00111011100100000111000001100010";
        ram[59] = "0b10111100110001001011100111111011";
        ram[60] = "0b10111101101011001110100010001100";
        ram[61] = "0b00111100101011011100001000100011";
        ram[62] = "0b10111101111110101011101100000000";
        ram[63] = "0b00111101110111001000110011001100";
        ram[64] = "0b10111101111111110011101011111011";
        ram[65] = "0b10111110000010010110110011001101";
        ram[66] = "0b00111110000101000010001011111010";
        ram[67] = "0b00111110010101000101111010100101";
        ram[68] = "0b10111110000011100001000111100011";
        ram[69] = "0b00111110001110111100001010101000";
        ram[70] = "0b10111011011000110110011011100001";
        ram[71] = "0b00111110001110000110101110111100";
        ram[72] = "0b10111101101111000001010111100100";
        ram[73] = "0b10111101100011000001011010010110";
        ram[74] = "0b00111101100111011010011010001001";
        ram[75] = "0b10111101010010000010101001000001";
        ram[76] = "0b00111101011001111011110111101000";
        ram[77] = "0b00111101111110000110000111011111";
        ram[78] = "0b00111100011011000110101111000111";
        ram[79] = "0b10111101101101000000100101110100";
        ram[80] = "0b10111101110111111000100001100000";
        ram[81] = "0b00111101111000001010101111010101";
        ram[82] = "0b10111101101111111011100100011111";
        ram[83] = "0b10111110011110101101001010110111";
        ram[84] = "0b00111101101101001110111010011000";
        ram[85] = "0b10111110000110110111000011110001";
        ram[86] = "0b00111011011010101110100010001110";
        ram[87] = "0b10111101101110010001100111000010";
        ram[88] = "0b10111011010001000100111001110111";
        ram[89] = "0b10111101111001000010001001011101";
        ram[90] = "0b10111110001001000101101101100011";
        ram[91] = "0b10111110000110101001110100001000";
        ram[92] = "0b10111110010011010000011100111001";
        ram[93] = "0b00111110011101111011111000110011";
        ram[94] = "0b00111100100111100111100010011111";
        ram[95] = "0b10111100101011000010111000011010";
        ram[96] = "0b10111011111110001011000001111001";
        ram[97] = "0b00111110001110010110010111101001";
        ram[98] = "0b10111101011111010000000000101111";
        ram[99] = "0b00111110000000011000001100001101";
        ram[100] = "0b00111101010000001111001010010000";
        ram[101] = "0b00111101111101101110100011000010";
        ram[102] = "0b00111110001011111111100100001101";
        ram[103] = "0b10111100000001111000001101001001";
        ram[104] = "0b00111100100110110001000111010011";
        ram[105] = "0b10111101110110110100000101010000";
        ram[106] = "0b10111110000000011100000010011000";
        ram[107] = "0b10111100111111110001000111011010";
        ram[108] = "0b10111101110110010101111100001100";
        ram[109] = "0b10111100100100010110101101000011";
        ram[110] = "0b10111101101001110111111010101101";
        ram[111] = "0b10111101010101111110111111000111";
        ram[112] = "0b00111100110111100111001011110110";
        ram[113] = "0b10111101100000010111100111101001";
        ram[114] = "0b00111101111010110010011110000111";
        ram[115] = "0b00111101111100110110010010000100";
        ram[116] = "0b00111110001011111110110010000000";
        ram[117] = "0b00111101001110000011110111000101";
        ram[118] = "0b00111101111000111010000001101110";
        ram[119] = "0b10111110100011001001100101101010";
        ram[120] = "0b00111100101100101100011001101100";
        ram[121] = "0b10111110011000000001011101111000";
        ram[122] = "0b00111110010011001001100010101010";
        ram[123] = "0b00111100111001110111000100011000";
        ram[124] = "0b10111101111110001000101101101010";
        ram[125] = "0b10111110000011001110010100000001";
        ram[126] = "0b10111101101100001010001111000110";
        ram[127] = "0b00111101111110001111011110101010";
        ram[128] = "0b10111110011110101010111100011000";
        ram[129] = "0b10111100110100011110101111000001";
        ram[130] = "0b10111110010110101111000010011010";
        ram[131] = "0b10111101010011100110110101010101";
        ram[132] = "0b00111101000010111110010111001101";
        ram[133] = "0b10111011110000001010011110110110";
        ram[134] = "0b00111101000101011101010111000100";
        ram[135] = "0b00111110011101000000001111001110";
        ram[136] = "0b00111011000011101011100010111100";
        ram[137] = "0b00111101001110111100110111000111";
        ram[138] = "0b10111100000001110011001100101110";
        ram[139] = "0b00111100110000101010110011111101";
        ram[140] = "0b10111100101110100111101010100010";
        ram[141] = "0b10111101111110110111110111001011";
        ram[142] = "0b10111110100001001010001001111110";
        ram[143] = "0b10111110000100101101010001101100";
        ram[144] = "0b10111101000110010000010111100111";
        ram[145] = "0b10111100000011010000000101110100";
        ram[146] = "0b10111101101101100110110101010010";
        ram[147] = "0b10111011101100111001001010100011";
        ram[148] = "0b00111101111100001111001001100110";
        ram[149] = "0b00111101001000101101011110000110";
        ram[150] = "0b00111110000101111111100010100110";
        ram[151] = "0b00111101000010000010001100001110";
        ram[152] = "0b10111101111000100011100101010111";
        ram[153] = "0b10111101010101010101111011100001";
        ram[154] = "0b10111101111011010011011110111000";
        ram[155] = "0b10111110010011010110011101010011";
        ram[156] = "0b00111100001000101111010000100001";
        ram[157] = "0b00111101111101111100101011100001";
        ram[158] = "0b10111101011001100111000110000111";
        ram[159] = "0b10111101101110011110011110100010";
        ram[160] = "0b00111101110110001100100001001100";
        ram[161] = "0b00111101000000100010100010100111";
        ram[162] = "0b10111101110110001000011001101110";
        ram[163] = "0b00111101010100010101101000110111";
        ram[164] = "0b00111110001010000010011110010101";
        ram[165] = "0b00111110000000011101111001110110";
        ram[166] = "0b10111010010011010111101001101111";
        ram[167] = "0b00111110100000111001100101110101";
        ram[168] = "0b00111101010001101011111011101010";
        ram[169] = "0b00111110000101110010011001010111";
        ram[170] = "0b10111110001110010111010110101000";
        ram[171] = "0b00111101101011111001110110100100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weivdy) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weivdy_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weivdy) {
meminst = new myip_v1_0_HLS_weivdy_ram("myip_v1_0_HLS_weivdy_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weivdy() {
    delete meminst;
}


};//endmodule
#endif
