<module id="MEM_CFG_REGS" HW_revision="" description="MEM CFG Registers">
	<register id="DxLOCK" width="32" page="1" offset="0x0" internal="0" description="Dedicated RAM Config Lock Register">
		<bitfield id="LOCK_M0" description="M0 RAM Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_M1" description="M1 RAM Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_D0" description="D0 RAM Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_D1" description="D1 RAM Lock bits" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_D2" description="D2 RAM Lock bits" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_D3" description="D3 RAM Lock bits" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_D4" description="D4 RAM Lock bits" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_D5" description="D5 RAM Lock bits" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_PIEVECT" description="PIEVECT RAM Lock bits" begin="8" end="8" width="1" rwaccess="RW"/>
	</register>
	<register id="DxCOMMIT" width="32" page="1" offset="0x2" internal="0" description="Dedicated RAM Config Lock Commit Register">
		<bitfield id="COMMIT_M0" description="M0 RAM Permanent Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_M1" description="M1 RAM Permanent Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_D0" description="D0 RAM Permanent Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_D1" description="D1 RAM Permanent Lock bits" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_D2" description="D2 RAM Permanent Lock bits" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_D3" description="D3 RAM Permanent Lock bits" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_D4" description="D4 RAM Permanent Lock bits" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_D5" description="D5 RAM Permanent Lock bits" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_PIEVECT" description="PIEVECT RAM Permanent Lock bits" begin="8" end="8" width="1" rwaccess="RW"/>
	</register>
	<register id="DxACCPROT0" width="32" page="1" offset="0x8" internal="0" description="Dedicated RAM Config Register">
		<bitfield id="FETCHPROT_M0" description="Fetch Protection For M0 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_M0" description="CPU WR Protection For M0 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_M1" description="Fetch Protection For M1 RAM" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_M1" description="CPU WR Protection For M1 RAM" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_D0" description="Fetch Protection For D0 RAM" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_D0" description="CPU WR Protection For D0 RAM" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_D1" description="Fetch Protection For D1 RAM" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_D1" description="CPU WR Protection For D1 RAM" begin="25" end="25" width="1" rwaccess="RW"/>
	</register>
	<register id="DxACCPROT1" width="32" page="1" offset="0xa" internal="0" description="Dedicated RAM Config Register">
		<bitfield id="FETCHPROT_D2" description="Fetch Protection For D0 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_D2" description="CPU WR Protection For D2 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_D3" description="Fetch Protection For D3 RAM" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_D3" description="CPU WR Protection For D3 RAM" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_D4" description="Fetch Protection For D4 RAM" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_D4" description="CPU WR Protection For D4 RAM" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_D5" description="Fetch Protection For D5 RAM" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_D5" description="CPU WR Protection For D5 RAM" begin="25" end="25" width="1" rwaccess="RW"/>
	</register>
	<register id="DxTEST" width="32" page="1" offset="0x10" internal="0" description="Dedicated RAM TEST Register">
		<bitfield id="TEST_M0" description="Selects the different modes for M0 RAM" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="TEST_M1" description="Selects the different modes for M1 RAM" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="TEST_D0" description="Selects the different modes for D0 RAM" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="TEST_D1" description="Selects the different modes for D1 RAM" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="TEST_D2" description="Selects the different modes for D2 RAM" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="TEST_D3" description="Selects the different modes for D3 RAM" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="TEST_D4" description="Selects the different modes for D4 RAM" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="TEST_D5" description="Selects the different modes for D5 RAM" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="DxINIT" width="32" page="1" offset="0x12" internal="0" description="Dedicated RAM Init Register">
		<bitfield id="INIT_M0" description="RAM Initialization control for M0 RAM." begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="INIT_M1" description="RAM Initialization control for M1 RAM." begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="INIT_D0" description="RAM Initialization control for D0 RAM." begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="INIT_D1" description="RAM Initialization control for D1 RAM." begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="INIT_D2" description="RAM Initialization control for D2 RAM." begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="INIT_D3" description="RAM Initialization control for D3 RAM." begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="INIT_D4" description="RAM Initialization control for D4 RAM." begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="INIT_D5" description="RAM Initialization control for D5 RAM." begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="DxINITDONE" width="32" page="1" offset="0x14" internal="0" description="Dedicated RAM InitDone Status Register">
		<bitfield id="INITDONE_M0" description="RAM Initialization status for M0 RAM." begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_M1" description="RAM Initialization status for M1 RAM." begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_D0" description="RAM Initialization status for D0 RAM." begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_D1" description="RAM Initialization status for D1 RAM." begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_D2" description="RAM Initialization status for D2 RAM." begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_D3" description="RAM Initialization status for D3 RAM." begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_D4" description="RAM Initialization status for D4 RAM." begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_D5" description="RAM Initialization status for D5 RAM." begin="7" end="7" width="1" rwaccess="R"/>
	</register>
	<register id="DxRAMTEST_LOCK" width="32" page="1" offset="0x16" internal="0" description="Lock register to Dx RAM TEST registers">
		<bitfield id="M0" description="DxTEST.TEST_M0 LOCK" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="M1" description="DxTEST.TEST_M1 LOCK" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="D0" description="DxTEST.TEST_D0 LOCK" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="D1" description="DxTEST.TEST_D1 LOCK" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="D2" description="DxTEST.TEST_D2 LOCK" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="D3" description="DxTEST.TEST_D3 LOCK" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="D4" description="DxTEST.TEST_D4 LOCK" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="D5" description="DxTEST.TEST_D5 LOCK" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="PIEVECT" description="DxTEST.TEST_PIEVECT LOCK" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="KEY" description="Key for writing DxRAMTEST_LOCK" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="LSxLOCK" width="32" page="1" offset="0x20" internal="0" description="Local Shared RAM Config Lock Register">
		<bitfield id="LOCK_LS0" description="LS0 RAM Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS1" description="LS1 RAM Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS2" description="LS2 RAM Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS3" description="LS3 RAM Lock bits" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS4" description="LS4 RAM Lock bits" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS5" description="LS5 RAM Lock bits" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS6" description="LS6 RAM Lock bits" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS7" description="LS7 RAM Lock bits" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS8" description="LS8 RAM Lock bits" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_LS9" description="LS9 RAM Lock bits" begin="9" end="9" width="1" rwaccess="RW"/>
	</register>
	<register id="LSxCOMMIT" width="32" page="1" offset="0x22" internal="0" description="Local Shared RAM Config Lock Commit Register">
		<bitfield id="COMMIT_LS0" description="LS0 RAM Permanent Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS1" description="LS1 RAM Permanent Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS2" description="LS2 RAM Permanent Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS3" description="LS3 RAM Permanent Lock bits" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS4" description="LS4 RAM Permanent Lock bits" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS5" description="LS5 RAM Permanent Lock bits" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS6" description="LS6 RAM Permanent Lock bits" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS7" description="LS7 RAM Permanent Lock bits" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS8" description="LS8 RAM Permanent Lock bits" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_LS9" description="LS9 RAM Permanent Lock bits" begin="9" end="9" width="1" rwaccess="RW"/>
	</register>
	<register id="LSxMSEL" width="32" page="1" offset="0x24" internal="0" description="Local Shared RAM Controller Sel Register">
		<bitfield id="MSEL_LS0" description="Controller Select for LS0 RAM" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS1" description="Controller Select for LS1 RAM" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS2" description="Controller Select for LS2 RAM" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS3" description="Controller Select for LS3 RAM" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS4" description="Controller Select for LS4 RAM" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS5" description="Controller Select for LS5 RAM" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS6" description="Controller Select for LS6 RAM" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS7" description="Controller Select for LS7 RAM" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS8" description="Controller Select for LS8 RAM" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MSEL_LS9" description="Controller Select for LS9 RAM" begin="19" end="18" width="2" rwaccess="RW"/>
	</register>
	<register id="LSxCLAPGM" width="32" page="1" offset="0x26" internal="0" description="Local Shared RAM Prog/Exe control Register">
		<bitfield id="CLAPGM_LS0" description="Selects LS0 RAM as program vs data memory for CLA" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLAPGM_LS1" description="Selects LS1 RAM as program vs data memory for CLA" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLAPGM_LS2" description="Selects LS2 RAM as program vs data memory for CLA" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLAPGM_LS3" description="Selects LS3 RAM as program vs data memory for CLA" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CLAPGM_LS4" description="Selects LS4 RAM as program vs data memory for CLA" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CLAPGM_LS5" description="Selects LS5 RAM as program vs data memory for CLA" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLAPGM_LS6" description="Selects LS6 RAM as program vs data memory for CLA" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLAPGM_LS7" description="Selects LS7 RAM as program vs data memory for CLA" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="LSxACCPROT0" width="32" page="1" offset="0x28" internal="0" description="Local Shared RAM Config Register 0">
		<bitfield id="FETCHPROT_LS0" description="Fetch Protection For LS0 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS0" description="CPU WR Protection For LS0 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_LS1" description="Fetch Protection For LS1 RAM" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS1" description="CPU WR Protection For LS1 RAM" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_LS2" description="Fetch Protection For LS2 RAM" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS2" description="CPU WR Protection For LS2 RAM" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_LS3" description="Fetch Protection For LS3 RAM" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS3" description="CPU WR Protection For LS3 RAM" begin="25" end="25" width="1" rwaccess="RW"/>
	</register>
	<register id="LSxACCPROT1" width="32" page="1" offset="0x2a" internal="0" description="Local Shared RAM Config Register 1">
		<bitfield id="FETCHPROT_LS4" description="Fetch Protection For LS4 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS4" description="CPU WR Protection For LS4 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_LS5" description="Fetch Protection For LS5 RAM" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS5" description="CPU WR Protection For LS5 RAM" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_LS6" description="Fetch Protection For LS6 RAM" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS6" description="CPU WR Protection For LS6 RAM" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_LS7" description="Fetch Protection For LS7 RAM" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS7" description="CPU WR Protection For LS7 RAM" begin="25" end="25" width="1" rwaccess="RW"/>
	</register>
	<register id="LSxACCPROT2" width="32" page="1" offset="0x2c" internal="0" description="Local Shared RAM Config Register 2">
		<bitfield id="FETCHPROT_LS8" description="Fetch Protection For LS8 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS8" description="CPU WR Protection For LS8 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_LS9" description="Fetch Protection For LS9 RAM" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_LS9" description="CPU WR Protection For LS9 RAM" begin="9" end="9" width="1" rwaccess="RW"/>
	</register>
	<register id="LSxTEST" width="32" page="1" offset="0x30" internal="0" description="Local Shared RAM TEST Register">
		<bitfield id="TEST_LS0" description="Selects the different modes for LS0 RAM" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS1" description="Selects the different modes for LS1 RAM" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS2" description="Selects the different modes for LS2 RAM" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS3" description="Selects the different modes for LS3 RAM" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS4" description="Selects the different modes for LS4 RAM" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS5" description="Selects the different modes for LS5 RAM" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS6" description="Selects the different modes for LS6 RAM" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS7" description="Selects the different modes for LS7 RAM" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS8" description="Selects the different modes for LS8 RAM" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="TEST_LS9" description="Selects the different modes for LS9 RAM" begin="19" end="18" width="2" rwaccess="RW"/>
	</register>
	<register id="LSxINIT" width="32" page="1" offset="0x32" internal="0" description="Local Shared RAM Init Register">
		<bitfield id="INIT_LS0" description="RAM Initialization control for LS0 RAM." begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS1" description="RAM Initialization control for LS1 RAM." begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS2" description="RAM Initialization control for LS2 RAM." begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS3" description="RAM Initialization control for LS3 RAM." begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS4" description="RAM Initialization control for LS4 RAM." begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS5" description="RAM Initialization control for LS5 RAM." begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS6" description="RAM Initialization control for LS6 RAM." begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS7" description="RAM Initialization control for LS7 RAM." begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS8" description="RAM Initialization control for LS8 RAM." begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="INIT_LS9" description="RAM Initialization control for LS9 RAM." begin="9" end="9" width="1" rwaccess="RW"/>
	</register>
	<register id="LSxINITDONE" width="32" page="1" offset="0x34" internal="0" description="Local Shared RAM InitDone Status Register">
		<bitfield id="INITDONE_LS0" description="RAM Initialization status for LS0 RAM." begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS1" description="RAM Initialization status for LS1 RAM." begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS2" description="RAM Initialization status for LS2 RAM." begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS3" description="RAM Initialization status for LS3 RAM." begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS4" description="RAM Initialization status for LS4 RAM." begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS5" description="RAM Initialization status for LS5 RAM." begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS6" description="RAM Initialization status for LS6 RAM." begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS7" description="RAM Initialization status for LS7 RAM." begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS8" description="RAM Initialization status for LS8 RAM." begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_LS9" description="RAM Initialization status for LS9 RAM." begin="9" end="9" width="1" rwaccess="R"/>
	</register>
	<register id="LSxRAMTEST_LOCK" width="32" page="1" offset="0x36" internal="0" description="Lock register to LSx RAM TEST registers">
		<bitfield id="LS0" description="LSxTEST.TEST_LS0 LOCK" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="LS1" description="LSxTEST.TEST_LS1 LOCK" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="LS2" description="LSxTEST.TEST_LS2 LOCK" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="LS3" description="LSxTEST.TEST_LS3 LOCK" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="LS4" description="LSxTEST.TEST_LS4 LOCK" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="LS5" description="LSxTEST.TEST_LS5 LOCK" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="LS6" description="LSxTEST.TEST_LS6 LOCK" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="LS7" description="LSxTEST.TEST_LS7 LOCK" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="LS8" description="LSxTEST.TEST_LS8 LOCK" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="LS9" description="LSxTEST.TEST_LS9 LOCK" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="KEY" description="KEY to enable write to lock" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="GSxLOCK" width="32" page="1" offset="0x40" internal="0" description="Global Shared RAM Config Lock Register">
		<bitfield id="LOCK_GS0" description="GS0 RAM Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_GS1" description="GS1 RAM Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_GS2" description="GS2 RAM Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_GS3" description="GS3 RAM Lock bits" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_GS4" description="GS4 RAM Lock bits" begin="4" end="4" width="1" rwaccess="RW"/>
	</register>
	<register id="GSxCOMMIT" width="32" page="1" offset="0x42" internal="0" description="Global Shared RAM Config Lock Commit Register">
		<bitfield id="COMMIT_GS0" description="GS0 RAM Permanent Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_GS1" description="GS1 RAM Permanent Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_GS2" description="GS2 RAM Permanent Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_GS3" description="GS3 RAM Permanent Lock bits" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_GS4" description="GS4 RAM Permanent Lock bits" begin="4" end="4" width="1" rwaccess="RW"/>
	</register>
	<register id="GSxMSEL" width="32" page="1" offset="0x44" internal="0" description="Global Shared RAM Controller Sel Register">
		<bitfield id="MSEL_GS0" description="Controller Select for GS0 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MSEL_GS1" description="Controller Select for GS1 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MSEL_GS2" description="Controller Select for GS2 RAM" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MSEL_GS3" description="Controller Select for GS3 RAM" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MSEL_GS4" description="Controller Select for GS4 RAM" begin="4" end="4" width="1" rwaccess="RW"/>
	</register>
	<register id="GSxACCPROT0" width="32" page="1" offset="0x48" internal="0" description="Global Shared RAM Config Register 0">
		<bitfield id="FETCHPROT_GS0" description="Fetch Protection For GS0 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_GS0" description="CPU WR Protection For GS0 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DMAWRPROT_GS0" description="DMA WR Protection For GS0 RAM" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_GS1" description="Fetch Protection For GS1 RAM" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_GS1" description="CPU WR Protection For GS1 RAM" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="DMAWRPROT_GS1" description="DMA WR Protection For GS1 RAM" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_GS2" description="Fetch Protection For GS2 RAM" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_GS2" description="CPU WR Protection For GS2 RAM" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="DMAWRPROT_GS2" description="DMA WR Protection For GS2 RAM" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="FETCHPROT_GS3" description="Fetch Protection For GS3 RAM" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_GS3" description="CPU WR Protection For GS3 RAM" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="DMAWRPROT_GS3" description="DMA WR Protection For GS3 RAM" begin="26" end="26" width="1" rwaccess="RW"/>
	</register>
	<register id="GSxACCPROT1" width="32" page="1" offset="0x4a" internal="0" description="Global Shared RAM Config Register 1">
		<bitfield id="FETCHPROT_GS4" description="Fetch Protection For GS4 RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUWRPROT_GS4" description="CPU WR Protection For GS4 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DMAWRPROT_GS4" description="DMA WR Protection For GS4 RAM" begin="2" end="2" width="1" rwaccess="RW"/>
	</register>
	<register id="GSxACCPROT2" width="32" page="1" offset="0x4c" internal="0" description="Global Shared RAM Config Register 2">
	</register>
	<register id="GSxACCPROT3" width="32" page="1" offset="0x4e" internal="0" description="Global Shared RAM Config Register 3">
	</register>
	<register id="GSxTEST" width="32" page="1" offset="0x50" internal="0" description="Global Shared RAM TEST Register">
		<bitfield id="TEST_GS0" description="Selects the different modes for GS0 RAM" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="TEST_GS1" description="Selects the different modes for GS1 RAM" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="TEST_GS2" description="Selects the different modes for GS2 RAM" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="TEST_GS3" description="Selects the different modes for GS3 RAM" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="TEST_GS4" description="Selects the different modes for GS4 RAM" begin="9" end="8" width="2" rwaccess="RW"/>
	</register>
	<register id="GSxINIT" width="32" page="1" offset="0x52" internal="0" description="Global Shared RAM Init Register">
		<bitfield id="INIT_GS0" description="RAM Initialization control for GS0 RAM." begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="INIT_GS1" description="RAM Initialization control for GS1 RAM." begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="INIT_GS2" description="RAM Initialization control for GS2 RAM." begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="INIT_GS3" description="RAM Initialization control for GS3 RAM." begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="INIT_GS4" description="RAM Initialization control for GS4 RAM." begin="4" end="4" width="1" rwaccess="RW"/>
	</register>
	<register id="GSxINITDONE" width="32" page="1" offset="0x54" internal="0" description="Global Shared RAM InitDone Status Register">
		<bitfield id="INITDONE_GS0" description="RAM Initialization status for GS0 RAM." begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_GS1" description="RAM Initialization status for GS1 RAM." begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_GS2" description="RAM Initialization status for GS2 RAM." begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_GS3" description="RAM Initialization status for GS3 RAM." begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_GS4" description="RAM Initialization status for GS4 RAM." begin="4" end="4" width="1" rwaccess="R"/>
	</register>
	<register id="GSxRAMTEST_LOCK" width="32" page="1" offset="0x56" internal="0" description="Lock register to GSx RAM TEST registers">
		<bitfield id="GS0" description="GSxTEST.TEST_GS0 LOCK" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="GS1" description="GSxTEST.TEST_GS1 LOCK" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="GS2" description="GSxTEST.TEST_GS2 LOCK" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="GS3" description="GSxTEST.TEST_GS3 LOCK" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="GS4" description="GSxTEST.TEST_GS4 LOCK" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="KEY" description="KEY to enable write to lock" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="MSGxLOCK" width="32" page="1" offset="0x60" internal="0" description="Message RAM Config Lock Register">
		<bitfield id="LOCK_CPUTOCPU_MSGRAM0" description="CPUTOCPU RAM Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_CPUTOCLA1" description="CPUTOCLA1 RAM Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_CLA1TOCPU" description="CLA1TOCPU RAM Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_CLA1TODMA" description="CLA1TODMA RAM control fields lock bit" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_DMATOCLA1" description="DMATOCLA1 RAM control fields lock bit" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_CPUTOCPU_MSGRAM1" description="Lock bit of CPU to CPU MSG RAM1 control fields" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="MSGxCOMMIT" width="32" page="1" offset="0x62" internal="0" description="Message RAM Config Lock Commit Register">
		<bitfield id="COMMIT_CPUTOCPU" description="CPUTOCPU RAM control fields COMMIT bit" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_CPUTOCLA1" description="CPUTOCLA1 RAM control fields COMMIT bit" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_CLA1TOCPU" description="CLA1TOCPU RAM control fields COMMIT bit" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_CLA1TODMA" description="CLA1TODMA RAM control fields COMMIT bit" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_DMATOCLA1" description="DMATOCLA1 RAM control fields COMMIT bit" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="COMMIT_CPUTOCPU_MSGRAM1" description="Commint bit of CPU to CPU MSG RAM1 control fields" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="MSGxACCPROT0" width="32" page="1" offset="0x68" internal="0" description="Message RAM Access Protection Register 0">
		<bitfield id="CPUWRPROT_CPUTOCPU_MSGRAM0" description="CPU WR Protection For CPUTOCPU_MSGRAM0 RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="DMAWRPROT_CPUTOCPU_MSGRAM0" description="DMA WR Protection For CPUTOCPU_MSGRAM0 RAM" begin="2" end="2" width="1" rwaccess="RW"/>
	</register>
	<register id="MSGxTEST" width="32" page="1" offset="0x70" internal="0" description="Message RAM TEST Register">
		<bitfield id="TEST_CPUTOCPU_MSGRAM0" description="CPU to CPU Mode Select" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="TEST_CPUTOCLA1" description="CPU to CLA1 MSG RAM Mode Select" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="TEST_CLA1TOCPU" description="CLA1 to CPU MSG RAM Mode Select" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="TEST_CLA1TODMA" description="CLA1 to DMA MSG RAM Mode Select" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="TEST_DMATOCLA1" description="DMA to CLA1 MSG RAM Mode Select" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="TEST_CPUTOCPU_MSGRAM1" description="CPU to CPU Mode Select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="MSGxINIT" width="32" page="1" offset="0x72" internal="0" description="Message RAM Init Register">
		<bitfield id="INIT_CPUTOCPU_MSGRAM0" description="Initialization control for CPU to CPU MSG RAM" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="INIT_CPUTOCLA1" description="Initialization control for CPUTOCLA1 MSG RAM" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="INIT_CLA1TOCPU" description="Initialization control for CLA1TOCPU MSG RAM" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="INIT_CLA1TODMA" description="Initialization control for CLA1 to DMA MSG RAM" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="INIT_DMATOCLA1" description="Initialization control for DMA to CLA1 MSG RAM" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="INIT_CPUTOCPU_MSGRAM1" description="Initialization control for CPU to CPU MSG RAM1" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="MSGxINITDONE" width="32" page="1" offset="0x74" internal="0" description="Message RAM InitDone Status Register">
		<bitfield id="INITDONE_CPUTOCPU" description="Initialization status for CPU to CPU MSG RAM" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_CPUTOCLA1" description="Initialization status for CPU to CLA1 MSG RAM" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_CLA1TOCPU" description="Initialization status for CLA1 to CPU MSG RAM" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_CLA1TODMA" description="Initialization status for CLA1 to DMA MSG RAM" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_DMATOCLA1" description="Initialization status for DMA to CLA1 MSG RAM" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="INITDONE_CPUTOCPU_MSGRAM1" description="Initialization status for CPU to CPU MSG RAM1" begin="7" end="7" width="1" rwaccess="R"/>
	</register>
	<register id="MSGxRAMTEST_LOCK" width="32" page="1" offset="0x76" internal="0" description="Lock register for MSGx RAM TEST Register">
		<bitfield id="CPUTOCPU" description="MSGxRAMTEST_LOCK.CPUTOCPULock Configuration" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CPUTOCLA1" description="MSGxRAMTEST_LOCK.CPUTOCLA1Lock Configuration" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLA1TOCPU" description="MSGxRAMTEST_LOCK.CLA1TOCPULock Configuration" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLA1TODMA" description="MSGxRAMTEST_LOCK.CLA1TODMALock Configuration" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="DMATOCLA1" description="MSGxRAMTEST_LOCK.DMATOCLA1Lock Configuration" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CPUTOCPU_MSGRAM1" description="MSGxRAMTEST_LOCK.CPUTOCPU_MSGRAM1Lock Configuration" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="KEY" description="KEY to enable write to lock" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="ROM_LOCK" width="32" page="1" offset="0xa0" internal="0" description="ROM Config Lock Register">
		<bitfield id="LOCK_BOOTROM" description="BOOTROM Lock bits" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_SECUREROM" description="SECUREROM Lock bits" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="LOCK_CLADATAROM" description="CLADATAROM Lock bits" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="KEY" description="Key for writing ROM LOCK" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="ROM_TEST" width="32" page="1" offset="0xa2" internal="0" description="ROM  TEST Register">
		<bitfield id="TEST_BOOTROM" description="Selects the different modes for BOOTROM" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="TEST_SECUREROM" description="Selects the different modes for SECUREROM" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="TEST_CLADATAROM" description="Selects the different modes for CLADATAROM" begin="5" end="4" width="2" rwaccess="RW"/>
	</register>
	<register id="ROM_FORCE_ERROR" width="32" page="1" offset="0xa4" internal="0" description="ROM Force Error register">
		<bitfield id="FORCE_BOOTROM_ERROR" description="Force Bootrom Parity Error" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FORCE_SECUREROM_ERROR" description="Force SECUREROM Parity Error" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FORCE_CLADATAROM_ERROR" description="Force CLADATAROM Parity Error" begin="2" end="2" width="1" rwaccess="RW"/>
	</register>
	<register id="PERI_MEM_TEST_LOCK" width="32" page="1" offset="0xaa" internal="0" description="Peripheral Memory Test Lock Register">
		<bitfield id="LOCK_PERI_MEM_TEST_CONTROL" description="PERI_MEM_TEST_CONTROL Lock bit" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="KEY" description="KEY to lock Peripheral memory test" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="PERI_MEM_TEST_CONTROL" width="32" page="1" offset="0xac" internal="0" description="Peripheral Memory Test control Register">
		<bitfield id="EtherCAT_TEST_ENABLE" description="EtherCAT Test mode enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="EtherCAT_MEM_FORCE_ERROR" description="Force Parity Error on EtherCAT RAM" begin="5" end="5" width="1" rwaccess="RW"/>
	</register>
</module>
