% load "gobou.rb"

`timescale 1 ns / 1 ps

module test_gobou_ctrl_core;
`include "gobou.vh"

  /*AUTOREGINPUT*/

  /*AUTOWIRE*/

  //clock
  always
  begin
    clk = 0;
    #(STEP/2);
    clk = 1;
    #(STEP/2);
  end

  //flow
  initial
  begin
    xrst = 0;
    #(STEP);

    xrst = 1;
    req = 0;
    in_begin = 0;
    in_valid = 0;
    in_end = 0;
    img_we = 0;
    input_addr = 0;
    output_addr = 0;
    net_addr = 0;
    total_out = 0;
    total_in = 0;
    #(STEP);

    req = 1;
    input_addr = 0;
    output_addr = 1000;
    total_out = 500;
    total_in = 800;
    #(STEP);

    req = 0;

    <%- 16.times do -%>
    #(STEP*1000);
    in_begin = 1;
    #(STEP);
    in_begin = 0;
    in_valid = 1;
    in_end = 1;
    #(STEP);
    in_valid = 0;
    in_end = 0;
    <%- end -%>

    // while (!ack) #(STEP);
    #(STEP*5);
    $finish();
  end

  gobou_ctrl_core dut0(/*AUTOINST*/);

  //display
  always
  begin
    #(STEP/2-1);
    $display(
      "%5d: ", $time/STEP,
      "%d ", dut0.r_state,
      "%d ", dut0.r_count_out,
      "%d ", dut0.r_count_in,
      "|o: ",
      "%d ", ack,
      "%d ", out_begin,
      "%d ", out_valid,
      "%d ", out_end,
      "%d ", mem_img_we,
      "%d ", mem_img_addr,
      "%d ", mem_net_addr,
      "%d ", breg_we,
      "%d", serial_we,
      "|r: ",
      "%d ", dut0.r_state,
      "%d ", dut0.r_ack,
      "%d ", dut0.r_total_out,
      "%d ", dut0.r_total_in,
      "%d ", dut0.r_count_out,
      "%d ", dut0.r_count_in,
      "%d ", dut0.r_img_we,
      "%d ", dut0.r_input_offset,
      "%d ", dut0.r_output_offset,
      "%d ", dut0.r_input_addr,
      "%d ", dut0.r_output_addr,
      "%d ", dut0.r_net_addr,
      "%d ", dut0.r_net_offset,
      "%d ", dut0.r_out_begin,
      "%d ", dut0.r_out_valid,
      "%d ", dut0.r_out_end,
      "%d ", dut0.r_serial_we,
      "%d", dut0.r_serial_cnt,
      "|i: ",
      "%d ", xrst,
      "%d ", req,
      "%d ", in_begin,
      "%d ", in_valid,
      "%d ", in_end,
      "%d ", img_we,
      "%d ", input_addr,
      "%d ", output_addr,
      "%d ", net_addr,
      "%d ", total_out,
      "%d", total_in,
      "|"
    );
    #(STEP/2+1);
  end

endmodule
`include "ninjin.vh"

// Local Variables:
// verilog-library-directories:("." "..")
// End:
