simSeconds 0.054771410794999996
simTicks 54771374249.799
finalTick 93202529588064.88
simFreq 999999000000.0
hostSeconds 150.55131120000001
hostTickRate 367728401.36292094
hostMemory 52594328.34668
simInsts 109999908.87200701
simOps 116152411.31985699
hostInstRate 738426.52089
hostOpRate 779727.696749
system.clk_domain.clock 999.9990000000001
system.cpu_clk_domain.clock 499.99950000000007
system.cpu_voltage_domain.voltage 0.9999990000000003
system.l2.demandHits::switch_cpus.inst 805393.53572
system.l2.demandHits::switch_cpus.data 515926.2930339999
system.l2.demandHits::total 1321319.828754
system.l2.overallHits::switch_cpus.inst 805393.53572
system.l2.overallHits::switch_cpus.data 515926.2930339999
system.l2.overallHits::total 1321319.828754
system.l2.demandMisses::cpu.inst 2.355261
system.l2.demandMisses::cpu.data 3.1392140000000004
system.l2.demandMisses::switch_cpus.inst 1087.23672
system.l2.demandMisses::switch_cpus.data 78128.166707
system.l2.demandMisses::total 79215.40342700001
system.l2.overallMisses::cpu.inst 2.355261
system.l2.overallMisses::cpu.data 3.1392140000000004
system.l2.overallMisses::switch_cpus.inst 1087.23672
system.l2.overallMisses::switch_cpus.data 78128.166707
system.l2.overallMisses::total 79215.40342700001
system.l2.demandMissLatency::switch_cpus.inst 87764659.577
system.l2.demandMissLatency::switch_cpus.data 6493286111.3865
system.l2.demandMissLatency::total 6581050770.9635
system.l2.overallMissLatency::switch_cpus.inst 87764659.577
system.l2.overallMissLatency::switch_cpus.data 6493286111.3865
system.l2.overallMissLatency::total 6581050770.9635
system.l2.demandAccesses::cpu.inst 2.355261
system.l2.demandAccesses::cpu.data 3.1392140000000004
system.l2.demandAccesses::switch_cpus.inst 806480.7724400001
system.l2.demandAccesses::switch_cpus.data 594054.4597410001
system.l2.demandAccesses::total 1400535.232181
system.l2.overallAccesses::cpu.inst 2.355261
system.l2.overallAccesses::cpu.data 3.1392140000000004
system.l2.overallAccesses::switch_cpus.inst 806480.7724400001
system.l2.overallAccesses::switch_cpus.data 594054.4597410001
system.l2.overallAccesses::total 1400535.232181
system.l2.demandMissRate::cpu.inst 0.9999990000000003
system.l2.demandMissRate::cpu.data 0.9057710000000002
system.l2.demandMissRate::switch_cpus.inst 0.00127561048
system.l2.demandMissRate::switch_cpus.data 0.12452839231900001
system.l2.demandMissRate::total 0.05363202087200001
system.l2.overallMissRate::cpu.inst 0.9999990000000003
system.l2.overallMissRate::cpu.data 0.9057710000000002
system.l2.overallMissRate::switch_cpus.inst 0.00127561048
system.l2.overallMissRate::switch_cpus.data 0.12452839231900001
system.l2.overallMissRate::total 0.05363202087200001
system.l2.demandAvgMissLatency::switch_cpus.inst 79543.47148940922
system.l2.demandAvgMissLatency::switch_cpus.data 82672.83225858347
system.l2.demandAvgMissLatency::total 82638.70118654164
system.l2.overallAvgMissLatency::switch_cpus.inst 79543.47148940922
system.l2.overallAvgMissLatency::switch_cpus.data 82672.83225858347
system.l2.overallAvgMissLatency::total 82638.70118654164
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 19487.554541999998
system.l2.writebacks::total 19487.554541999998
system.l2.demandMshrMisses::switch_cpus.inst 1087.23672
system.l2.demandMshrMisses::switch_cpus.data 78128.166707
system.l2.demandMshrMisses::total 79215.40342700001
system.l2.overallMshrMisses::switch_cpus.inst 1087.23672
system.l2.overallMshrMisses::switch_cpus.data 78128.166707
system.l2.overallMshrMisses::total 79215.40342700001
system.l2.demandMshrMissLatency::switch_cpus.inst 76892292.377
system.l2.demandMshrMissLatency::switch_cpus.data 5712004166.3064995
system.l2.demandMshrMissLatency::total 5788896458.6835
system.l2.overallMshrMissLatency::switch_cpus.inst 76892292.377
system.l2.overallMshrMissLatency::switch_cpus.data 5712004166.3064995
system.l2.overallMshrMissLatency::total 5788896458.6835
system.l2.demandMshrMissRate::switch_cpus.inst 0.00127561048
system.l2.demandMshrMissRate::switch_cpus.data 0.12452839231900001
system.l2.demandMshrMissRate::total 0.05363202087200001
system.l2.overallMshrMissRate::switch_cpus.inst 0.00127561048
system.l2.overallMshrMissRate::switch_cpus.data 0.12452839231900001
system.l2.overallMshrMissRate::total 0.05363202087200001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 69543.4814894092
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72672.8372393631
system.l2.demandAvgMshrMissLatency::total 72638.70634788876
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 69543.4814894092
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72672.8372393631
system.l2.overallAvgMshrMissLatency::total 72638.70634788876
system.l2.replacements 60293.470073
system.l2.InvalidateReq.hits::switch_cpus.data 26.540564000000003
system.l2.InvalidateReq.hits::total 26.540564000000003
system.l2.InvalidateReq.misses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.misses::total 30.732268999999995
system.l2.InvalidateReq.accesses::switch_cpus.data 57.23993800000001
system.l2.InvalidateReq.accesses::total 57.23993800000001
system.l2.InvalidateReq.missRate::switch_cpus.data 0.28826129203600004
system.l2.InvalidateReq.missRate::total 0.28826129203600004
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.mshrMisses::total 30.732268999999995
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 586362.8234999999
system.l2.InvalidateReq.mshrMissLatency::total 586362.8234999999
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.28826129203600004
system.l2.InvalidateReq.mshrMissRate::total 0.28826129203600004
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 9549.843207637248
system.l2.InvalidateReq.avgMshrMissLatency::total 9549.843207637248
system.l2.ReadCleanReq.hits::switch_cpus.inst 805393.53572
system.l2.ReadCleanReq.hits::total 805393.53572
system.l2.ReadCleanReq.misses::cpu.inst 2.355261
system.l2.ReadCleanReq.misses::switch_cpus.inst 1087.23672
system.l2.ReadCleanReq.misses::total 1087.23672
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 87764659.577
system.l2.ReadCleanReq.missLatency::total 87764659.577
system.l2.ReadCleanReq.accesses::cpu.inst 2.355261
system.l2.ReadCleanReq.accesses::switch_cpus.inst 806480.7724400001
system.l2.ReadCleanReq.accesses::total 806480.7724400001
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000003
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.00127561048
system.l2.ReadCleanReq.missRate::total 0.00127561048
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 79543.47148940922
system.l2.ReadCleanReq.avgMissLatency::total 79543.47148940922
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1087.23672
system.l2.ReadCleanReq.mshrMisses::total 1087.23672
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 76892292.377
system.l2.ReadCleanReq.mshrMissLatency::total 76892292.377
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.00127561048
system.l2.ReadCleanReq.mshrMissRate::total 0.00127561048
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 69543.4814894092
system.l2.ReadCleanReq.avgMshrMissLatency::total 69543.4814894092
system.l2.ReadExReq.hits::switch_cpus.data 100346.282467
system.l2.ReadExReq.hits::total 100346.282467
system.l2.ReadExReq.misses::switch_cpus.data 22809.315197
system.l2.ReadExReq.misses::total 22809.315197
system.l2.ReadExReq.missLatency::switch_cpus.data 1902222983.053
system.l2.ReadExReq.missLatency::total 1902222983.053
system.l2.ReadExReq.accesses::switch_cpus.data 123155.59766400002
system.l2.ReadExReq.accesses::total 123155.59766400002
system.l2.ReadExReq.missRate::switch_cpus.data 0.16803223111799998
system.l2.ReadExReq.missRate::total 0.16803223111799998
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81971.4737901767
system.l2.ReadExReq.avgMissLatency::total 81971.4737901767
system.l2.ReadExReq.mshrMisses::switch_cpus.data 22809.315197
system.l2.ReadExReq.mshrMisses::total 22809.315197
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1674129553.073
system.l2.ReadExReq.mshrMissLatency::total 1674129553.073
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.16803223111799998
system.l2.ReadExReq.mshrMissRate::total 0.16803223111799998
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71971.46910396483
system.l2.ReadExReq.avgMshrMissLatency::total 71971.46910396483
system.l2.ReadSharedReq.hits::switch_cpus.data 415580.010567
system.l2.ReadSharedReq.hits::total 415580.010567
system.l2.ReadSharedReq.misses::cpu.data 2.809843
system.l2.ReadSharedReq.misses::switch_cpus.data 55318.85151000001
system.l2.ReadSharedReq.misses::total 55318.85151000001
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4591063128.333499
system.l2.ReadSharedReq.missLatency::total 4591063128.333499
system.l2.ReadSharedReq.accesses::cpu.data 2.809843
system.l2.ReadSharedReq.accesses::switch_cpus.data 470898.86207699997
system.l2.ReadSharedReq.accesses::total 470898.86207699997
system.l2.ReadSharedReq.missRate::cpu.data 0.9057710000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.111786938928
system.l2.ReadSharedReq.missRate::total 0.111786938928
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82842.58602692751
system.l2.ReadSharedReq.avgMissLatency::total 82842.58602692751
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 55318.85151000001
system.l2.ReadSharedReq.mshrMisses::total 55318.85151000001
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 4037874613.2335
system.l2.ReadSharedReq.mshrMissLatency::total 4037874613.2335
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.111786938928
system.l2.ReadSharedReq.mshrMissRate::total 0.111786938928
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72842.59602692752
system.l2.ReadSharedReq.avgMshrMissLatency::total 72842.59602692752
system.l2.WritebackClean.hits::writebacks 806480.1497739998
system.l2.WritebackClean.hits::total 806480.1497739998
system.l2.WritebackClean.accesses::writebacks 806480.1497739998
system.l2.WritebackClean.accesses::total 806480.1497739998
system.l2.WritebackDirty.hits::writebacks 195536.39657299998
system.l2.WritebackDirty.hits::total 195536.39657299998
system.l2.WritebackDirty.accesses::writebacks 195536.39657299998
system.l2.WritebackDirty.accesses::total 195536.39657299998
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.l2.tags.tagsInUse 28757.033737805286
system.l2.tags.totalRefs 3067231.5769109996
system.l2.tags.sampledRefs 92890.26313699999
system.l2.tags.avgRefs 39.540129156263994
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 138.04618299028502
system.l2.tags.occupancies::cpu.inst 1.5802677981730002
system.l2.tags.occupancies::cpu.data 2.0241722055329996
system.l2.tags.occupancies::switch_cpus.inst 1899.1068462308979
system.l2.tags.occupancies::switch_cpus.data 26716.62317779274
system.l2.tags.avgOccs::writebacks 0.0042129600760000005
system.l2.tags.avgOccs::cpu.inst 4.8190892e-05
system.l2.tags.avgOccs::cpu.data 6.1785683e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.057956264335
system.l2.tags.avgOccs::switch_cpus.data 0.8153265925340001
system.l2.tags.avgOccs::total 0.8775948516950001
system.l2.tags.occupanciesTaskId::1024 32570.285395
system.l2.tags.ageTaskId_1024::1 117.79497599999999
system.l2.tags.ageTaskId_1024::2 892.2774799999999
system.l2.tags.ageTaskId_1024::3 9461.126044999999
system.l2.tags.ratioOccsTaskId::1024 0.9939662749260001
system.l2.tags.tagAccesses 22488967.406423002
system.l2.tags.dataAccesses 22488967.406423002
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.mem_ctrls.avgPriority_writebacks::samples 19487.554541999998
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1087.23672
system.mem_ctrls.avgPriority_switch_cpus.data::samples 78124.80784200001
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.01046657032548925
system.mem_ctrls.numReadWriteTurnArounds 1191.82897
system.mem_ctrls.numWriteReadTurnArounds 1191.82897
system.mem_ctrls.numStayReadState 187683.48791199998
system.mem_ctrls.numStayWriteState 18296.972628
system.mem_ctrls.readReqs 79215.40342700001
system.mem_ctrls.writeReqs 19487.554541999998
system.mem_ctrls.readBursts 79215.40342700001
system.mem_ctrls.writeBursts 19487.554541999998
system.mem_ctrls.servicedByWrQ 3.3588649999999998
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.4262827699999998
system.mem_ctrls.avgWrQLen 21.43307932
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 79215.40342700001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 19487.554541999998
system.mem_ctrls.rdQLenPdf::0 48237.657035
system.mem_ctrls.rdQLenPdf::1 21033.971213
system.mem_ctrls.rdQLenPdf::2 6252.959832
system.mem_ctrls.rdQLenPdf::3 3680.403200999999
system.mem_ctrls.rdQLenPdf::4 6.644324
system.mem_ctrls.rdQLenPdf::5 0.408957
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.805814
system.mem_ctrls.wrQLenPdf::1 0.805814
system.mem_ctrls.wrQLenPdf::2 0.805814
system.mem_ctrls.wrQLenPdf::3 0.8953730000000002
system.mem_ctrls.wrQLenPdf::4 0.8953730000000002
system.mem_ctrls.wrQLenPdf::5 0.8953730000000002
system.mem_ctrls.wrQLenPdf::6 0.8953730000000002
system.mem_ctrls.wrQLenPdf::7 0.8953730000000002
system.mem_ctrls.wrQLenPdf::8 0.8953730000000002
system.mem_ctrls.wrQLenPdf::9 0.8953730000000002
system.mem_ctrls.wrQLenPdf::10 0.8953730000000002
system.mem_ctrls.wrQLenPdf::11 0.8953730000000002
system.mem_ctrls.wrQLenPdf::12 0.8953730000000002
system.mem_ctrls.wrQLenPdf::13 0.8953730000000002
system.mem_ctrls.wrQLenPdf::14 0.8953730000000002
system.mem_ctrls.wrQLenPdf::15 168.40439399999997
system.mem_ctrls.wrQLenPdf::16 173.518364
system.mem_ctrls.wrQLenPdf::17 935.9209020000001
system.mem_ctrls.wrQLenPdf::18 1133.654254
system.mem_ctrls.wrQLenPdf::19 1195.3149620000002
system.mem_ctrls.wrQLenPdf::20 1205.611872
system.mem_ctrls.wrQLenPdf::21 1208.740077
system.mem_ctrls.wrQLenPdf::22 1209.183401
system.mem_ctrls.wrQLenPdf::23 1204.978397
system.mem_ctrls.wrQLenPdf::24 1205.9932439999998
system.mem_ctrls.wrQLenPdf::25 1214.26003
system.mem_ctrls.wrQLenPdf::26 1223.0919600000002
system.mem_ctrls.wrQLenPdf::27 1221.760233
system.mem_ctrls.wrQLenPdf::28 1237.593058
system.mem_ctrls.wrQLenPdf::29 1308.9196829999998
system.mem_ctrls.wrQLenPdf::30 1205.5978799999998
system.mem_ctrls.wrQLenPdf::31 1226.0572300000001
system.mem_ctrls.wrQLenPdf::32 1193.040136
system.mem_ctrls.wrQLenPdf::33 2.176572
system.mem_ctrls.wrQLenPdf::34 0.541383
system.mem_ctrls.wrQLenPdf::35 0.034592
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 214.96735999999999
system.mem_ctrls.bytesReadSys 5069785.819328001
system.mem_ctrls.bytesWrittenSys 1247203.4906879999
system.mem_ctrls.avgRdBWSys 89364043.46614294
system.mem_ctrls.avgWrBWSys 21566896.066547185
system.mem_ctrls.totGap 54778304877.20951
system.mem_ctrls.avgGap 829688.23590516
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 69583.15008
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4999987.701888001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1205854.1421325586
system.mem_ctrls.requestorReadRate::switch_cpus.data 88154079.33225617
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1087.23672
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 78128.166707
system.mem_ctrls.requestorWriteAccesses::writebacks 19487.554541999998
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 32244477.917250004
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2493677843.4519997
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 28499.18330196
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31474.54241253
system.mem_ctrls.requestorWriteAvgLat::writebacks 195107802.36468112
system.mem_ctrls.dram.bytesRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesRead::cpu.data 200.90969600000003
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 69583.15008
system.mem_ctrls.dram.bytesRead::switch_cpus.data 5000202.669248
system.mem_ctrls.dram.bytesRead::total 5069785.819328001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 69583.15008
system.mem_ctrls.dram.bytesInstRead::total 69583.15008
system.mem_ctrls.dram.bytesWritten::writebacks 1247203.4906879999
system.mem_ctrls.dram.bytesWritten::total 1247203.4906879999
system.mem_ctrls.dram.numReads::cpu.inst 2.355261
system.mem_ctrls.dram.numReads::cpu.data 3.1392140000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1087.23672
system.mem_ctrls.dram.numReads::switch_cpus.data 78128.166707
system.mem_ctrls.dram.numReads::total 79215.40342700001
system.mem_ctrls.dram.numWrites::writebacks 19487.554541999998
system.mem_ctrls.dram.numWrites::total 19487.554541999998
system.mem_ctrls.dram.bwRead::cpu.inst 26087.007637
system.mem_ctrls.dram.bwRead::cpu.data 35152.803897000005
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1205854.1684970001
system.mem_ctrls.dram.bwRead::switch_cpus.data 88158189.340563
system.mem_ctrls.dram.bwRead::total 89364043.49929701
system.mem_ctrls.dram.bwInstRead::cpu.inst 26087.007637
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1205854.1684970001
system.mem_ctrls.dram.bwInstRead::total 1205854.1684970001
system.mem_ctrls.dram.bwWrite::writebacks 21566896.162802
system.mem_ctrls.dram.bwWrite::total 21566896.162802
system.mem_ctrls.dram.bwTotal::writebacks 21566896.162802
system.mem_ctrls.dram.bwTotal::cpu.inst 26087.007637
system.mem_ctrls.dram.bwTotal::cpu.data 35152.803897000005
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1205854.1684970001
system.mem_ctrls.dram.bwTotal::switch_cpus.data 88158189.340563
system.mem_ctrls.dram.bwTotal::total 110930939.49359299
system.mem_ctrls.dram.readBursts 79212.04456200001
system.mem_ctrls.dram.writeBursts 19468.301788
system.mem_ctrls.dram.perBankRdBursts::0 4846.9929569999995
system.mem_ctrls.dram.perBankRdBursts::1 4858.398598
system.mem_ctrls.dram.perBankRdBursts::2 4916.765719
system.mem_ctrls.dram.perBankRdBursts::3 4894.567997
system.mem_ctrls.dram.perBankRdBursts::4 5032.342274
system.mem_ctrls.dram.perBankRdBursts::5 4995.054414999999
system.mem_ctrls.dram.perBankRdBursts::6 4923.679565
system.mem_ctrls.dram.perBankRdBursts::7 4899.390856999999
system.mem_ctrls.dram.perBankRdBursts::8 4975.145274
system.mem_ctrls.dram.perBankRdBursts::9 4828.519012
system.mem_ctrls.dram.perBankRdBursts::10 4859.377261
system.mem_ctrls.dram.perBankRdBursts::11 4938.985522
system.mem_ctrls.dram.perBankRdBursts::12 5137.503592
system.mem_ctrls.dram.perBankRdBursts::13 5133.360581999998
system.mem_ctrls.dram.perBankRdBursts::14 5039.194028000001
system.mem_ctrls.dram.perBankRdBursts::15 4932.766909000001
system.mem_ctrls.dram.perBankWrBursts::0 1186.3037719999998
system.mem_ctrls.dram.perBankWrBursts::1 1170.6097719999998
system.mem_ctrls.dram.perBankWrBursts::2 1177.4933320000002
system.mem_ctrls.dram.perBankWrBursts::3 1183.912266
system.mem_ctrls.dram.perBankWrBursts::4 1269.896906
system.mem_ctrls.dram.perBankWrBursts::5 1233.8898920000001
system.mem_ctrls.dram.perBankWrBursts::6 1256.410627
system.mem_ctrls.dram.perBankWrBursts::7 1191.967295
system.mem_ctrls.dram.perBankWrBursts::8 1275.6394140000002
system.mem_ctrls.dram.perBankWrBursts::9 1184.8062229999998
system.mem_ctrls.dram.perBankWrBursts::10 1216.442295
system.mem_ctrls.dram.perBankWrBursts::11 1223.960891
system.mem_ctrls.dram.perBankWrBursts::12 1244.059661
system.mem_ctrls.dram.perBankWrBursts::13 1249.3717740000002
system.mem_ctrls.dram.perBankWrBursts::14 1220.487561
system.mem_ctrls.dram.perBankWrBursts::15 1183.0501069999998
system.mem_ctrls.dram.totQLat 1040696485.8317499
system.mem_ctrls.dram.totBusLat 396060222.81
system.mem_ctrls.dram.totMemAccLat 2525922321.36925
system.mem_ctrls.dram.avgQLat 12694.39227249
system.mem_ctrls.dram.avgBusLat 4999.995000000001
system.mem_ctrls.dram.avgMemAccLat 31444.373522489997
system.mem_ctrls.dram.readRowHits 57837.622091
system.mem_ctrls.dram.writeRowHits 12117.130539000002
system.mem_ctrls.dram.readRowHitRate 71.44707052
system.mem_ctrls.dram.writeRowHitRate 59.43257337
system.mem_ctrls.dram.bytesPerActivate::samples 28725.668846
system.mem_ctrls.dram.bytesPerActivate::mean 212.989116289549
system.mem_ctrls.dram.bytesPerActivate::gmean 156.68395534212095
system.mem_ctrls.dram.bytesPerActivate::stdev 193.51166199219298
system.mem_ctrls.dram.bytesPerActivate::0-127 9113.292324
system.mem_ctrls.dram.bytesPerActivate::128-255 11455.774333999998
system.mem_ctrls.dram.bytesPerActivate::256-383 2787.80944
system.mem_ctrls.dram.bytesPerActivate::384-511 3298.923639
system.mem_ctrls.dram.bytesPerActivate::512-639 377.821354
system.mem_ctrls.dram.bytesPerActivate::640-767 232.01315799999998
system.mem_ctrls.dram.bytesPerActivate::768-895 221.65715200000002
system.mem_ctrls.dram.bytesPerActivate::896-1023 148.565924
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1089.8115210000003
system.mem_ctrls.dram.bytesPerActivate::total 28725.668846
system.mem_ctrls.dram.dramBytesRead 5069570.851968001
system.mem_ctrls.dram.dramBytesWritten 1245971.314432
system.mem_ctrls.dram.avgRdBW 89.35993357292799
system.mem_ctrls.dram.avgWrBW 21.544185843853
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 0.8676152399999999
system.mem_ctrls.dram.busUtilRead 0.6980627899999999
system.mem_ctrls.dram.busUtilWrite 0.16893912
system.mem_ctrls.dram.pageHitRate 69.52462742
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.mem_ctrls.dram.rank0.actEnergy 101517279.21048002
system.mem_ctrls.dram.rank0.preEnergy 53959783.379865
system.mem_ctrls.dram.rank0.readEnergy 281081753.60748
system.mem_ctrls.dram.rank0.writeEnergy 50479925.75964
system.mem_ctrls.dram.rank0.refreshEnergy 4323546726.37992
system.mem_ctrls.dram.rank0.actBackEnergy 6454541338.22496
system.mem_ctrls.dram.rank0.preBackEnergy 15596811911.37792
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26861938717.94026
system.mem_ctrls.dram.rank0.averagePower 489.7139754205311
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 40476760287.89225
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1828891218.2602499
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 12465722743.6465
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 103583459.95032004
system.mem_ctrls.dram.rank1.preEnergy 55054129.890705
system.mem_ctrls.dram.rank1.readEnergy 284492244.5652
system.mem_ctrls.dram.rank1.writeEnergy 51144609.57372
system.mem_ctrls.dram.rank1.refreshEnergy 4323546726.37992
system.mem_ctrls.dram.rank1.actBackEnergy 6558253315.1337
system.mem_ctrls.dram.rank1.preBackEnergy 15509476271.737923
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26885550757.231483
system.mem_ctrls.dram.rank1.averagePower 490.16058415219004
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 40247950392.9415
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1828889233.97025
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 12694534622.88725
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.membus.transDist::ReadResp 56406.08823
system.membus.transDist::WritebackDirty 19487.554541999998
system.membus.transDist::CleanEvict 40585.184145
system.membus.transDist::ReadExReq 22809.315197
system.membus.transDist::ReadExResp 22809.342997999996
system.membus.transDist::ReadSharedReq 56406.08823
system.membus.transDist::InvalidateReq 30.732268999999995
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 218534.30561099996
system.membus.pktCount::total 218534.30561099996
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 6316991.08928
system.membus.pktSize::total 6316991.08928
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 79246.13569600001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 79246.13569600001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 79246.13569600001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.membus.reqLayer0.occupancy 233396388.13199997
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 419686023.79375005
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 139318.87438300002
system.membus.snoop_filter.hitSingleRequests 60072.738687000005
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 109542748.55838302
system.switch_cpus.cpi 1.0950972765349998
system.switch_cpus.ipc 0.918226191572
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107036778.56055298
system.switch_cpus.instsIssued 107191720.89347398
system.switch_cpus.squashedInstsIssued 807.871181
system.switch_cpus.squashedInstsExamined 1464674.392837
system.switch_cpus.squashedOperandsExamined 945078.9412280002
system.switch_cpus.numIssuedDist::samples 106086156.262885
system.switch_cpus.numIssuedDist::mean 1.0147676232140002
system.switch_cpus.numIssuedDist::stdev 1.169847949032
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 48384719.404914
system.switch_cpus.numIssuedDist::1 27665043.821603
system.switch_cpus.numIssuedDist::2 13540733.696378
system.switch_cpus.numIssuedDist::3 14474380.820346
system.switch_cpus.numIssuedDist::4 1406864.2744449999
system.switch_cpus.numIssuedDist::5 383676.36186100007
system.switch_cpus.numIssuedDist::6 159635.19995
system.switch_cpus.numIssuedDist::7 50404.355811999994
system.switch_cpus.numIssuedDist::8 20698.327575999996
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000002
system.switch_cpus.numIssuedDist::total 106086156.262885
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 197.16553
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 1947.739184
system.switch_cpus.statFuBusy::SimdAddAcc 1006.5179
system.switch_cpus.statFuBusy::SimdAlu 1938.524646
system.switch_cpus.statFuBusy::SimdCmp 2122.9804149999995
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 47.185341000000015
system.switch_cpus.statFuBusy::SimdMultAcc 173.27786799999998
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 823.8878470000001
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 90731.439671
system.switch_cpus.statFuBusy::MemWrite 2439.546119
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 15.344241
system.switch_cpus.statIssuedInstType_0::IntAlu 50233716.27313501
system.switch_cpus.statIssuedInstType_0::IntMult 3205219.603986
system.switch_cpus.statIssuedInstType_0::IntDiv 241.42952699999995
system.switch_cpus.statIssuedInstType_0::FloatAdd 1562.278374
system.switch_cpus.statIssuedInstType_0::FloatCmp 3.005742
system.switch_cpus.statIssuedInstType_0::FloatCvt 1558.874077
system.switch_cpus.statIssuedInstType_0::FloatMult 11.796518999999998
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 24.526825999999996
system.switch_cpus.statIssuedInstType_0::FloatDiv 33.33128
system.switch_cpus.statIssuedInstType_0::FloatMisc 440496.41759499995
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.092318
system.switch_cpus.statIssuedInstType_0::SimdAdd 10273960.969265003
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3235753.0348039996
system.switch_cpus.statIssuedInstType_0::SimdAlu 5485709.533670999
system.switch_cpus.statIssuedInstType_0::SimdCmp 1746011.1209319998
system.switch_cpus.statIssuedInstType_0::SimdCvt 2061.1437739999997
system.switch_cpus.statIssuedInstType_0::SimdMisc 1681140.4188109997
system.switch_cpus.statIssuedInstType_0::SimdMult 811808.802142
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 785371.85576
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1745724.225776
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 755.6111450000001
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.399195
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20523021.866388
system.switch_cpus.statIssuedInstType_0::MemWrite 7016866.474191001
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107191720.89347398
system.switch_cpus.issueRate 0.9833279994200002
system.switch_cpus.fuBusy 101428.26452099999
system.switch_cpus.fuBusyRate 0.000943525468
system.switch_cpus.intInstQueueReads 246597249.44154498
system.switch_cpus.intInstQueueWrites 71875569.167529
system.switch_cpus.intInstQueueWakeupAccesses 69824223.13852699
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 73974584.250994
system.switch_cpus.vecInstQueueWrites 36625888.13837999
system.switch_cpus.vecInstQueueWakeupAccesses 36488737.626834
system.switch_cpus.intAluAccesses 70267993.12526101
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 37025140.688493
system.switch_cpus.numSquashedInsts 250256.689244
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 684370.4702519999
system.switch_cpus.idleCycles 3456592.295498
system.switch_cpus.MemDepUnit__0.insertedLoads 20137826.600932
system.switch_cpus.MemDepUnit__0.insertedStores 7039988.239596
system.switch_cpus.MemDepUnit__0.conflictingLoads 5379565.743432
system.switch_cpus.MemDepUnit__0.conflictingStores 1.925304
system.switch_cpus.MemDepUnit__0.MDPLookups 20137826.600932
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 5130672.899451001
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 100541.76704600001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 471226.94540599996
system.switch_cpus.branchPred.lookups_0::CallDirect 141217.59914200005
system.switch_cpus.branchPred.lookups_0::CallIndirect 357047.99204200006
system.switch_cpus.branchPred.lookups_0::DirectCond 6357668.365044999
system.switch_cpus.branchPred.lookups_0::DirectUncond 995046.1257339999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 38606.823887000006
system.switch_cpus.branchPred.lookups_0::total 8360813.851256002
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 14325.912975
system.switch_cpus.branchPred.squashes_0::CallDirect 9912.64694
system.switch_cpus.branchPred.squashes_0::CallIndirect 31451.86088300001
system.switch_cpus.branchPred.squashes_0::DirectCond 298572.667921
system.switch_cpus.branchPred.squashes_0::DirectUncond 57444.27065400001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 9127.371507
system.switch_cpus.branchPred.squashes_0::total 420834.7308800001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 30.03799
system.switch_cpus.branchPred.corrected_0::CallDirect 6964.846859
system.switch_cpus.branchPred.corrected_0::CallIndirect 61352.03641899999
system.switch_cpus.branchPred.corrected_0::DirectCond 218362.301391
system.switch_cpus.branchPred.corrected_0::DirectUncond 8363.941819
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2480.3748029999997
system.switch_cpus.branchPred.corrected_0::total 297553.539281
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 456901.08867
system.switch_cpus.branchPred.committed_0::CallDirect 131304.794095
system.switch_cpus.branchPred.committed_0::CallIndirect 325596.254461
system.switch_cpus.branchPred.committed_0::DirectCond 6059094.428660001
system.switch_cpus.branchPred.committed_0::DirectUncond 937601.5002419999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 29479.452380000006
system.switch_cpus.branchPred.committed_0::total 7939977.518508001
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.72496
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6560.821478000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 60431.438578
system.switch_cpus.branchPred.mispredicted_0::DirectCond 213982.020614
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6604.6018030000005
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2470.2194710000003
system.switch_cpus.branchPred.mispredicted_0::total 290049.826904
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3570763.641165
system.switch_cpus.branchPred.targetProvider_0::BTB 4016403.783262
system.switch_cpus.branchPred.targetProvider_0::RAS 471226.220446
system.switch_cpus.branchPred.targetProvider_0::Indirect 302420.206383
system.switch_cpus.branchPred.targetProvider_0::total 8360813.851256002
system.switch_cpus.branchPred.targetWrong_0::NoBranch 209560.81628100004
system.switch_cpus.branchPred.targetWrong_0::Return 85377.729943
system.switch_cpus.branchPred.targetWrong_0::CallDirect 29.31303
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2585.680027
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 297553.539281
system.switch_cpus.branchPred.condPredicted 6357668.365044999
system.switch_cpus.branchPred.condPredictedTaken 2949824.031857
system.switch_cpus.branchPred.condIncorrect 297553.539281
system.switch_cpus.branchPred.predTakenBTBMiss 38877.774385
system.switch_cpus.branchPred.NotTakenMispredicted 212175.80933800002
system.switch_cpus.branchPred.TakenMispredicted 85377.729943
system.switch_cpus.branchPred.BTBLookups 8360813.851256002
system.switch_cpus.branchPred.BTBUpdates 148313.36012599999
system.switch_cpus.branchPred.BTBHits 6080950.157335999
system.switch_cpus.branchPred.BTBHitRatio 0.7258214815199998
system.switch_cpus.branchPred.BTBMispredicted 44086.190026000004
system.switch_cpus.branchPred.indirectLookups 395654.8159289999
system.switch_cpus.branchPred.indirectHits 302420.206383
system.switch_cpus.branchPred.indirectMisses 93234.60954599999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 471226.94540599996
system.switch_cpus.branchPred.btb.lookups::CallDirect 141217.59914200005
system.switch_cpus.branchPred.btb.lookups::CallIndirect 357047.99204200006
system.switch_cpus.branchPred.btb.lookups::DirectCond 6357668.365044999
system.switch_cpus.branchPred.btb.lookups::DirectUncond 995046.1257339999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 38606.823887000006
system.switch_cpus.branchPred.btb.lookups::total 8360813.851256002
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 471226.94540599996
system.switch_cpus.branchPred.btb.misses::CallDirect 7617.532457000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 357047.99204200006
system.switch_cpus.branchPred.btb.misses::DirectCond 1396444.63464
system.switch_cpus.branchPred.btb.misses::DirectUncond 8919.765488000001
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 38606.823887000006
system.switch_cpus.branchPred.btb.misses::total 2279863.69392
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6964.846859
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 132984.571448
system.switch_cpus.branchPred.btb.updates::DirectUncond 8363.941819
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 148313.36012599999
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6964.846859
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 132984.571448
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8363.941819
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 148313.36012599999
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.switch_cpus.branchPred.indirectBranchPred.lookups 395654.8159289999
system.switch_cpus.branchPred.indirectBranchPred.hits 302420.206383
system.switch_cpus.branchPred.indirectBranchPred.misses 93234.60954599999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 63832.411222
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 459487.22715100006
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 512591.50415900006
system.switch_cpus.branchPred.ras.pops 512591.453229
system.switch_cpus.branchPred.ras.squashes 55690.42079800001
system.switch_cpus.branchPred.ras.used 456901.08867
system.switch_cpus.branchPred.ras.correct 456900.36371000006
system.switch_cpus.branchPred.ras.incorrect 0.72496
system.switch_cpus.commit.commitSquashedInsts 1465159.300826
system.switch_cpus.commit.branchMispredicts 282228.063624
system.switch_cpus.commit.numCommittedDist::samples 105487285.178458
system.switch_cpus.commit.numCommittedDist::mean 1.005497978404
system.switch_cpus.commit.numCommittedDist::stdev 1.149355046482
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 49262355.636257
system.switch_cpus.commit.numCommittedDist::1 27263311.495507002
system.switch_cpus.commit.numCommittedDist::2 8547051.775883
system.switch_cpus.commit.numCommittedDist::3 20414566.270811003
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997000000001
system.switch_cpus.commit.numCommittedDist::total 105487285.178458
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 456901.04855600005
system.switch_cpus.commit.committedInstType_0::No_OpClass 11.438268000000003
system.switch_cpus.commit.committedInstType_0::IntAlu 49540064.080331996
system.switch_cpus.commit.committedInstType_0::IntMult 3199990.3899139995
system.switch_cpus.commit.committedInstType_0::IntDiv 239.970058
system.switch_cpus.commit.committedInstType_0::FloatAdd 1531.170364
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.005742
system.switch_cpus.commit.committedInstType_0::FloatCvt 1526.084609
system.switch_cpus.commit.committedInstType_0::FloatMult 11.686373999999999
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 24.164346
system.switch_cpus.commit.committedInstType_0::FloatDiv 2.943347
system.switch_cpus.commit.committedInstType_0::FloatMisc 437183.80001899996
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.092318
system.switch_cpus.commit.committedInstType_0::SimdAdd 10272202.158356002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3235362.367898
system.switch_cpus.commit.committedInstType_0::SimdAlu 5485197.595856
system.switch_cpus.commit.committedInstType_0::SimdCmp 1744976.4031059998
system.switch_cpus.commit.committedInstType_0::SimdCvt 2061.086261
system.switch_cpus.commit.committedInstType_0::SimdMisc 1676256.697641
system.switch_cpus.commit.committedInstType_0::SimdMult 811755.141053
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 785363.2052849999
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1745067.0353980002
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 755.6111450000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.36248
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19700689.978937995
system.switch_cpus.commit.committedInstType_0::MemWrite 6960184.926598
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105601113.859706
system.switch_cpus.commit.commitEligibleSamples 20414566.270811003
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100028910.01904301
system.switch_cpus.commitStats0.numOps 105601113.859706
system.switch_cpus.commitStats0.numInstsNotNOP 99999899.84932297
system.switch_cpus.commitStats0.numOpsNotNOP 105572103.689986
system.switch_cpus.commitStats0.cpi 1.0950972765349998
system.switch_cpus.commitStats0.ipc 0.918226191572
system.switch_cpus.commitStats0.numMemRefs 26660874.905535996
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 74880796.06486
system.switch_cpus.commitStats0.numLoadInsts 19700689.978937995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 6960184.926598
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 36463270.77099901
system.switch_cpus.commitStats0.committedInstType::No_OpClass 11.438268000000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 49540064.080331996
system.switch_cpus.commitStats0.committedInstType::IntMult 3199990.3899139995
system.switch_cpus.commitStats0.committedInstType::IntDiv 239.970058
system.switch_cpus.commitStats0.committedInstType::FloatAdd 1531.170364
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.005742
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1526.084609
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.686373999999999
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 24.164346
system.switch_cpus.commitStats0.committedInstType::FloatDiv 2.943347
system.switch_cpus.commitStats0.committedInstType::FloatMisc 437183.80001899996
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.092318
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10272202.158356002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3235362.367898
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5485197.595856
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1744976.4031059998
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2061.086261
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1676256.697641
system.switch_cpus.commitStats0.committedInstType::SimdMult 811755.141053
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 785363.2052849999
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1745067.0353980002
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 755.6111450000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.36248
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 652.4639999999999
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19700689.978937995
system.switch_cpus.commitStats0.committedInstType::MemWrite 6960184.926598
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105601113.859706
system.switch_cpus.commitStats0.committedControl::IsControl 7939977.713541999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7128000.918031
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 811976.7955110001
system.switch_cpus.commitStats0.committedControl::IsCondControl 6059094.540502001
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1880883.1730400003
system.switch_cpus.commitStats0.committedControl::IsCall 456901.04855600005
system.switch_cpus.commitStats0.committedControl::IsReturn 456901.08867
system.switch_cpus.decode.idleCycles 42691297.652398
system.switch_cpus.decode.blockedCycles 11675099.755616004
system.switch_cpus.decode.runCycles 49803284.298163
system.switch_cpus.decode.unblockCycles 1634243.9750370001
system.switch_cpus.decode.squashCycles 282230.581671
system.switch_cpus.decode.branchResolved 4000306.896045
system.switch_cpus.decode.branchMispred 15561.040041000002
system.switch_cpus.decode.decodedInsts 108013106.86281699
system.switch_cpus.decode.squashedInsts 13864.745913
system.switch_cpus.executeStats0.numInsts 106941463.71123402
system.switch_cpus.executeStats0.numNop 29056.815872999996
system.switch_cpus.executeStats0.numBranches 8045404.403758001
system.switch_cpus.executeStats0.numLoadInsts 20455057.221076
system.switch_cpus.executeStats0.numStoreInsts 7005430.897799
system.switch_cpus.executeStats0.instRate 0.980987653206
system.switch_cpus.executeStats0.numCCRegReads 19915993.929770995
system.switch_cpus.executeStats0.numCCRegWrites 19620214.732702997
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107636027.70059498
system.switch_cpus.executeStats0.numIntRegWrites 52587319.019119
system.switch_cpus.executeStats0.numMemRefs 27460488.118875
system.switch_cpus.executeStats0.numMiscRegReads 77202680.183285
system.switch_cpus.executeStats0.numMiscRegWrites 6567.576753999999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 130564.50565600001
system.switch_cpus.executeStats0.numVecPredRegWrites 43554.720292
system.switch_cpus.executeStats0.numVecRegReads 56100411.15374199
system.switch_cpus.executeStats0.numVecRegWrites 34786954.650669
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4790050.210090999
system.switch_cpus.fetch.cycles 61237852.183534004
system.switch_cpus.fetch.squashCycles 595118.7406980001
system.switch_cpus.fetch.miscStallCycles 11.238728999999998
system.switch_cpus.fetch.pendingTrapStallCycles 69.80101900000001
system.switch_cpus.fetch.cacheLines 29281944.422245003
system.switch_cpus.fetch.icacheSquashes 143816.68577
system.switch_cpus.fetch.nisnDist::samples 106086156.262885
system.switch_cpus.fetch.nisnDist::mean 1.028431975904
system.switch_cpus.fetch.nisnDist::stdev 1.227901770365
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 53157203.844634
system.switch_cpus.fetch.nisnDist::1 23017576.511035997
system.switch_cpus.fetch.nisnDist::2 4145777.1127220006
system.switch_cpus.fetch.nisnDist::3 25765598.794492997
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997000000001
system.switch_cpus.fetch.nisnDist::total 106086156.262885
system.switch_cpus.fetchStats0.numInsts 102856079.24964797
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9445781614490001
system.switch_cpus.fetchStats0.numBranches 8360813.851256002
system.switch_cpus.fetchStats0.branchRate 0.07721008088699999
system.switch_cpus.fetchStats0.icacheStallCycles 44550716.943588994
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 282230.581671
system.switch_cpus.iew.blockCycles 1463440.43286
system.switch_cpus.iew.unblockCycles 944553.3615619999
system.switch_cpus.iew.dispatchedInsts 107065839.728945
system.switch_cpus.iew.dispSquashedInsts 140734.58773300002
system.switch_cpus.iew.dispLoadInsts 20137826.600932
system.switch_cpus.iew.dispStoreInsts 7039988.239596
system.switch_cpus.iew.dispNonSpecInsts 4.352519
system.switch_cpus.iew.iqFullEvents 6081.673603
system.switch_cpus.iew.lsqFullEvents 919755.071209
system.switch_cpus.iew.predictedTakenIncorrect 90354.322339
system.switch_cpus.iew.predictedNotTakenIncorrect 200894.96527899997
system.switch_cpus.iew.branchMispredicts 291249.287618
system.switch_cpus.iew.instsToCommit 106356941.470391
system.switch_cpus.iew.writebackCount 106312960.76536101
system.switch_cpus.iew.producerInst 38789379.587468
system.switch_cpus.iew.consumerInst 54565348.060075
system.switch_cpus.iew.wbRate 0.9752885103370001
system.switch_cpus.iew.wbFanout 0.7121332973710001
system.switch_cpus.lsq0.forwLoads 42352.147913000015
system.switch_cpus.lsq0.squashedLoads 437137.689896
system.switch_cpus.lsq0.ignoredResponses 1492.8771949999996
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 79803.507392
system.switch_cpus.lsq0.rescheduledLoads 23295.495035
system.switch_cpus.lsq0.blockedByCache 68128.730611
system.switch_cpus.lsq0.loadToUse::samples 19692409.124563996
system.switch_cpus.lsq0.loadToUse::mean 5.088609994839001
system.switch_cpus.lsq0.loadToUse::stdev 18.254755658835002
system.switch_cpus.lsq0.loadToUse::0-9 19041494.14013
system.switch_cpus.lsq0.loadToUse::10-19 47629.77122200001
system.switch_cpus.lsq0.loadToUse::20-29 438239.13072500005
system.switch_cpus.lsq0.loadToUse::30-39 54121.602779999994
system.switch_cpus.lsq0.loadToUse::40-49 8747.603167
system.switch_cpus.lsq0.loadToUse::50-59 4722.806925
system.switch_cpus.lsq0.loadToUse::60-69 2053.599624
system.switch_cpus.lsq0.loadToUse::70-79 1451.463702
system.switch_cpus.lsq0.loadToUse::80-89 1143.557403
system.switch_cpus.lsq0.loadToUse::90-99 1063.174439
system.switch_cpus.lsq0.loadToUse::100-109 1258.050516
system.switch_cpus.lsq0.loadToUse::110-119 1234.3155699999998
system.switch_cpus.lsq0.loadToUse::120-129 8286.82162
system.switch_cpus.lsq0.loadToUse::130-139 2673.0512129999997
system.switch_cpus.lsq0.loadToUse::140-149 27432.404787999996
system.switch_cpus.lsq0.loadToUse::150-159 3050.9172860000003
system.switch_cpus.lsq0.loadToUse::160-169 1884.610812
system.switch_cpus.lsq0.loadToUse::170-179 10613.672992
system.switch_cpus.lsq0.loadToUse::180-189 3200.695224
system.switch_cpus.lsq0.loadToUse::190-199 1573.9253059999999
system.switch_cpus.lsq0.loadToUse::200-209 3577.360078
system.switch_cpus.lsq0.loadToUse::210-219 991.0629399999999
system.switch_cpus.lsq0.loadToUse::220-229 537.0064759999999
system.switch_cpus.lsq0.loadToUse::230-239 411.720802
system.switch_cpus.lsq0.loadToUse::240-249 453.771036
system.switch_cpus.lsq0.loadToUse::250-259 324.608288
system.switch_cpus.lsq0.loadToUse::260-269 320.268585
system.switch_cpus.lsq0.loadToUse::270-279 379.912236
system.switch_cpus.lsq0.loadToUse::280-289 685.5571940000001
system.switch_cpus.lsq0.loadToUse::290-299 884.868832
system.switch_cpus.lsq0.loadToUse::overflows 21967.809321
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000003
system.switch_cpus.lsq0.loadToUse::max_value 1611.2168330000002
system.switch_cpus.lsq0.loadToUse::total 19692409.124563996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 54771374249.799
system.switch_cpus.rename.squashCycles 282230.581671
system.switch_cpus.rename.idleCycles 43172446.245409
system.switch_cpus.rename.blockCycles 7081371.090188999
system.switch_cpus.rename.serializeStallCycles 55659.60354199999
system.switch_cpus.rename.runCycles 50594294.262128
system.switch_cpus.rename.unblockCycles 4900154.4799460005
system.switch_cpus.rename.renamedInsts 107664104.10486999
system.switch_cpus.rename.ROBFullEvents 269494.860818
system.switch_cpus.rename.IQFullEvents 1597987.8752549998
system.switch_cpus.rename.LQFullEvents 395677.577908
system.switch_cpus.rename.SQFullEvents 2064025.2108439999
system.switch_cpus.rename.fullRegistersEvents 211980.080048
system.switch_cpus.rename.renamedOperands 114237495.43472402
system.switch_cpus.rename.lookups 263641518.18354097
system.switch_cpus.rename.intLookups 108436287.89177999
system.switch_cpus.rename.vecLookups 56171397.39068401
system.switch_cpus.rename.vecPredLookups 87516.54172499999
system.switch_cpus.rename.committedMaps 111961013.228236
system.switch_cpus.rename.undoneMaps 2276477.1903150002
system.switch_cpus.rename.serializing 295.395678
system.switch_cpus.rename.tempSerializing 2.5180469999999997
system.switch_cpus.rename.skidInsts 3224417.5749749998
system.switch_cpus.rob.reads 192138959.333568
system.switch_cpus.rob.writes 214732186.746564
system.switch_cpus.rob.squashedLoads 445207.85818700003
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 81168.68400299999
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999899.84932297
system.switch_cpus.thread_0.numOps 105572103.689986
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1277379.648099
system.tol2bus.transDist::WritebackDirty 215023.951115
system.tol2bus.transDist::WritebackClean 806480.1497739998
system.tol2bus.transDist::CleanEvict 439381.233916
system.tol2bus.transDist::ReadExReq 123155.59766400002
system.tol2bus.transDist::ReadExResp 123155.64965800002
system.tol2bus.transDist::ReadCleanReq 806480.855632
system.tol2bus.transDist::ReadSharedReq 470898.86207699997
system.tol2bus.transDist::InvalidateReq 57.23993800000001
system.tol2bus.transDist::InvalidateResp 57.23993800000001
system.tol2bus.pktCount::total 4201776.874546
system.tol2bus.pktSize::total 153763312.69836798
system.tol2bus.snoops 60293.553265
system.tol2bus.snoopTraffic 1247208.8149759998
system.tol2bus.snoopFanout::samples 1460886.025384
system.tol2bus.snoopFanout::mean 0.000128245324
system.tol2bus.snoopFanout::stdev 0.008009284606
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1460664.9675969998
system.tol2bus.snoopFanout::1 221.057787
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000003
system.tol2bus.snoopFanout::total 1460886.025384
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 54771374249.799
system.tol2bus.reqLayer0.occupancy 2402608756.3684998
system.tol2bus.reqLayer0.utilization 0.023344700000000003
system.tol2bus.respLayer0.occupancy 1211019732.6036007
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 891182340.281826
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2801184.420043
system.tol2bus.snoop_filter.hitSingleRequests 1400591.864732
system.tol2bus.snoop_filter.hitMultiRequests 0.24957600000000002
system.tol2bus.snoop_filter.totSnoops 220.808211
system.tol2bus.snoop_filter.hitSingleSnoops 220.808211
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000003
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::0 12.742362
system.l2.tags.ageTaskId_1024::4 22087.112782
system.mem_ctrls.rdPerTurnAround::samples 1191.82897
system.mem_ctrls.rdPerTurnAround::mean 180.97417486062997
system.mem_ctrls.rdPerTurnAround::gmean 75.249553642425
system.mem_ctrls.rdPerTurnAround::stdev 1115.6568995377872
system.mem_ctrls.rdPerTurnAround::0-1023 1183.6524120000001
system.mem_ctrls.rdPerTurnAround::1024-2047 1.5093379999999998
system.mem_ctrls.rdPerTurnAround::23552-24575 0.148345
system.mem_ctrls.rdPerTurnAround::total 1191.82897
system.mem_ctrls.wrPerTurnAround::samples 1191.82897
system.mem_ctrls.wrPerTurnAround::mean 16.422956985891997
system.mem_ctrls.wrPerTurnAround::gmean 16.40050526575
system.mem_ctrls.wrPerTurnAround::stdev 0.885006607432
system.mem_ctrls.wrPerTurnAround::16 1016.1119610000001
system.mem_ctrls.wrPerTurnAround::17 5.285446
system.mem_ctrls.wrPerTurnAround::18 130.934919
system.mem_ctrls.wrPerTurnAround::19 28.950367000000007
system.mem_ctrls.wrPerTurnAround::20 8.027175
system.mem_ctrls.wrPerTurnAround::21 2.312821
system.mem_ctrls.wrPerTurnAround::total 1191.82897
system.mem_ctrls.requestorWriteBytes::writebacks 1245971.314432
system.mem_ctrls.requestorWriteRate::writebacks 21544185.83739863
system.mem_ctrls.requestorWriteTotalLat::writebacks 1126816999675.4143
system.switch_cpus.nonSpecInstsAdded 5.552429
system.switch_cpus.squashedNonSpecRemoved 2.357602
system.switch_cpus.commit.commitNonSpecStalls 3.1948269999999996
system.switch_cpus.fetch.icacheWaitRetryStallCycles 0.358236
system.mem_ctrls.rdPerTurnAround::19456-20479 0.034592
system.mem_ctrls.wrPerTurnAround::22 0.145585
system.l2.ReadExReq.misses::cpu.data 0.329371
system.l2.ReadExReq.accesses::cpu.data 0.329371
system.l2.ReadExReq.missRate::cpu.data 0.252546
system.mem_ctrls.rdPerTurnAround::24576-25599 0.346137
system.mem_ctrls.wrPerTurnAround::24 0.060696
system.mem_ctrls.rdPerTurnAround::25600-26623 0.22623100000000002
system.mem_ctrls.rdPerTurnAround::8-11 0.111204
system.mem_ctrls.rdPerTurnAround::12-15 0.139005
system.mem_ctrls.rdPerTurnAround::16-19 1.723662
system.mem_ctrls.rdPerTurnAround::20-23 4.0311449999999995
system.mem_ctrls.rdPerTurnAround::24-27 5.198787
system.mem_ctrls.rdPerTurnAround::28-31 6.5332349999999995
system.mem_ctrls.rdPerTurnAround::32-35 7.283862
system.mem_ctrls.rdPerTurnAround::36-39 5.532399
system.mem_ctrls.rdPerTurnAround::40-43 3.586329
system.mem_ctrls.rdPerTurnAround::44-47 3.0025079999999997
system.mem_ctrls.rdPerTurnAround::48-51 2.613294
system.mem_ctrls.rdPerTurnAround::52-55 1.556856
system.mem_ctrls.rdPerTurnAround::56-59 0.667224
system.mem_ctrls.rdPerTurnAround::60-63 0.861831
system.mem_ctrls.rdPerTurnAround::64-67 0.472617
system.mem_ctrls.rdPerTurnAround::68-71 0.444816
system.mem_ctrls.rdPerTurnAround::72-75 0.166806
system.mem_ctrls.rdPerTurnAround::76-79 0.222408
system.mem_ctrls.rdPerTurnAround::80-83 0.083403
system.mem_ctrls.rdPerTurnAround::84-87 0.027801
system.mem_ctrls.rdPerTurnAround::88-91 0.027801
system.mem_ctrls.rdPerTurnAround::96-99 0.083403
system.mem_ctrls.rdPerTurnAround::100-103 0.027801
system.mem_ctrls.rdPerTurnAround::20480-21503 0.158107
system.mem_ctrls.rdPerTurnAround::2048-3071 0.116087
system.l2.UpgradeReq.hits::switch_cpus.data 0.150255
system.l2.UpgradeReq.hits::total 0.150255
system.l2.UpgradeReq.accesses::switch_cpus.data 0.150255
system.l2.UpgradeReq.accesses::total 0.150255
system.mem_ctrls.rdPerTurnAround::28672-29695 0.076825
system.tol2bus.transDist::UpgradeReq 0.150255
system.tol2bus.transDist::UpgradeResp 0.150255
system.mem_ctrls.rdPerTurnAround::16-31 22.125600000000002
system.mem_ctrls.rdPerTurnAround::32-47 33.1884
system.mem_ctrls.rdPerTurnAround::48-63 7.989800000000001
system.mem_ctrls.rdPerTurnAround::64-79 3.0730000000000004
system.mem_ctrls.rdPerTurnAround::80-95 2.842525
system.mem_ctrls.rdPerTurnAround::96-111 1.6133250000000001
system.mem_ctrls.rdPerTurnAround::112-127 1.69015
system.mem_ctrls.rdPerTurnAround::128-143 1.2292
system.mem_ctrls.rdPerTurnAround::144-159 0.7682500000000001
system.mem_ctrls.rdPerTurnAround::160-175 0.7682500000000001
system.mem_ctrls.rdPerTurnAround::176-191 1.07555
system.mem_ctrls.rdPerTurnAround::192-207 0.7682500000000001
system.mem_ctrls.rdPerTurnAround::208-223 0.537775
system.mem_ctrls.rdPerTurnAround::224-239 0.46095
system.mem_ctrls.rdPerTurnAround::240-255 0.076825
system.mem_ctrls.rdPerTurnAround::256-271 0.076825
system.mem_ctrls.rdPerTurnAround::16384-17407 0.009762
CPI 1.095428582662972

Per-Address PND Load Violations:
