vendor_name = ModelSim
source_file = 1, C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/i2c_test.vhd
source_file = 1, C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/output_files/Waveform.vwf
source_file = 1, C:/Users/david/Documents/GitHub/I2C_Controller/i2c_test/db/i2c_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = i2c_test
instance = comp, \sda~output , sda~output, i2c_test, 1
instance = comp, \scl~output , scl~output, i2c_test, 1
instance = comp, \clk~input , clk~input, i2c_test, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, i2c_test, 1
instance = comp, \start_button~input , start_button~input, i2c_test, 1
instance = comp, \Add1~45 , Add1~45, i2c_test, 1
instance = comp, \rst~input , rst~input, i2c_test, 1
instance = comp, \pr_state.HiB~DUPLICATE , pr_state.HiB~DUPLICATE, i2c_test, 1
instance = comp, \Add1~33 , Add1~33, i2c_test, 1
instance = comp, \Add1~29 , Add1~29, i2c_test, 1
instance = comp, \t[11]~1 , t[11]~1, i2c_test, 1
instance = comp, \t[11]~2 , t[11]~2, i2c_test, 1
instance = comp, \LessThan0~0 , LessThan0~0, i2c_test, 1
instance = comp, \LessThan0~1 , LessThan0~1, i2c_test, 1
instance = comp, \i[5]~0 , i[5]~0, i2c_test, 1
instance = comp, \i[1]~2 , i[1]~2, i2c_test, 1
instance = comp, \i[1] , i[1], i2c_test, 1
instance = comp, \WideOr0~1 , WideOr0~1, i2c_test, 1
instance = comp, \i[2]~3 , i[2]~3, i2c_test, 1
instance = comp, \i[2] , i[2], i2c_test, 1
instance = comp, \Mux1~0 , Mux1~0, i2c_test, 1
instance = comp, \LessThan1~1 , LessThan1~1, i2c_test, 1
instance = comp, \Selector2~0 , Selector2~0, i2c_test, 1
instance = comp, \process_0~6 , process_0~6, i2c_test, 1
instance = comp, \t[11]~3 , t[11]~3, i2c_test, 1
instance = comp, \t[9] , t[9], i2c_test, 1
instance = comp, \Add1~25 , Add1~25, i2c_test, 1
instance = comp, \t[10] , t[10], i2c_test, 1
instance = comp, \Add1~21 , Add1~21, i2c_test, 1
instance = comp, \t[11] , t[11], i2c_test, 1
instance = comp, \LessThan1~0 , LessThan1~0, i2c_test, 1
instance = comp, \Selector6~0 , Selector6~0, i2c_test, 1
instance = comp, \pr_state.LoB , pr_state.LoB, i2c_test, 1
instance = comp, \Selector3~0 , Selector3~0, i2c_test, 1
instance = comp, \Selector3~1 , Selector3~1, i2c_test, 1
instance = comp, \pr_state.HiA , pr_state.HiA, i2c_test, 1
instance = comp, \Selector4~0 , Selector4~0, i2c_test, 1
instance = comp, \pr_state.HiB , pr_state.HiB, i2c_test, 1
instance = comp, \Selector5~0 , Selector5~0, i2c_test, 1
instance = comp, \pr_state.LoA~DUPLICATE , pr_state.LoA~DUPLICATE, i2c_test, 1
instance = comp, \WideOr0~0 , WideOr0~0, i2c_test, 1
instance = comp, \t[0] , t[0], i2c_test, 1
instance = comp, \Add1~41 , Add1~41, i2c_test, 1
instance = comp, \t[1] , t[1], i2c_test, 1
instance = comp, \Add1~17 , Add1~17, i2c_test, 1
instance = comp, \t[2] , t[2], i2c_test, 1
instance = comp, \Add1~13 , Add1~13, i2c_test, 1
instance = comp, \t[3] , t[3], i2c_test, 1
instance = comp, \Add1~9 , Add1~9, i2c_test, 1
instance = comp, \t[4] , t[4], i2c_test, 1
instance = comp, \Add1~5 , Add1~5, i2c_test, 1
instance = comp, \t[5] , t[5], i2c_test, 1
instance = comp, \Add1~1 , Add1~1, i2c_test, 1
instance = comp, \t[6] , t[6], i2c_test, 1
instance = comp, \Add1~37 , Add1~37, i2c_test, 1
instance = comp, \t[7] , t[7], i2c_test, 1
instance = comp, \t[8] , t[8], i2c_test, 1
instance = comp, \t[11]~0 , t[11]~0, i2c_test, 1
instance = comp, \Selector2~1 , Selector2~1, i2c_test, 1
instance = comp, \pr_state.Waiting , pr_state.Waiting, i2c_test, 1
instance = comp, \process_0~5 , process_0~5, i2c_test, 1
instance = comp, \i[0]~1 , i[0]~1, i2c_test, 1
instance = comp, \i[0] , i[0], i2c_test, 1
instance = comp, \i[5]~4 , i[5]~4, i2c_test, 1
instance = comp, \i[3]~5 , i[3]~5, i2c_test, 1
instance = comp, \i[3] , i[3], i2c_test, 1
instance = comp, \i[4]~6 , i[4]~6, i2c_test, 1
instance = comp, \i[4] , i[4], i2c_test, 1
instance = comp, \Mux1~1 , Mux1~1, i2c_test, 1
instance = comp, \i[5]~7 , i[5]~7, i2c_test, 1
instance = comp, \i[5] , i[5], i2c_test, 1
instance = comp, \Mux2~0 , Mux2~0, i2c_test, 1
instance = comp, \Mux3~0 , Mux3~0, i2c_test, 1
instance = comp, \Mux0~0 , Mux0~0, i2c_test, 1
instance = comp, \Selector0~0 , Selector0~0, i2c_test, 1
instance = comp, \Mux4~0 , Mux4~0, i2c_test, 1
instance = comp, \pr_state.LoA , pr_state.LoA, i2c_test, 1
instance = comp, \Selector0~1 , Selector0~1, i2c_test, 1
instance = comp, \Selector0~2 , Selector0~2, i2c_test, 1
instance = comp, \scl~2 , scl~2, i2c_test, 1
instance = comp, \sda~input , sda~input, i2c_test, 1
instance = comp, \scl~input , scl~input, i2c_test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, i2c_test, 1
