{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491013212658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491013212659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 01 10:20:12 2017 " "Processing started: Sat Apr 01 10:20:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491013212659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491013212659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_DPRAM -c UART_DPRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_DPRAM -c UART_DPRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491013212659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491013212888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "ip/dpram.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/prj/ip/dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013212936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013212936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/testbench/uart_dpram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/testbench/uart_dpram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_DPRAM_tb " "Found entity 1: UART_DPRAM_tb" {  } { { "../testbench/UART_DPRAM_tb.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/testbench/UART_DPRAM_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/testbench/key_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/testbench/key_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_model " "Found entity 1: key_model" {  } { { "../testbench/key_model.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/testbench/key_model.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/testbench/dpram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/testbench/dpram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tb " "Found entity 1: dpram_tb" {  } { { "../testbench/dpram_tb.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/testbench/dpram_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/rtl/uart_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/rtl/uart_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_DPRAM " "Found entity 1: UART_DPRAM" {  } { { "../rtl/UART_DPRAM.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/UART_DPRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../rtl/uart_byte_tx.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/uart_byte_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_byte_rx.v(138) " "Verilog HDL information at uart_byte_rx.v(138): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_byte_rx.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/uart_byte_rx.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1491013213062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/rtl/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/rtl/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "../rtl/uart_byte_rx.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/uart_byte_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ac620demo/test/class18_dpram/13.0/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /ac620demo/test/class18_dpram/13.0/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "../rtl/CTRL.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_DPRAM " "Elaborating entity \"UART_DPRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491013213094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:uart_byte_tx " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:uart_byte_tx\"" {  } { { "../rtl/UART_DPRAM.v" "uart_byte_tx" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/UART_DPRAM.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_rx uart_byte_rx:uart_byte_rx " "Elaborating entity \"uart_byte_rx\" for hierarchy \"uart_byte_rx:uart_byte_rx\"" {  } { { "../rtl/UART_DPRAM.v" "uart_byte_rx" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/UART_DPRAM.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter\"" {  } { { "../rtl/UART_DPRAM.v" "key_filter" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/UART_DPRAM.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram dpram:dpram0 " "Elaborating entity \"dpram\" for hierarchy \"dpram:dpram0\"" {  } { { "../rtl/UART_DPRAM.v" "dpram0" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/UART_DPRAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dpram:dpram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dpram:dpram0\|altsyncram:altsyncram_component\"" {  } { { "ip/dpram.v" "altsyncram_component" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/prj/ip/dpram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dpram:dpram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dpram:dpram0\|altsyncram:altsyncram_component\"" {  } { { "ip/dpram.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/prj/ip/dpram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dpram:dpram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"dpram:dpram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213396 ""}  } { { "ip/dpram.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/prj/ip/dpram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491013213396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufn1 " "Found entity 1: altsyncram_ufn1" {  } { { "db/altsyncram_ufn1.tdf" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/prj/db/altsyncram_ufn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491013213457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491013213457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ufn1 dpram:dpram0\|altsyncram:altsyncram_component\|altsyncram_ufn1:auto_generated " "Elaborating entity \"altsyncram_ufn1\" for hierarchy \"dpram:dpram0\|altsyncram:altsyncram_component\|altsyncram_ufn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:CTRL " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:CTRL\"" {  } { { "../rtl/UART_DPRAM.v" "CTRL" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/UART_DPRAM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491013213599 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_byte_tx.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/uart_byte_tx.v" 19 -1 0 } } { "../rtl/key_filter.v" "" { Text "F:/AC620DEMO/TEST/class18_dpram/13.0/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1491013215391 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1491013215391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491013215581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/AC620DEMO/TEST/class18_dpram/13.0/prj/output_files/UART_DPRAM.map.smsg " "Generated suppressed messages file F:/AC620DEMO/TEST/class18_dpram/13.0/prj/output_files/UART_DPRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1491013216003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491013216160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491013216160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491013216318 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491013216318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491013216318 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1491013216318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491013216318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491013216347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 01 10:20:16 2017 " "Processing ended: Sat Apr 01 10:20:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491013216347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491013216347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491013216347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491013216347 ""}
