// Seed: 257800344
module module_0 (
    input  wire id_0,
    output tri1 id_1
);
  initial begin
    @(1)
    @* begin
      id_7 <= 1'b0 - id_6;
    end
  end
  module_2(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri id_4
    , id_6
);
  wire id_7;
  module_0(
      id_3, id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input uwire id_7,
    output wor id_8,
    input supply1 id_9,
    input uwire id_10,
    output wor id_11,
    input tri1 id_12,
    output wand id_13,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16,
    output wand id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wor id_20,
    output tri id_21,
    input tri0 id_22,
    input uwire id_23,
    input wor id_24,
    input uwire id_25,
    output wire id_26,
    input tri id_27,
    input wand id_28,
    input tri0 id_29,
    output wand id_30,
    output tri1 id_31,
    output wand id_32,
    output tri0 id_33,
    input tri0 id_34,
    input supply0 id_35,
    input tri1 id_36,
    output wor id_37,
    output tri id_38,
    input wire id_39,
    output uwire id_40,
    input wor id_41,
    input supply0 id_42,
    output wand id_43,
    input wor id_44,
    input tri id_45,
    input uwire id_46
);
endmodule
