<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Sep 24 15:14:39 2024" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="UART_to_PWM" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="LED" SIGIS="undef" SIGNAME="PWM_comparator_0_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PWM_comparator_0" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sin_0" SIGIS="undef" SIGNAME="External_Ports_sin_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_rx_mod_0" PORT="sin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en_0" SIGIS="undef" SIGNAME="External_Ports_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PWM_counter_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PWM_counter_0" PORT="clk"/>
        <CONNECTION INSTANCE="UART_clk_divider_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PWM_counter_0" PORT="rst"/>
        <CONNECTION INSTANCE="UART_clk_divider_0" PORT="rst"/>
        <CONNECTION INSTANCE="UART_rx_mod_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/LUT_0" HWVERSION="1.0" INSTANCE="LUT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LUT" VLNV="xilinx.com:module_ref:LUT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UART_to_PWM_LUT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="percent" RIGHT="0" SIGIS="undef" SIGNAME="UART_xl_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_xl_slice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="26" NAME="bits" RIGHT="0" SIGIS="undef" SIGNAME="LUT_0_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PWM_comparator_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PWM/comparator_0" HWVERSION="1.0" INSTANCE="PWM_comparator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="comparator" VLNV="xilinx.com:module_ref:comparator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UART_to_PWM_comparator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="26" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="PWM_counter_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PWM_counter_0" PORT="cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="26" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="LUT_0_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LUT_0" PORT="bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="PWM_comparator_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PWM/counter_0" HWVERSION="1.0" INSTANCE="PWM_counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counter" VLNV="xilinx.com:module_ref:counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UART_to_PWM_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="26" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="PWM_counter_0_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PWM_comparator_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART/clk_divider_0" HWVERSION="1.0" INSTANCE="UART_clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_divider" VLNV="xilinx.com:module_ref:clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UART_to_PWM_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="UART_clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_mod_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART/rx_mod_0" HWVERSION="1.0" INSTANCE="UART_rx_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rx_mod" VLNV="xilinx.com:module_ref:rx_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UART_to_PWM_rx_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="UART_clk_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_clk_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sin" SIGIS="undef" SIGNAME="External_Ports_sin_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sin_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_mod_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_xl_slice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART/xl_slice_0" HWVERSION="1.0" INSTANCE="UART_xl_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xl_slice" VLNV="xilinx.com:module_ref:xl_slice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UART_to_PWM_xl_slice_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="UART_rx_mod_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_rx_mod_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="UART_xl_slice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LUT_0" PORT="percent"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
