// Seed: 1591947563
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3[-1 :-1],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout supply1 id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri0 id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (id_5);
  output wire id_2;
  output tri id_1;
  reg [-1 : -1] id_13;
  assign id_1 = id_3 && id_13;
  wire id_14;
  assign id_4 = 1'b0 == id_13;
  parameter id_15 = -1;
  assign id_9 = (-1);
  initial id_13 = 1;
  assign id_5 = id_4;
endmodule
