/*

Vivado v2013.3 (64-bit)
SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
Process ID: 18473

Current time: 	6/20/14 3:14:20 PM
Time zone: 	Moscow Standard Time (Europe/Moscow)

OS: NAME="Ubuntu"
Version: 3.8.0-29-generic
Architecture: amd64
Available processors (cores): 4

DISPLAY: :0.0
Screen size: 3840x1200
Screen resolution (DPI): 96
Available screens: 2

Java version: 	1.7.0_17 64-bit
Java home: 	/opt/Xilinx/Vivado/2013.3/tps/lnx64/jre

User name: 	root
User directory: /home/chupa/final_dma
User country: 	RU
User language: 	ru
User locale: 	ru_RU

GUI Allocated memory:	122 mb
GUI Max memory:		3,066 mb
Engine Allocated memory: 3712 mb

*/

// TclEventType: START_GUI
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// o:I (bR:JFrame): XilinxNotify - Available Updates: addNotify
selectButton (RDIResource.UpdateDialog_CLOSE, "Close"); // a:JButton (JPanel:JComponent, o:I)
dismissDialog ("XilinxNotify - Available Updates"); // o:I (bR:JFrame)
selectButton (PAResourceAtoH.GettingStartedView_OPEN_PROJECT, "Open Project"); // h:i (JPanel:JComponent, bR:JFrame)
selectMenuItem (PAResourceAtoH.GettingStartedView_BROWSE_PROJECTS, "Browse Projects..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// HMemoryUtils.trashcanNow. Current time: 6/20/14 3:14:21 PM
// [GUI Memory]: 46 mb (+45876kb) [00:00:20]
// [Engine Memory]: 3,712 mb (+3740334kb) [00:00:20]
// Elapsed time: 15 seconds
setFileChooser ("/home/chupa/final_dma/testDMA.xpr");
// ca:I (bR:JFrame):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// HMemoryUtils.trashcanNow. Current time: 6/20/14 3:14:41 PM
// TclEventType: PROJECT_NEW
// [Engine Memory]: 3,786 mb (+78610kb) [00:00:31]
// [GUI Memory]: 107 mb (+63595kb) [00:00:32]
// [Engine Memory]: 3,846 mb (+62713kb) [00:00:32]
// [Engine Memory]: 3,910 mb (+66535kb) [00:00:33]
// [Engine Memory]: 3,915 mb (+5373kb) [00:00:33]
// [GUI Memory]: 109 mb (+2517kb) [00:00:33]
// [Engine Memory]: 3,918 mb (+2809kb) [00:00:33]
// [Engine Memory]: 3,920 mb (+2473kb) [00:00:33]
// [Engine Memory]: 3,922 mb (+2121kb) [00:00:33]
// [GUI Memory]: 111 mb (+2367kb) [00:00:34]
// [Engine Memory]: 3,924 mb (+2588kb) [00:00:34]
// [Engine Memory]: 3,936 mb (+12517kb) [00:00:36]
// [GUI Memory]: 125 mb (+14003kb) [00:00:38]
// Tcl Message: open_project /home/chupa/final_dma/testDMA.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/chupa/WORK/testDMA3work' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// [Engine Memory]: 3,939 mb (+3149kb) [00:00:38]
// Tcl Message: open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 4613.184 ; gain = 206.316 
// 'f' command handler elapsed time: 31 seconds
// Elapsed time: 17 seconds
dismissDialog ("Open Project"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 133 mb (+8787kb) [00:00:41]
// [GUI Memory]: 134 mb (+947kb) [00:00:42]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 137 mb (+3457kb) [00:00:44]
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: LOAD_FEATURE
// TclEventType: PARAM_UPDATED
// Tcl Message: open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
// Tcl Message: Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0 
// [Engine Memory]: 3,954 mb (+15740kb) [00:00:53]
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// HMemoryUtils.trashcanNow. Current time: 6/20/14 3:15:12 PM
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// [Engine Memory]: 3,975 mb (+21954kb) [00:01:00]
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar 
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc 
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 3,975 mb (+12kb) [00:01:03]
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,981 mb (+6299kb) [00:01:06]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,985 mb (+4096kb) [00:01:07]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: open_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4674.215 ; gain = 58.023 
// Elapsed time: 16 seconds
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,008 mb (+23519kb) [00:01:11]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,011 mb (+3149kb) [00:01:11]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 137 mb (+86kb) [00:01:12]
// [Engine Memory]: 4,017 mb (+6291kb) [00:01:12]
// [Engine Memory]: 4,021 mb (+4194kb) [00:01:12]
// [Engine Memory]: 4,025 mb (+4194kb) [00:01:12]
// [Engine Memory]: 4,028 mb (+3792kb) [00:01:12]
// [Engine Memory]: 4,030 mb (+1728kb) [00:01:12]
// [Engine Memory]: 4,040 mb (+10600kb) [00:01:12]
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 138 mb (+276kb) [00:13:25]
// [GUI Memory]: 143 mb (+5962kb) [00:17:22]
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 1027 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 491, 490, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, Popup:JWindow)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// [GUI Memory]: 149 mb (+5485kb) [00:18:19]
// [GUI Memory]: 149 mb (+887kb) [00:18:19]
// TclEventType: FILE_SET_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml} 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// [Engine Memory]: 4,043 mb (+3149kb) [00:18:21]
// [Engine Memory]: 4,046 mb (+3149kb) [00:18:22]
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/vladimir/260214/IPCore/Emul' since last save. 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/def_stream_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/myip_6.0'. 
// [Engine Memory]: 4,049 mb (+3149kb) [00:18:25]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4740.883 ; gain = 11.855 
// 'g' command handler elapsed time: 9 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
// Elapsed time: 16 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// [Engine Memory]: 4,052 mb (+3149kb) [00:18:52]
// HMemoryUtils.trashcanNow. Current time: 6/20/14 3:33:05 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 3:44:13 PM
// [Engine Memory]: 4,086 mb (+35889kb) [00:30:10]
// Elapsed time: 1106 seconds
selectCodeEditor ("Emul.v", 189, 72); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 212 seconds
selectCodeEditor ("Emul.v", 178, 342); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 274, 337); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 86, 272); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 60, 275); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 564 seconds
selectCodeEditor ("Emul.v", 92, 246); // aR:G (JPanel:JComponent, bR:JFrame)
// [GUI Memory]: 153 mb (+3593kb) [00:50:25]
// Elapsed time: 411 seconds
selectCodeEditor ("Emul.v", 151, 469); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 194, 458); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 122 seconds
selectCodeEditor ("Emul.v", 185, 392); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/20/14 4:14:13 PM
// Elapsed time: 174 seconds
selectCodeEditor ("Emul.v", 235, 430); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 20 seconds
selectCodeEditor ("Emul.v", 248, 561); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 252, 570); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 122, 294); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 68 seconds
selectCodeEditor ("Emul.v", 256, 470); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 234, 499); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 233, 476); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 56, 484); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 38, 502); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 44, 504); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor ("Emul.v", 436, 539); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 29, 564); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 133 seconds
selectCodeEditor ("Emul.v", 169, 509); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 26 seconds
selectCodeEditor ("Emul.v", 196, 560); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 17 seconds
selectCodeEditor ("Emul.v", 171, 592); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 37 seconds
selectCodeEditor ("Emul.v", 175, 339); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 139, 347); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 175, 340); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 68 seconds
selectCodeEditor ("Emul.v", 110, 95); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 109, 109); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 69, 414); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 169, 517); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 40, 466); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 231 seconds
selectCodeEditor ("Emul.v", 6, 302); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 57, 300); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 82 seconds
selectCodeEditor ("Emul.v", 52, 296); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 35, 311); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 110, 544); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 22 seconds
selectCodeEditor ("Emul.v", 234, 336); // aR:G (JPanel:JComponent, bR:JFrame)
// [GUI Memory]: 155 mb (+2209kb) [01:16:14]
// Elapsed time: 71 seconds
selectCodeEditor ("Emul.v", 62, 323); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 23 seconds
selectCodeEditor ("Emul.v", 58, 352); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 255, 456); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 18 seconds
selectCodeEditor ("Emul.v", 261, 381, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
// [GUI Memory]: 156 mb (+897kb) [01:17:14]
selectCodeEditor ("Emul.v", 370, 258); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 37 seconds
selectCodeEditor ("Emul.v", 102, 638); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 102, 638, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("Emul.v", 207, 251); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 50 seconds
selectCodeEditor ("Emul.v", 18, 393); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 28 seconds
selectCodeEditor ("Emul.v", 52, 242); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 332, 643); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 13 seconds
selectCodeEditor ("Emul.v", 11, 260); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 156 mb (+596kb) [01:28:02]
// [GUI Memory]: 161 mb (+4395kb) [01:28:03]
// [GUI Memory]: 163 mb (+2399kb) [01:28:03]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 170 mb (+6993kb) [01:28:04]
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Current time: 6/20/14 4:44:13 PM
// [GUI Memory]: 171 mb (+1228kb) [02:00:00]
// HMemoryUtils.trashcanNow. Current time: 6/20/14 5:14:13 PM
// [GUI Memory]: 171 mb (+655kb) [02:28:35]
// [GUI Memory]: 174 mb (+2993kb) [02:28:45]
// HMemoryUtils.trashcanNow. Current time: 6/20/14 5:44:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 6:14:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 6:44:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 7:14:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 7:44:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 8:14:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 8:44:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 9:14:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 9:44:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 10:14:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 10:44:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 11:14:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/20/14 11:44:13 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 12:14:13 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 12:44:13 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 1:14:13 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 1:44:13 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 2:14:13 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 2:44:13 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 3:14:13 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 3:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 4:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 4:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 5:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 5:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 6:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 6:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 7:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 7:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 8:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 8:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 9:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 9:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 10:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 10:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 11:14:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 11:44:14 AM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 12:14:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 12:44:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 1:14:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 1:44:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 2:14:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 2:44:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 3:14:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 3:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 4:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 4:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 5:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 5:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 6:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 6:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 7:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 7:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 8:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 8:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 9:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 9:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 10:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 10:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 11:14:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/21/14 11:44:15 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 12:14:15 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 12:44:15 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 1:14:15 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 1:44:15 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 2:14:15 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 2:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 3:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 3:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 4:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 4:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 5:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 5:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 6:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 6:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 7:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 7:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 8:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 8:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 9:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 9:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 10:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 10:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 11:14:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 11:44:16 AM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 12:14:16 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 12:44:16 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 1:14:16 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 1:44:16 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 2:14:16 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 2:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 3:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 3:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 4:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 4:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 5:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 5:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 6:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 6:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 7:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 7:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 8:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 8:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 9:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 9:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 10:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 10:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 11:14:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/22/14 11:44:17 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:14:17 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:44:17 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:14:17 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:44:17 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:44:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:44:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:44:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 5:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 5:44:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 6:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 6:44:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 7:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 7:44:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 8:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 8:44:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 9:14:18 AM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 9:44:18 AM
// Elapsed time: 236197 seconds
selectCodeEditor ("Emul.v", 238, 104); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 244, 118); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 41 seconds
selectCodeEditor ("Emul.v", 56, 383); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 71 seconds
selectCodeEditor ("Emul.v", 189, 427); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 189, 427, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 6/23/14 10:14:18 AM
// Elapsed time: 144 seconds
selectCodeEditor ("Emul.v", 162, 715); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 162, 715, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("Emul.v", 282, 551); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 53 seconds
selectCodeEditor ("Emul.v", 256, 301); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 261, 295); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 1115 seconds
selectCodeEditor ("Emul.v", 225, 176); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 234, 187); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 242, 107); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 17 seconds
selectCodeEditor ("Emul.v", 248, 423); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 260, 415); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 261, 409); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 32 seconds
selectCodeEditor ("Emul.v", 196, 161); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 10:44:18 AM
// aR:X (bR:JFrame): Save Project: addNotify
// Elapsed time: 1739 seconds
selectButton (PAResourceQtoZ.SaveProjectUtils_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, aR:X)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
selectCodeEditor ("Emul.v", 33, 494); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 35, 507); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 31, 503); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 37 seconds
selectCodeEditor ("Emul.v", 1, 308); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 54 seconds
selectCodeEditor ("Emul.v", 237, 575); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 221, 573); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 222, 573, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 26 seconds
selectCodeEditor ("Emul.v", 179, 318); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 373 seconds
selectCodeEditor ("Emul.v", 279, 668); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 315, 669); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 11:14:18 AM
// Elapsed time: 132 seconds
selectCodeEditor ("Emul.v", 205, 458); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 205, 457, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 99 seconds
selectCodeEditor ("Emul.v", 269, 412); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 192, 418); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 262, 410); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 245, 414); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 201 seconds
selectCodeEditor ("Emul.v", 289, 388); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 79 seconds
selectCodeEditor ("Emul.v", 294, 490); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 294, 490, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 34 seconds
selectCodeEditor ("Emul.v", 318, 507); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 53 seconds
selectCodeEditor ("Emul.v", 194, 488); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 1225 seconds
selectCodeEditor ("Emul.v", 333, 330); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 43 seconds
selectCodeEditor ("Emul.v", 175, 591); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 181, 517); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 164, 539); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 11:44:18 AM
// Elapsed time: 84 seconds
selectCodeEditor ("Emul.v", 144, 541); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 121, 512); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 7, 515); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 2, 517); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 36, 492); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 15, 479); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 30 seconds
selectCodeEditor ("Emul.v", 230, 425); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor ("Emul.v", 191, 249); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 93 seconds
selectCodeEditor ("Emul.v", 275, 310); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 75 seconds
selectCodeEditor ("Emul.v", 52, 367); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor ("Emul.v", 65, 454); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 88 seconds
selectCodeEditor ("Emul.v", 86, 215); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 278, 231); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 11 seconds
selectCodeEditor ("Emul.v", 339, 306); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 328, 686); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 45, 667); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 35 seconds
selectCodeEditor ("Emul.v", 267, 550); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 46 seconds
selectCodeEditor ("Emul.v", 17, 609); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 53, 576); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 68, 205); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 53 seconds
selectCodeEditor ("Emul.v", 58, 264); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 161, 294); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 174, 294); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 159 seconds
selectCodeEditor ("Emul.v", 0, 369); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 39 seconds
selectCodeEditor ("Emul.v", 11, 259); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 12, 274); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 20, 277); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 12 seconds
selectCodeEditor ("Emul.v", 292, 255); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 285, 247); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 105, 606); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 19 seconds
selectButton (PAResourceAtoH.FileSetPanel_0_CRITICAL_WARNING, "2 critical warnings"); // h:i (CommandBar:DockableBar, bR:JFrame)
selectCodeEditor ("Emul.v", 240, 161); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,087 mb (+1048kb) [68:43:58]
// [Engine Memory]: 4,089 mb (+2097kb) [68:43:59]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,105 mb (+16777kb) [68:44:00]
// [Engine Memory]: 4,107 mb (+2097kb) [68:44:00]
// [Engine Memory]: 4,109 mb (+2097kb) [68:44:00]
// [Engine Memory]: 4,112 mb (+3145kb) [68:44:00]
// [Engine Memory]: 4,114 mb (+2097kb) [68:44:00]
// [Engine Memory]: 4,116 mb (+2097kb) [68:44:00]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,117 mb (+1048kb) [68:44:01]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 11:58:18 AM
// [Engine Memory]: 4,120 mb (+3162kb) [68:44:09]
// Elapsed time: 14 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11); // w:K (v:u, bR:JFrame)
selectMenuItem (PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// e:ca (bR:JFrame):  Run Simulation : addNotify
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: launch_xsim -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Runs 36-130] *** Running xelab     with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj /home/chupa/final_dma/IPCore/Emul/edit_ip.sim/sim_1/behav/testbench.prj   work.testbench   work.glbl" 
// TclEventType: LAUNCH_SIM
// Tcl Message: ERROR: [Runs 36-25] xelab application returned error(s). Please see '/home/chupa/final_dma/IPCore/Emul/edit_ip.sim/sim_1/behav/xelab.log' file for more details. ERROR: [Common 17-69] Command failed: Failed to compile the design! 
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: Failed to compile the design!  (Run Simulation)'
// a:a (bR:JFrame): Critical Messages: addNotify
// [Engine Memory]: 4,152 mb (+33701kb) [68:44:15]
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// [Engine Memory]: 4,156 mb (+4136kb) [68:44:17]
// Elapsed time: 10 seconds
selectCodeEditor ("Emul.v", 11, 322); // aR:G (JPanel:JComponent, bR:JFrame)
selectTab (PAResourceItoP.LogView_TABBED_PANE, (HResource) null, "Synthesis", 0); // g:JideTabbedPane (k:aA, bR:JFrame)
selectTab (PAResourceItoP.LogView_TABBED_PANE, (HResource) null, "Simulation", 2); // g:JideTabbedPane (k:aA, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
expandTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1]", 5); // N:f (JViewport:JComponent, bR:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor ("Emul.v", 212, 143); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 197, 144); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 175 mb (+624kb) [68:45:04]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 177 mb (+1912kb) [68:45:05]
// [GUI Memory]: 181 mb (+5046kb) [68:45:10]
// Elapsed time: 14 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11); // w:K (v:u, bR:JFrame)
selectMenuItem (PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// e:ca (bR:JFrame):  Run Simulation : addNotify
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: launch_xsim -simset sim_1 -mode behavioral 
// Tcl Message: INFO: [Runs 36-130] *** Running xelab     with args "-m64 --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj /home/chupa/final_dma/IPCore/Emul/edit_ip.sim/sim_1/behav/testbench.prj   work.testbench   work.glbl" 
// TclEventType: LAUNCH_SIM
// [Engine Memory]: 4,160 mb (+4194kb) [68:45:15]
// [Engine Memory]: 4,162 mb (+2097kb) [68:45:15]
// [Engine Memory]: 4,164 mb (+2097kb) [68:45:15]
// [Engine Memory]: 4,167 mb (+3145kb) [68:45:15]
// [Engine Memory]: 4,169 mb (+2097kb) [68:45:15]
// [Engine Memory]: 4,171 mb (+2097kb) [68:45:15]
// [Engine Memory]: 4,172 mb (+1048kb) [68:45:15]
// [Engine Memory]: 4,173 mb (+1048kb) [68:45:17]
// Tcl Message: ERROR: [Runs 36-25] xelab application returned error(s). Please see '/home/chupa/final_dma/IPCore/Emul/edit_ip.sim/sim_1/behav/xelab.log' file for more details. ERROR: [Common 17-69] Command failed: Failed to compile the design! 
// HOptionPane Error: 'ERROR: [Common 17-69] Command failed: Failed to compile the design!  (Run Simulation)'
// a:a (bR:JFrame): Critical Messages: addNotify
// [Engine Memory]: 4,198 mb (+25772kb) [68:45:19]
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 11:59:33 AM
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectCodeEditor ("Emul.v", 337, 568); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 11:59:59 AM
// [Engine Memory]: 4,201 mb (+3149kb) [68:45:46]
// Elapsed time: 23 seconds
closeView (PAResourceItoP.PAViews_CODE, "Code"); // G:b
// Elapsed time: 11 seconds
selectCodeEditor ("Emul.v", 27, 473); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 27, 473, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 11 seconds
selectCodeEditor ("Emul.v", 6, 517); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 4, 594); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 13 seconds
selectButton (PAResourceAtoH.FileSetPanel_0_CRITICAL_WARNING, "2 critical warnings"); // h:i (CommandBar:DockableBar, bR:JFrame)
// Elapsed time: 16 seconds
selectCodeEditor ("Emul.v", 365, 634); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 30 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// [GUI Memory]: 182 mb (+524kb) [68:47:19]
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton (PAResourceItoP.LayoutContentPanel_REFRESH, "Refresh..."); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Elapsed time: 18 seconds
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Ports", 4); // F:l (JViewport:JComponent, bR:JFrame)
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "datap ; in ;  ; 0 ;  ; 0 ;  ; std_logic", 6); // P:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "datan ; in ;  ; 0 ;  ; 0 ;  ; std_logic", 7); // P:ad (JViewport:JComponent, bR:JFrame)
// Tcl Message: set_property size_left {7} [ipx::get_port datap [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property size_left {7} [ipx::get_port datan [ipx::current_core]] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Addressing and Memory", 6); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Ports", 4); // F:l (JViewport:JComponent, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Licensing and Security", 8); // F:l (JViewport:JComponent, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - ADC_emul"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:02:22 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:02:23 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:02:24 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:02:24 PM
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Critical Messages"); // a:a (bR:JFrame)
dismissDialog ("Critical Messages"); // a:a (bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/testDMA_ADC_emul_0_9.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4892.801 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4892.801 ; gain = 0.000 
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 182 mb (+256kb) [68:48:31]
// [GUI Memory]: 187 mb (+5042kb) [68:48:31]
// TclEventType: DG_UPDATE_GRAPH
// ca:I (bR:JFrame):  Re-customize IP : addNotify
// TclEventType: PARAM_UPDATED
// m:I (bR:JFrame): Re-customize IP: addNotify
// bZ:X (m:I): Configuration Presets: addNotify
// 'M' command handler elapsed time: 6 seconds
// [GUI Memory]: 192 mb (+5293kb) [68:48:41]
// Elapsed time: 12 seconds
dismissDialog ("Re-customize IP"); // ca:I (bR:JFrame)
// [GUI Memory]: 204 mb (+12704kb) [68:48:59]
// Elapsed time: 18 seconds
selectButton ((HResource) null, "Clock Configuration"); // i:JideButton (bV:ButtonPanel, m:I)
expandTreeTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "PL Fabric Clocks ; PL Fabric Clocks ; PL Fabric Clocks ; PL Fabric Clocks ; PL Fabric Clocks ; PL Fabric Clocks", 2); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4, false, false, false, false, true); // p:ci (JViewport:JComponent, m:I) - DOUBLE CLICK
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4, false, false, false, false, true); // p:ci (JViewport:JComponent, m:I) - DOUBLE CLICK
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
selectCheckBox ((HResource) null, (String) null, false, true); // ck:c (p:ci, m:I): FALSE
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK1 ; IO PLL ; 150.000000 ; 142.857132 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 4); // p:ci (JViewport:JComponent, m:I)
setText ("PCW FPGA1 PERIPHERAL FREQMHZ", "200.000000"); // ar:am
selectTable (PAResourceAtoH.ClkConfigTreeTablePanel_CLK_CONFIG_TREE_TABLE, "FCLK_CLK3 ; IO PLL ; 50 ; 50.000000 ; 0.100000 : 250.000000 ; PL Fabric Clocks", 6); // p:ci (JViewport:JComponent, m:I)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, m:I)
// [GUI Memory]: 212 mb (+8273kb) [68:49:34]
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: startgroup set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0] 
// ca:I (m:I):  Customize IP : addNotify
// Tcl Message: endgroup 
dismissDialog ("Customize IP"); // ca:I (m:I)
// [GUI Memory]: 217 mb (+5212kb) [68:49:41]
// [GUI Memory]: 217 mb (+443kb) [68:50:03]
// [GUI Memory]: 219 mb (+1109kb) [68:50:03]
// [GUI Memory]: 219 mb (+985kb) [68:50:03]
// [GUI Memory]: 221 mb (+1093kb) [68:50:03]
// [GUI Memory]: 222 mb (+1085kb) [68:50:03]
// [GUI Memory]: 225 mb (+3524kb) [68:50:03]
// [GUI Memory]: 226 mb (+1085kb) [68:50:03]
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins ADC_emul_0/delay_clk] 
// [GUI Memory]: 228 mb (+1762kb) [68:50:13]
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// ca:I (bR:JFrame):  Re-customize IP : addNotify
// TclEventType: PARAM_UPDATED
// m:I (bR:JFrame): Re-customize IP: addNotify
// Elapsed time: 71 seconds
dismissDialog ("Re-customize IP"); // ca:I (bR:JFrame)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, m:I)
// Tcl Message: startgroup endgroup 
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 580, 309, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, Popup:JWindow)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// [GUI Memory]: 233 mb (+6145kb) [68:50:56]
// [Engine Memory]: 4,201 mb (+4kb) [68:50:57]
// TclEventType: FILE_SET_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml} 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// [GUI Memory]: 238 mb (+4603kb) [68:50:58]
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/vladimir/260214/IPCore/Emul' since last save. 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/def_stream_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/myip_6.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/Emul'. 
// [GUI Memory]: 246 mb (+8046kb) [68:51:01]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4901.422 ; gain = 0.000 
// [GUI Memory]: 252 mb (+6288kb) [68:51:03]
// [GUI Memory]: 254 mb (+2864kb) [68:51:03]
// 'g' command handler elapsed time: 8 seconds
// [GUI Memory]: 259 mb (+5265kb) [68:51:03]
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 273 mb (+14210kb) [68:51:05]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 25 seconds
setText (PAResourceItoP.IdentificationContentPanel_DISPLAY_NAME, "ADC_v1.1"); // N:am (ab:M, bR:JFrame)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property display_name {ADC_v1.1} [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText (PAResourceItoP.IdentificationContentPanel_NAME, "ADC"); // N:am (ab:M, bR:JFrame)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property name {ADC} [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText (PAResourceItoP.IdentificationContentPanel_VERSION, "1.1"); // N:am (ab:M, bR:JFrame)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property version {1.1} [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
setText (PAResourceItoP.IdentificationContentPanel_DISPLAY_NAME, "ADC_v1.1"); // N:am (ab:M, bR:JFrame)
setText (PAResourceItoP.IdentificationContentPanel_DESCRIPTION, "ADC_v1.1"); // N:am (ab:M, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property description {ADC_v1.1} [ipx::current_core] 
selectButton (PAResourceQtoZ.ReviewContentPanel_PACKAGE_IP, "Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - ADC_emul"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:06:04 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:06:05 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:06:05 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:06:05 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4901.422 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4901.422 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 30, 330, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// E:X (bR:JFrame): Create Port: addNotify
setText (PAResourceAtoH.CreateRSBPortDialog_PORT_NAME, "clkp"); // am:JTextField (JPanel:JComponent, E:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, E:X)
dismissDialog ("Create Port"); // E:X (bR:JFrame)
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_port -dir I clkp 
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {46 802} [get_bd_ports clkp] 
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 118, 476, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// E:X (bR:JFrame): Create Port: addNotify
selectComboBox (PAResourceAtoH.CreateRSBPortDialog_DIRECTION, "Input", 0); // c:JComboBox (JPanel:JComponent, E:X)
setText (PAResourceAtoH.CreateRSBPortDialog_PORT_NAME, "clkn"); // am:JTextField (JPanel:JComponent, E:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, E:X)
dismissDialog ("Create Port"); // E:X (bR:JFrame)
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_port -dir I clkn 
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {49 825} [get_bd_ports clkn] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports clkp] [get_bd_pins ADC_emul_0/clkp] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports clkn] [get_bd_pins ADC_emul_0/clkn] 
// Elapsed time: 257 seconds
selectTab ((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
// 'H' command handler elapsed time: 9 seconds
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4901.422 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
// Elapsed time: 14 seconds
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,204 mb (+3141kb) [68:57:42]
// [Engine Memory]: 4,206 mb (+2097kb) [68:57:42]
// [Engine Memory]: 4,208 mb (+2097kb) [68:57:42]
// [Engine Memory]: 4,211 mb (+3145kb) [68:57:42]
// [Engine Memory]: 4,213 mb (+2097kb) [68:57:42]
// [Engine Memory]: 4,215 mb (+2097kb) [68:57:42]
// [Engine Memory]: 4,249 mb (+35250kb) [68:57:43]
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:11:59 PM
// Elapsed time: 135 seconds
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:14:00 PM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): Run Synthesis: addNotify
selectCheckBox (RDIResource.MessageWithOptionDialog_DONT_SHOW_THIS_DIALOG_AGAIN, "Don't show this dialog again", false, true); // c:JCheckBox (JPanel:JComponent, af:bv): FALSE
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// aR:X (bR:JFrame): Save Project: addNotify
dismissDialog ("Run Synthesis"); // af:bv (bR:JFrame)
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: launch_runs synth_1 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:14:19 PM
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_1 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1427'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1537'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1428'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1538'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1429'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1539'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1540'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1430'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1541'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1431'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1542'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1432'. 
// Tcl Message: [Mon Jun 23 12:14:44 2014] Launched synth_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/synth_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4940.785 ; gain = 0.000 
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:44:19 PM
// Elapsed time: 2010 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
selectCheckBox (PAResourceItoP.MsgView_INFORMATION_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
selectCheckBox (PAResourceItoP.MsgView_WARNING_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
// 'q' command handler elapsed time: 2017 seconds
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:48:14 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:49:18 PM
// Elapsed time: 219 seconds
selectCodeEditor ("Emul.v", 297, 293); // I:aR (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 286, 292); // I:aR (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 288, 292); // I:aR (JPanel:JComponent, bR:JFrame)
closeView (PAResourceItoP.PAViews_CODE, "Code"); // G:b
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "testDMA_ADC_emul_0_9.v", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 487, 317, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml} 
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/vladimir/260214/IPCore/Emul' since last save. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/def_stream_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/myip_6.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/Emul'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4940.785 ; gain = 0.000 
// 'g' command handler elapsed time: 7 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 64 seconds
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
selectButton (PAResourceItoP.MessageBanner_SEE_LIST_OF_WARNING_MESSAGES, "1 warning"); // h:i (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:52:54 PM
// [Engine Memory]: 4,252 mb (+3149kb) [69:38:41]
// Elapsed time: 13 seconds
selectCodeEditor ("Emul.v", 288, 158); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 45 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton (PAResourceItoP.LayoutContentPanel_REFRESH, "Refresh..."); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PARAM_UPDATED
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - ADC"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:54:01 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:54:02 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:54:03 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:54:03 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_ADC_emul_0_9 (ADC_v1.1 1.1) from revision 1 to revision 2 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/testDMA_ADC_emul_0_9.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4943.789 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4943.789 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4943.789 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:54:31 PM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// Elapsed time: 31 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: launch_runs synth_1 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_1 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1439'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1549'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1440'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1550'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1441'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1551'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1552'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1442'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1553'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1443'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1554'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1444'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 23 12:55:35 2014] Launched synth_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/synth_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 4943.789 ; gain = 0.000 
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 30 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
// 'q' command handler elapsed time: 30 seconds
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 206 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 12:59:11 PM
// Elapsed time: 736 seconds
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-685] variable 'delay_rdata' should not be used in output port connection [/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/work/Emul.v:161]. ]", 8); // N:f (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-685] variable 'delay_rdata' should not be used in output port connection [/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/work/Emul.v:161]. ]", 8, false, false, false, true, false); // N:f (JViewport:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceItoP.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // af:JMenu (y:JPopupMenu, Popup:JWindow)
selectMenu (PAResourceItoP.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // af:JMenu (y:JPopupMenu, Popup:JWindow)
selectMenu (PAResourceItoP.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // af:JMenu (y:JPopupMenu, Popup:JWindow)
selectMenu (PAResourceItoP.MsgTreePanel_MESSAGE_SEVERITY, "Message Severity"); // af:JMenu (y:JPopupMenu, Popup:JWindow)
// Elapsed time: 67 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_axi_dma_0_0'. INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_proc_sys_reset_0'. INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_xbar_1'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_xbar_3'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_1 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1439'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_ds_1439'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1439'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1549'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_pc_1549'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1549'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1440'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_ds_1440'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1440'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1550'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_pc_1550'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1550'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1441'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_ds_1441'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1441'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1551'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_pc_1551'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1551'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1552'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_pc_1552'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1552'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1442'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_us_1442'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1442'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1553'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_pc_1553'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1553'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1443'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_us_1443'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1443'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1554'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_pc_1554'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1554'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1444'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_us_1444'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1444'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4943.789 ; gain = 0.000 
// 'aI' command handler elapsed time: 18 seconds
// Elapsed time: 17 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
selectButton (RDIResource.CodeView_RELOAD, "Reload"); // h:i (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:12:59 PM
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Mon Jun 23 13:13:03 2014] Launched synth_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/synth_1/runme.log 
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:14:20 PM
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 212 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// Elapsed time: 102 seconds
selectCodeEditor ("Emul.v", 253, 399); // I:aR (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 253, 399, false, false, false, false, true); // I:aR (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 65 seconds
selectCodeEditor ("Emul.v", 248, 172); // I:aR (JPanel:JComponent, bR:JFrame)
// Elapsed time: 15 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 579, 189, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, Popup:JWindow)
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, Popup:JWindow)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/vladimir/260214/IPCore/Emul' since last save. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/def_stream_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/myip_6.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/Emul'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4943.789 ; gain = 0.000 
// 'g' command handler elapsed time: 7 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:19:54 PM
// [Engine Memory]: 4,255 mb (+3149kb) [70:05:42]
selectCodeEditor ("Emul.v", 244, 517); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 247, 516, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 21 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - ADC"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:20:31 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:20:32 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:20:33 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:20:33 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_ADC_emul_0_9 (ADC_v1.1 1.1) from revision 2 to revision 3 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/testDMA_ADC_emul_0_9.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4946.793 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4946.793 ; gain = 0.000 
// Elapsed time: 12 seconds
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4946.793 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:21:22 PM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 42 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: launch_runs synth_1 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_1 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1451'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1561'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1452'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1562'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1453'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1563'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1564'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1454'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1565'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1455'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1566'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1456'. 
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 23 13:22:34 2014] Launched synth_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/synth_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4946.793 ; gain = 0.000 
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 31 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
// 'q' command handler elapsed time: 31 seconds
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 902 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// Elapsed time: 18 seconds
closeView (PAResourceItoP.PAViews_CODE, "Code"); // G:b
closeView (PAResourceItoP.PAViews_CODE, "Code"); // G:b
closeView (PAResourceItoP.PAViews_CODE, "Code"); // G:b
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Address Editor", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// [Engine Memory]: 4,291 mb (+38191kb) [70:23:56]
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 557, 261, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, Popup:JWindow)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml} 
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/vladimir/260214/IPCore/Emul' since last save. 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:38:15 PM
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/def_stream_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/myip_6.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/Emul'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4983.215 ; gain = 0.004 
// 'g' command handler elapsed time: 7 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:38:22 PM
selectCodeEditor ("Emul.v", 244, 471); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 21 seconds
selectCodeEditor ("Emul.v", 444, 482); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectCodeEditor ("Emul.v", 289, 681); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 289, 681, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 29 seconds
selectCodeEditor ("Emul.v", 51, 101); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 347, 137); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 53, 98); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 86, 97); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 10 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton (PAResourceItoP.LayoutContentPanel_REFRESH, "Refresh..."); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - ADC"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:40:05 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:40:06 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:40:06 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:40:07 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_ADC_emul_0_9 (ADC_v1.1 1.1) from revision 3 to revision 4 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/testDMA_ADC_emul_0_9.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4983.215 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4983.215 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
// 'H' command handler elapsed time: 3 seconds
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4983.215 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// TclEventType: DG_GRAPH_STALE
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:40:43 PM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 41 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: launch_runs synth_1 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_1 . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1463'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1573'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1464'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1574'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1465'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1575'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1576'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1466'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1577'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1467'. 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1578'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1468'. 
// Tcl Message: [Mon Jun 23 13:41:53 2014] Launched synth_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/synth_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4983.215 ; gain = 0.000 
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Current time: 6/23/14 1:44:20 PM
// Elapsed time: 354 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
// 'q' command handler elapsed time: 354 seconds
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// O:af (bR:JFrame): Synthesis Completed: addNotify
// Elapsed time: 1230 seconds
selectButton (RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Completed"); // O:af (bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 16); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Synthesized Design : addNotify
// Tcl Message: open_run synth_1 -name netlist_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xc7z020clg484-1 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:07:58 PM
// [Engine Memory]: 4,462 mb (+179347kb) [70:53:52]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:08:18 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// [Engine Memory]: 4,867 mb (+424640kb) [70:54:06]
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// [Engine Memory]: 4,875 mb (+8388kb) [70:54:09]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:08:23 PM
// TclEventType: DESIGN_NEW
// [Engine Memory]: 4,886 mb (+11534kb) [70:54:11]
// [Engine Memory]: 4,990 mb (+108961kb) [70:54:11]
// [Engine Memory]: 5,029 mb (+40665kb) [70:54:12]
// [Engine Memory]: 5,037 mb (+8273kb) [70:54:12]
// Package: addNotify
// Device: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2013.3 
// Tcl Message: INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s). 
// Tcl Message: INFO: [Common 17-78] Attempting to get a license: Internal_bitstream 
// Tcl Message: Finished Parsing XDC File [/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc] for cell 'testDMA_i/proc_sys_reset/U0' Parsing XDC File [/home/chupa/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc] 
// Tcl Message: INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files:  INFO: [Project 1-111] Unisim Transformation Summary:   A total of 41 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances   RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances  
// TclEventType: CURR_DESIGN_SET
// Tcl Message: open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 5728.809 ; gain = 745.594 
// 'de' command handler elapsed time: 36 seconds
// Q:a (bR:JFrame): Critical Messages: addNotify
// Elapsed time: 36 seconds
dismissDialog ("Open Synthesized Design"); // ca:I (bR:JFrame)
expandTreeTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (22) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 9); // aJ:ad (JViewport:JComponent, bR:JFrame)
// Elapsed time: 15 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, Q:a)
// Elapsed time: 24 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "clkp ; Input ;  ;  ; clkn ;  ; false ;  ; default (DIFF_HSTL_II_18) ; 0.0 ;  ;  ;  ; NONE ; NONE ; NONE", 10); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin L19 [get_ports clkn] 
// Tcl Message: set_property package_pin L18 [get_ports clkp] 
// Tcl Message: endgroup 
// Elapsed time: 10 seconds
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3651, 2202); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3914, 2323); // y:C (JViewport:JComponent, bR:JFrame)
// Device Selection: 'I/O Bank - I/O Bank 34'
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 10046, 5962, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3933, 2309); // y:C (JViewport:JComponent, bR:JFrame)
// Device Selection: 'I/O Bank - I/O Bank 34'
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 10097, 5927, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3936, 2321); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 5141, 2366); // y:C (JViewport:JComponent, bR:JFrame)
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 1073, 405, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
// [GUI Memory]: 275 mb (+2257kb) [70:55:21]
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3546, 2208); // y:C (JViewport:JComponent, bR:JFrame)
// [GUI Memory]: 275 mb (+81kb) [70:55:32]
// [GUI Memory]: 277 mb (+1758kb) [70:55:32]
// [GUI Memory]: 278 mb (+885kb) [70:55:32]
// [GUI Memory]: 279 mb (+1759kb) [70:55:32]
// [GUI Memory]: 281 mb (+1759kb) [70:55:33]
// [GUI Memory]: 283 mb (+1762kb) [70:55:33]
// [GUI Memory]: 283 mb (+879kb) [70:55:33]
// [GUI Memory]: 285 mb (+1762kb) [70:55:33]
// af:bv (bR:JFrame): Out of Date Design: addNotify
// Elapsed time: 29 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Save Design : addNotify
dismissDialog ("Out of Date Design"); // af:bv (bR:JFrame)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints 
// Tcl Message: INFO: [Vivado 12-3490] The target constraint file will be updated. Since the file was included by the synthesis run, this run will be marked out-of-date. If this is not desired, the run can be forced up-to-date. Also, the USED_IN_SYNTHESIS property can be set to false if synthesis run should not depend on the target constraint file. 
// TclEventType: DESIGN_SAVE
dismissDialog ("Save Design"); // ca:I (bR:JFrame)
// 'h' command handler elapsed time: 4 seconds
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3900, 2500); // y:C (JViewport:JComponent, bR:JFrame)
// Elapsed time: 185 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "clkp ; Input ;  ;  ; clkn ; L18 ; true ; 34 ; default (DIFF_HSTL_II_18) ; 0.0 ;  ;  ;  ; NONE ; NONE ; NONE", 10); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: SIGNAL_MODIFY
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "DDR_cas_n ; In/Out ;  ;  ;  ; P3 ; true ;  ; SSTL15 ; 1.5 ; 0.75 ;  ; SLOW ; NONE ; FP_VTT_50 ; NONE", 11); // aJ:ad (JViewport:JComponent, bR:JFrame)
// Tcl Message: set_property iostandard LVDS_25 [get_ports [list clkp]] 
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "clkp ; Input ;  ;  ; clkn ; L18 ; true ; 34 ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 10); // aJ:ad (JViewport:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:13:25 PM
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// Elapsed time: 31 seconds
setText (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "create_p", true); // P:am (z:L, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:14:20 PM
// Elapsed time: 85 seconds
setText (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "create_port -", true); // P:am (z:L, bR:JFrame)
// Elapsed time: 30 seconds
setText (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "create_port -direction IN adcdp -f", true); // P:am (z:L, bR:JFrame)
// Elapsed time: 13 seconds
setText (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "create_port -direction IN adcdp -from 0 -t", true); // P:am (z:L, bR:JFrame)
// Elapsed time: 24 seconds
setText (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "create_port -direction IN adcdp -from 0 -to 7 -", true); // P:am (z:L, bR:JFrame)
// Elapsed time: 15 seconds
setText (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "create_port -direction IN adcdp -from 0 -to 7 -diff_pair adcdn", true); // P:am (z:L, bR:JFrame)
// TclEventType: SIGNAL_BUS_ADD
// Tcl Message: create_port -direction IN adcdp -from 0 -to 7 -diff_pair adcdn 
// Tcl Message: adcdp[0] adcdn[0] adcdp[1] adcdn[1] adcdp[2] adcdn[2] adcdp[3] adcdn[3] adcdp[4] adcdn[4] adcdp[5] adcdn[5] adcdp[6] adcdn[6] adcdp[7] adcdn[7] 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:16:56 PM
selectTab ((HResource) null, (HResource) null, "Package Pins", 5); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "I/O Ports", 6); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp (16) ; Input ;  ;  ; adcdn ;  ;  ;  ; default (DIFF_HSTL_II_18) ; 0.0 ;  ;  ;  ; NONE ; NONE ; NONE", 9); // aJ:ad (JViewport:JComponent, bR:JFrame)
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp (16) ; Input ;  ;  ; adcdn ;  ;  ;  ; default (DIFF_HSTL_II_18) ; 0.0 ;  ;  ;  ; NONE ; NONE ; NONE", 9); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: SIGNAL_MODIFY
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "clkp ; Input ;  ;  ; clkn ; L18 ; true ; 34 ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 11); // aJ:ad (JViewport:JComponent, bR:JFrame)
// Tcl Message: set_property iostandard LVDS_25 [get_ports [list {adcdp[0]} {adcdp[1]} {adcdp[2]} {adcdp[3]} {adcdp[4]} {adcdp[5]} {adcdp[6]} {adcdp[7]}]] 
expandTreeTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp (16) ; Input ;  ;  ; adcdn ;  ;  ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 9); // aJ:ad (JViewport:JComponent, bR:JFrame)
// Elapsed time: 10 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[0] ; Input ;  ;  ; adcdn[0] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 10); // aJ:ad (JViewport:JComponent, bR:JFrame)
// Elapsed time: 24 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[0] ; Input ;  ;  ; adcdn[0] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 10); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin M19 [get_ports {adcdp[0]}] 
// Tcl Message: set_property package_pin M20 [get_ports {adcdn[0]}] 
// Tcl Message: endgroup 
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3867, 2540); // y:C (JViewport:JComponent, bR:JFrame)
// Device Selection: 'Package Pin - M18'
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 2274, 1494, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3902, 2481); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 2851, 2527); // y:C (JViewport:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:18:02 PM
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3645, 2576); // y:C (JViewport:JComponent, bR:JFrame)
// Device Selection: 'Package Pin - M17'
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 811, 440, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3447, 2296); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3889, 2718); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3061, 1676); // y:C (JViewport:JComponent, bR:JFrame)
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[1] ; Input ;  ;  ; adcdn[1] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 11); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin N19 [get_ports {adcdp[1]}] 
// Tcl Message: set_property package_pin N20 [get_ports {adcdn[1]}] 
// Tcl Message: endgroup 
// Elapsed time: 13 seconds
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 4893, 2926); // y:C (JViewport:JComponent, bR:JFrame)
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 2234, 1336, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
// Elapsed time: 10 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[2] ; Input ;  ;  ; adcdn[2] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 12); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin P17 [get_ports {adcdp[2]}] 
// Tcl Message: set_property package_pin P18 [get_ports {adcdn[2]}] 
// Tcl Message: endgroup 
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3470, 2828); // y:C (JViewport:JComponent, bR:JFrame)
// Device Selection: 'Package Pin - N16'
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 1584, 1291, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3487, 2880); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3702, 3085); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3668, 3130); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3675, 3127); // y:C (JViewport:JComponent, bR:JFrame)
// Elapsed time: 17 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[3] ; Input ;  ;  ; adcdn[3] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 13); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin N22 [get_ports {adcdp[3]}] 
// Tcl Message: set_property package_pin P22 [get_ports {adcdn[3]}] 
// Tcl Message: endgroup 
// Elapsed time: 47 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[4] ; Input ;  ;  ; adcdn[4] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 14); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:20:07 PM
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin M21 [get_ports {adcdp[4]}] 
// Tcl Message: set_property package_pin M22 [get_ports {adcdn[4]}] 
// Tcl Message: endgroup 
// Elapsed time: 19 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[5] ; Input ;  ;  ; adcdn[5] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 15); // aJ:ad (JViewport:JComponent, bR:JFrame)
// Elapsed time: 18 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[5] ; Input ;  ;  ; adcdn[5] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 15); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin K18 [get_ports {adcdn[5]}] 
// Tcl Message: set_property package_pin J18 [get_ports {adcdp[5]}] 
// Tcl Message: endgroup 
// [GUI Memory]: 288 mb (+2679kb) [71:06:42]
// Elapsed time: 20 seconds
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[6] ; Input ;  ;  ; adcdn[6] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 16); // aJ:ad (JViewport:JComponent, bR:JFrame)
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin L21 [get_ports {adcdp[6]}] 
// Tcl Message: set_property package_pin L22 [get_ports {adcdn[6]}] 
// Tcl Message: endgroup 
// [GUI Memory]: 288 mb (+621kb) [71:06:55]
// [GUI Memory]: 289 mb (+958kb) [71:06:55]
// Elapsed time: 10 seconds
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 4384, 2213); // y:C (JViewport:JComponent, bR:JFrame)
// Device Selection: 'Package Pin - K21'
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 2338, 1180, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 4311, 2292); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 4298, 2466); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 4151, 2335); // y:C (JViewport:JComponent, bR:JFrame)
// [GUI Memory]: 289 mb (+124kb) [71:07:09]
// [GUI Memory]: 290 mb (+914kb) [71:07:09]
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp[7] ; Input ;  ;  ; adcdn[7] ;  ; false ;  ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 17); // aJ:ad (JViewport:JComponent, bR:JFrame)
// [GUI Memory]: 294 mb (+4185kb) [71:07:09]
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:21:33 PM
// Tcl Message: startgroup 
// Tcl Message: set_property package_pin T17 [get_ports {adcdn[7]}] 
// Tcl Message: set_property package_pin T16 [get_ports {adcdp[7]}] 
// Tcl Message: endgroup 
// Elapsed time: 14 seconds
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3706, 3459); // y:C (JViewport:JComponent, bR:JFrame)
// Device Selection: 'I/O Bank - I/O Bank 34'
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 1484, 1385, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 4757, 3294); // y:C (JViewport:JComponent, bR:JFrame)
selectView (PAResourceItoP.PAViews_PACKAGE, "Package", 1905, 1319, 1268, 858); // x:aA (TdiGroup:JideTabbedPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 4877, 2275); // y:C (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_PACKAGE, 3014, 1723); // y:C (JViewport:JComponent, bR:JFrame)
// [GUI Memory]: 301 mb (+7486kb) [71:07:37]
// af:bv (bR:JFrame): Out of Date Design: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Save Design : addNotify
dismissDialog ("Out of Date Design"); // af:bv (bR:JFrame)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 5,043 mb (+6291kb) [71:07:41]
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints 
// Tcl Message: INFO: [Vivado 12-3490] The target constraint file will be updated. Since the file was included by the synthesis run, this run will be marked out-of-date. If this is not desired, the run can be forced up-to-date. Also, the USED_IN_SYNTHESIS property can be set to false if synthesis run should not depend on the target constraint file. 
dismissDialog ("Save Design"); // ca:I (bR:JFrame)
// 'h' command handler elapsed time: 4 seconds
// [Engine Memory]: 5,045 mb (+2342kb) [71:07:43]
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// [GUI Memory]: 302 mb (+928kb) [71:07:43]
// [GUI Memory]: 306 mb (+3739kb) [71:07:44]
// [GUI Memory]: 307 mb (+1407kb) [71:07:44]
// [GUI Memory]: 311 mb (+4558kb) [71:07:47]
// [GUI Memory]: 316 mb (+4445kb) [71:07:47]
// [GUI Memory]: 316 mb (+132kb) [71:07:51]
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 6); // w:K (v:u, bR:JFrame)
selectMenuItem ((HResource) null, "testDMA.bd"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// [GUI Memory]: 317 mb (+1451kb) [71:07:54]
// Tcl Message: open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 11 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 134, 482, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// E:X (bR:JFrame): Create Port: addNotify
// Elapsed time: 10 seconds
setText (PAResourceAtoH.CreateRSBPortDialog_PORT_NAME, "adcdp"); // am:JTextField (JPanel:JComponent, E:X)
selectCheckBox (PAResourceAtoH.CreateRSBPortDialog_CREATE_VECTOR, "Create vector:", false, true); // c:JCheckBox (JPanel:JComponent, E:X): FALSE
setSpinner (PAResourceAtoH.CreateRSBPortDialog_FROM, "7"); // aA:T (JPanel:JComponent, E:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, E:X)
dismissDialog ("Create Port"); // E:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_ADD_OBJECT
// [GUI Memory]: 321 mb (+4231kb) [71:08:22]
// [GUI Memory]: 323 mb (+1907kb) [71:08:22]
// Tcl Message: create_bd_port -dir I -from 7 -to 0 adcdp 
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,048 mb (+3145kb) [71:08:24]
// [Engine Memory]: 5,050 mb (+2097kb) [71:08:24]
// [Engine Memory]: 5,055 mb (+4939kb) [71:08:24]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// [Engine Memory]: 5,060 mb (+5922kb) [71:08:24]
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,062 mb (+2015kb) [71:08:24]
// [GUI Memory]: 323 mb (+257kb) [71:08:24]
// [GUI Memory]: 324 mb (+933kb) [71:08:24]
// [Engine Memory]: 5,064 mb (+2195kb) [71:08:24]
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,077 mb (+13516kb) [71:08:25]
// [Engine Memory]: 5,079 mb (+2097kb) [71:08:25]
// [Engine Memory]: 5,082 mb (+3145kb) [71:08:25]
// [Engine Memory]: 5,085 mb (+3145kb) [71:08:25]
// [Engine Memory]: 5,089 mb (+4194kb) [71:08:25]
// [Engine Memory]: 5,092 mb (+3145kb) [71:08:25]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 5,101 mb (+9150kb) [71:08:25]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:22:39 PM
// [Engine Memory]: 5,106 mb (+5554kb) [71:08:27]
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {96 860} [get_bd_ports adcdp] 
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 460, 570, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_CREATE_PORT, "Create Port..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// E:X (bR:JFrame): Create Port: addNotify
selectComboBox (PAResourceAtoH.CreateRSBPortDialog_DIRECTION, "Input", 0); // c:JComboBox (JPanel:JComponent, E:X)
// Elapsed time: 12 seconds
setText (PAResourceAtoH.CreateRSBPortDialog_PORT_NAME, "adcdn"); // am:JTextField (JPanel:JComponent, E:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, E:X)
dismissDialog ("Create Port"); // E:X (bR:JFrame)
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_port -dir I -from 7 -to 0 adcdn 
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {97 880} [get_bd_ports adcdn] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports adcdp] [get_bd_pins ADC_emul_0/datap] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_ports adcdn] [get_bd_pins ADC_emul_0/datan] 
// Elapsed time: 16 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Synthesized Design]", 16); // w:K (v:u, bR:JFrame)
// Elapsed time: 16 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 6); // w:K (v:u, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:23:34 PM
selectMenuItem ((HResource) null, "testDMA.bd"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 5798.332 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
// Elapsed time: 11 seconds
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,118 mb (+12582kb) [71:09:43]
// [Engine Memory]: 5,120 mb (+2097kb) [71:09:43]
// [Engine Memory]: 5,123 mb (+3145kb) [71:09:43]
// [Engine Memory]: 5,125 mb (+2097kb) [71:09:43]
// [Engine Memory]: 5,128 mb (+3145kb) [71:09:43]
// [Engine Memory]: 5,130 mb (+2097kb) [71:09:43]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 5,131 mb (+1048kb) [71:09:43]
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:23:57 PM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// Elapsed time: 29 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// [Engine Memory]: 5,135 mb (+3620kb) [71:10:22]
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// [Engine Memory]: 5,147 mb (+13459kb) [71:10:23]
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// [Engine Memory]: 5,155 mb (+7626kb) [71:10:23]
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:24:39 PM
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_processing_system7_0_0'. 
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_axi_dma_0_0'. INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_proc_sys_reset_0'. INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_xbar_1'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_xbar_3'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_1 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1475'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1475'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1475'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1585'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1585'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1585'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1476'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1476'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1476'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1586'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1586'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1586'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1477'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1477'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1477'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1587'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1587'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1587'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1588'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1588'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1588'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1478'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1478'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1478'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1589'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1589'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1589'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1479'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1479'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1479'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1590'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1590'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1590'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1480'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1480'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1480'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 5846.895 ; gain = 23.562 
// 'aI' command handler elapsed time: 30 seconds
// Elapsed time: 29 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 43 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// Tcl Message: reset_run synth_1 
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_1 
// TclEventType: RUN_MODIFY
// [Engine Memory]: 5,163 mb (+8388kb) [71:11:39]
// Tcl Message: [Mon Jun 23 14:25:51 2014] Launched synth_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/synth_1/runme.log 
// 'q' command handler elapsed time: 4 seconds
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// [GUI Memory]: 325 mb (+515kb) [71:17:57]
// [GUI Memory]: 328 mb (+3502kb) [71:18:07]
// [GUI Memory]: 333 mb (+4946kb) [71:20:17]
// [GUI Memory]: 333 mb (+314kb) [71:21:59]
// [GUI Memory]: 338 mb (+5202kb) [71:22:13]
// [GUI Memory]: 342 mb (+3691kb) [71:22:24]
// [GUI Memory]: 342 mb (+708kb) [71:24:29]
// [GUI Memory]: 346 mb (+4019kb) [71:26:09]
// [GUI Memory]: 350 mb (+4622kb) [71:26:23]
// Elapsed time: 1061 seconds
selectCodeEditor ("Monitor", 169, 164); // I:aR (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:44:29 PM
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// O:af (bR:JFrame): Synthesis Completed: addNotify
// Elapsed time: 224 seconds
selectButton (RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Completed"); // O:af (bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// Tcl Message: make_wrapper -files [get_files /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// ca:I (bR:JFrame):  Import HDL Wrapper : addNotify
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:47:35 PM
// TclEventType: DG_UPDATE_GRAPH
dismissDialog ("Import HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Synthesized Design]", 16); // w:K (v:u, bR:JFrame)
collapseTreeTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp (16) ; Input ;  ;  ; adcdn ;  ;  ; 34 ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 9); // aJ:ad (JViewport:JComponent, bR:JFrame)
collapseTreeTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (22) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 10); // aJ:ad (JViewport:JComponent, bR:JFrame)
selectTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp (16) ; Input ;  ;  ; adcdn ;  ;  ; 34 ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 9); // aJ:ad (JViewport:JComponent, bR:JFrame)
expandTreeTable (PAResourceQtoZ.SignalTreePanel_SIGNAL_TREE_TABLE, "adcdp (16) ; Input ;  ;  ; adcdn ;  ;  ; 34 ; LVDS_25 ; 0.0 ;  ;  ;  ; NONE ; NONE ; ", 9); // aJ:ad (JViewport:JComponent, bR:JFrame)
// Elapsed time: 10 seconds
selectButton (PAResourceItoP.ProjectTab_RELOAD, "Reload"); // h:i (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:48:19 PM
// [Engine Memory]: 5,187 mb (+25165kb) [71:34:07]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:48:21 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:48:42 PM
// Package: addNotify
// Device: addNotify
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:48:47 PM
// Tcl Message: INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2013.3 INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s). 
// Tcl Message: Finished Parsing XDC File [/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_proc_sys_reset_0/testDMA_proc_sys_reset_0.xdc] for cell 'testDMA_i/proc_sys_reset/U0' Parsing XDC File [/home/chupa/final_dma/testDMA.srcs/constrs_1/new/testDMA_wrapper.xdc] 
// Tcl Message: INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files:  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 5878.898 ; gain = 24.004 
// Q:a (bR:JFrame): Critical Messages: addNotify
// Elapsed time: 36 seconds
dismissDialog ("Reloading"); // ca:I (bR:JFrame)
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, Q:a)
// Elapsed time: 34 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 6); // w:K (v:u, bR:JFrame)
selectMenuItem ((HResource) null, "testDMA.bd"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'testDMA_axi_dma_0_0'. INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_axi_dma_0_0'. INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'testDMA_axi_dma_0_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'testDMA_auto_ds_1476'. INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_ds_1476'. INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'testDMA_auto_ds_1476'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'testDMA_auto_pc_1587'. INFO: [IP_Flow 19-1706] Not generating up to date 'Synthesis' target for IP 'testDMA_auto_pc_1587'. INFO: [IP_Flow 19-1706] Not generating up to date 'Simulation' target for IP 'testDMA_auto_pc_1587'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 5878.898 ; gain = 0.000 
// 'aI' command handler elapsed time: 13 seconds
// Elapsed time: 12 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// Elapsed time: 10 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): No Implementation Results Available: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// [Engine Memory]: 5,191 mb (+4194kb) [71:35:49]
// [Engine Memory]: 5,193 mb (+2097kb) [71:35:49]
// [Engine Memory]: 5,196 mb (+3145kb) [71:35:49]
// [Engine Memory]: 5,199 mb (+3145kb) [71:35:49]
// [Engine Memory]: 5,201 mb (+2097kb) [71:35:49]
// [Engine Memory]: 5,202 mb (+1048kb) [71:35:49]
// Tcl Message: reset_run impl_1 
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// [Engine Memory]: 5,203 mb (+1048kb) [71:35:50]
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: INFO: [Chipscope 16-158] Did not write any debug probes to file '/home/chupa/final_dma/testDMA.runs/impl_1/debug_nets.ltx' because no debug cores were found in the design. 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:50:05 PM
// TclEventType: SDC_CONSTRAINT_ADD
// Tcl Message: INFO: [Timing 38-35] Done setting XDC timing constraints. 
// TclEventType: SDC_CONSTRAINT_ADD
// [Engine Memory]: 5,322 mb (+125157kb) [71:35:56]
// Tcl Message: Writing XDEF routing. Writing XDEF routing logical nets. Writing XDEF routing special nets. 
// Tcl Message: Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.64 . Memory (MB): peak = 6045.500 ; gain = 0.000 
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,353 mb (+32768kb) [71:36:05]
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 23 14:50:18 2014] Launched impl_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/impl_1/runme.log 
// Tcl Message: launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 6045.504 ; gain = 150.613 
// Elapsed time: 16 seconds
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 61 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Implementation Failed: addNotify
// Elapsed time: 44 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Implementation Failed"); // O:af (bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 49 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 808, 189, 1210, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, Popup:JWindow)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/chupa/final_dma/IPCore/Emul} {/home/chupa/final_dma/IPCore/Emul/component.xml} 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/vladimir/260214/IPCore/Emul' since last save. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// 'k' command handler elapsed time: 3 seconds
// [Engine Memory]: 5,359 mb (+6291kb) [71:38:54]
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/reg_init_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/acp_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_cdma_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/def_stream_1.0'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/myip_6.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/Emul'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 5,369 mb (+10215kb) [71:38:55]
// Tcl Message: ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6061.242 ; gain = 15.738 
// 'g' command handler elapsed time: 10 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,372 mb (+3145kb) [71:38:56]
// [Engine Memory]: 5,373 mb (+1048kb) [71:38:57]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,388 mb (+15728kb) [71:38:57]
// [Engine Memory]: 5,390 mb (+2097kb) [71:38:57]
// [Engine Memory]: 5,393 mb (+3145kb) [71:38:57]
// [Engine Memory]: 5,395 mb (+2097kb) [71:38:57]
// [Engine Memory]: 5,398 mb (+3145kb) [71:38:57]
// [Engine Memory]: 5,400 mb (+2097kb) [71:38:57]
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Current time: 6/23/14 2:53:15 PM
// [Engine Memory]: 5,409 mb (+9846kb) [71:39:06]
// Elapsed time: 427 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:00:16 PM
// [Engine Memory]: 5,412 mb (+3149kb) [71:46:03]
// 'Place 30-99' Message Details: show
// Elapsed time: 45 seconds
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Place Design, [Place 30-62] IODELAY elements have been found to be associated with IODELAY_GROUP 'adc_if_delay_group', but there is no IDELAYCTRL associated with this IODELAY_GROUP.. ]", 107); // N:f (JViewport:JComponent, bR:JFrame)
// Elapsed time: 524 seconds
selectCodeEditor ("Emul.v", 390, 615); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 336, 652); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 22 seconds
selectCodeEditor ("Emul.v", 71, 622); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 334, 367); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 28 seconds
selectCodeEditor ("Emul.v", 224, 646); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("Emul.v", 292, 444); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 30 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - ADC", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Customization Parameters", 3); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Customization Parameters Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes hdl_parameters [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP GUI Customization Layout", 7); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceItoP.LayoutContentPanel_REFRESH, "Refresh..."); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PARAM_UPDATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// TclEventType: PARAM_UPDATED
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - ADC"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:11:29 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:11:31 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:11:31 PM
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:11:32 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/def_stream_1.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore/myip_6.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/chupa/final_dma/IPCore'. 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 6104.641 ; gain = 0.000 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_ADC_emul_0_9 (ADC_v1.1 1.1) from revision 4 to revision 5 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_9/testDMA_ADC_emul_0_9.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 6104.641 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 6104.641 ; gain = 0.000 
// Elapsed time: 19 seconds
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
// TclEventType: FILE_SET_CHANGE
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
// 'H' command handler elapsed time: 4 seconds
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// Elapsed time: 23 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Wrote  : </home/chupa/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_1_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_1_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_1_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_1 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1481'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1481'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1481'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1591'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1591'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1591'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1482'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1482'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1482'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1592'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1592'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1592'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_1483'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_1483'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_1483'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1593'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1593'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1593'. 
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1594'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1594'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1594'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1484'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1484'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1484'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1595'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1595'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1595'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1485'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1485'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1485'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1596'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1596'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1596'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_1486'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_1486'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_1486'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 6104.641 ; gain = 0.000 
// 'aI' command handler elapsed time: 50 seconds
// Elapsed time: 49 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 33 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): No Implementation Results Available: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 23 15:13:55 2014] Launched impl_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:14:25 PM
// Elapsed time: 132 seconds
selectCodeEditor ("Monitor", 211, 18); // I:aR (JPanel:JComponent, bR:JFrame)
selectTab (PAResourceItoP.LogView_TABBED_PANE, (HResource) null, "Synthesis", 0); // g:JideTabbedPane (k:aA, bR:JFrame)
// Elapsed time: 10 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): No Implementation Results Available: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
// 'bH' command handler elapsed time: 5 seconds
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
dismissDialog ("No Implementation Results Available"); // af:bv (bR:JFrame)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: [Mon Jun 23 15:16:34 2014] Launched impl_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
selectButton (PAResourceQtoZ.StaleMoreAction_OUT_OF_DATE_DETAILS, "more info"); // h:i (JPanel:JComponent, bR:JFrame)
// Synthesis and Implementation Out-of-Date Due to: show
// Elapsed time: 58 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 19); // w:K (v:u, bR:JFrame)
// af:bv (bR:JFrame): Synthesis is Out-of-date: addNotify
selectButton (RDIResource.BaseDialog_YES, "Yes"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
dismissDialog ("Synthesis is Out-of-date"); // af:bv (bR:JFrame)
dismissDialog ("Synthesis is Out-of-date"); // af:bv (bR:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: DESIGN_STALE
// Tcl Message: reset_run synth_1 
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 23 15:17:45 2014] Launched synth_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/synth_1/runme.log [Mon Jun 23 15:17:45 2014] Launched impl_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// Elapsed time: 190 seconds
selectCodeEditor (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 602, 81); // dz:G (JPanel:JComponent, bR:JFrame)
// [GUI Memory]: 354 mb (+3499kb) [72:09:11]
// [GUI Memory]: 357 mb (+2843kb) [72:11:17]
// [GUI Memory]: 360 mb (+3891kb) [72:12:48]
// [GUI Memory]: 364 mb (+3792kb) [72:12:59]
// [GUI Memory]: 364 mb (+503kb) [72:15:04]
// [GUI Memory]: 370 mb (+6173kb) [72:15:18]
// [GUI Memory]: 373 mb (+3409kb) [72:17:34]
// [GUI Memory]: 374 mb (+1077kb) [72:19:49]
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// [GUI Memory]: 376 mb (+1106kb) [72:24:22]
// [GUI Memory]: 377 mb (+1322kb) [72:24:22]
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// [GUI Memory]: 382 mb (+5323kb) [72:25:43]
// [GUI Memory]: 384 mb (+1870kb) [72:29:14]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 3:44:30 PM
// Elapsed time: 3035 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
// TclEventType: RUN_COMPLETED
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// O:af (bR:JFrame): Implementation Completed: addNotify
// Elapsed time: 10 seconds
selectRadioButton (PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a:JRadioButton (JPanel:JComponent, O:af)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Implementation Completed"); // O:af (bR:JFrame)
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: RUN_MODIFY
// Tcl Message: [Mon Jun 23 16:11:47 2014] Launched impl_1... Run output will be captured here: /home/chupa/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// TclEventType: RUN_COMPLETED
// O:af (bR:JFrame): Bitstream Generation Completed: addNotify
// Elapsed time: 100 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
// ca:I (bR:JFrame):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:13:37 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// [Engine Memory]: 5,460 mb (+50331kb) [72:59:26]
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: DESIGN_NEW
// [Engine Memory]: 5,513 mb (+55066kb) [72:59:38]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:13:51 PM
// TclEventType: DESIGN_NEW
// [Engine Memory]: 5,589 mb (+79691kb) [72:59:39]
// [Engine Memory]: 5,590 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,592 mb (+2097kb) [72:59:39]
// [Engine Memory]: 5,593 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,595 mb (+2097kb) [72:59:39]
// [Engine Memory]: 5,597 mb (+2097kb) [72:59:39]
// [Engine Memory]: 5,600 mb (+3145kb) [72:59:39]
// [Engine Memory]: 5,606 mb (+6291kb) [72:59:39]
// [Engine Memory]: 5,607 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,608 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,611 mb (+3145kb) [72:59:39]
// [Engine Memory]: 5,615 mb (+4194kb) [72:59:39]
// [Engine Memory]: 5,620 mb (+5242kb) [72:59:39]
// [Engine Memory]: 5,622 mb (+2097kb) [72:59:39]
// [Engine Memory]: 5,624 mb (+2097kb) [72:59:39]
// [Engine Memory]: 5,625 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,626 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,627 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,628 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,629 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,630 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,631 mb (+1048kb) [72:59:39]
// [Engine Memory]: 5,634 mb (+2727kb) [72:59:39]
// [Engine Memory]: 5,636 mb (+2097kb) [72:59:39]
// [Engine Memory]: 5,637 mb (+1048kb) [72:59:40]
// [Engine Memory]: 5,638 mb (+1048kb) [72:59:40]
// [Engine Memory]: 5,643 mb (+6045kb) [72:59:40]
// [Engine Memory]: 5,651 mb (+8396kb) [72:59:40]
// [Engine Memory]: 5,654 mb (+3022kb) [72:59:40]
// Device: addNotify
// [Engine Memory]: 5,660 mb (+6176kb) [72:59:44]
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2013.3 INFO: [Opt 31-138] Pushed 0 inverter(s). 
// Tcl Message: Parsing XDC File [/home/chupa/final_dma/.Xil/Vivado-18473-Chupa/dcp/testDMA_wrapper.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/chupa/final_dma/.Xil/Vivado-18473-Chupa/dcp/testDMA_wrapper.xdc] Reading XDEF placement. Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6167.637 ; gain = 15.000 
// Tcl Message: Restoring placement. Restored 9924 out of 9924 XDEF sites from archive | CPU: 7.310000 secs | Memory: 85.498543 MB | 
// Tcl Message: INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files:  INFO: [Project 1-111] Unisim Transformation Summary:   A total of 41 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances   RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances  
// TclEventType: CURR_DESIGN_SET
// Tcl Message: open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 6352.305 ; gain = 247.664 
// 'de' command handler elapsed time: 31 seconds
// Q:a (bR:JFrame): Critical Messages: addNotify
// Elapsed time: 31 seconds
dismissDialog ("Open Implemented Design"); // ca:I (bR:JFrame)
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, Q:a)
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// Elapsed time: 14 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Device", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_DEVICE, 117704, 18813); // E:a (JViewport:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:14:23 PM
selectGraphicalView (PAResourceItoP.PAViews_DEVICE, 204573, 341400); // E:a (JViewport:JComponent, bR:JFrame)
selectGraphicalView (PAResourceItoP.PAViews_DEVICE, 203025, 376377); // E:a (JViewport:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:14:26 PM
selectGraphicalView (PAResourceItoP.PAViews_DEVICE, 212878, 388064); // E:a (JViewport:JComponent, bR:JFrame)
// Elapsed time: 35 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:22:23 PM
// Elapsed time: 439 seconds
selectTable (PAResourceAtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; xc7z020clg484-1 ; constrs_1 ; Vivado Implementation Defaults (Vivado Implementation 2013) ;  ; write_bitstream Complete! ; 100 ; Mon Jun 23 15:38:47 MSK 2014 ; 00:13:00 ; 0 ; -0.9952998161315918 ; -131.01370239257812 ; 0.027812862768769264 ; 0.0 ; 0.0 ; Vivado Implementation Defaults", 1); // X:ad (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.RunGadget_SHOW_ERROR_AND_CRITICAL_WARNING_MESSAGES, "87 critical warnings"); // h:i (JPanel:JComponent, bR:JFrame)
selectCheckBox (PAResourceItoP.MsgView_CRITICAL_WARNINGS, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
// Elapsed time: 18 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Implemented Design]", 20); // w:K (v:u, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Implemented Design]", 20); // w:K (v:u, bR:JFrame)
// Schematic: addNotify
// [Engine Memory]: 5,671 mb (+11534kb) [73:12:09]
// [Engine Memory]: 5,672 mb (+1048kb) [73:13:32]
// [GUI Memory]: 386 mb (+2440kb) [73:15:09]
// [GUI Memory]: 388 mb (+2057kb) [73:17:39]
// [GUI Memory]: 391 mb (+3464kb) [73:17:52]
// [GUI Memory]: 394 mb (+2901kb) [73:20:46]
// [GUI Memory]: 396 mb (+2037kb) [73:22:30]
// Elapsed time: 834 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// [GUI Memory]: 396 mb (+276kb) [73:24:42]
// [GUI Memory]: 397 mb (+717kb) [73:27:24]
// [GUI Memory]: 400 mb (+3564kb) [73:27:36]
// [GUI Memory]: 400 mb (+45kb) [73:30:06]
// HMemoryUtils.trashcanNow. Current time: 6/23/14 4:44:27 PM
