Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: IntermediateRegsConv.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IntermediateRegsConv.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IntermediateRegsConv"
Output Format                      : NGC
Target Device                      : xc7z020-2-clg400

---- Source Options
Top Module Name                    : IntermediateRegsConv
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/RetinaParameters.vhd" into library work
Parsing package <RetinaParameters>.
Parsing package body <RetinaParameters>.
Parsing VHDL file "/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/IntermediateRegsConv.vhd" into library work
Parsing entity <IntermediateRegsConv>.
Parsing architecture <BEHAVIORAL> of entity <intermediateregsconv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IntermediateRegsConv> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IntermediateRegsConv>.
    Related source file is "/media/DATA42/Projects/EmbeddedRetina/EmbeddedRetina_ISE/IntermediateRegsConv.vhd".
    Found 12-bit register for signal <outputData<29>>.
    Found 12-bit register for signal <outputData<28>>.
    Found 12-bit register for signal <outputData<27>>.
    Found 12-bit register for signal <outputData<26>>.
    Found 12-bit register for signal <outputData<25>>.
    Found 12-bit register for signal <outputData<24>>.
    Found 12-bit register for signal <outputData<23>>.
    Found 12-bit register for signal <outputData<22>>.
    Found 12-bit register for signal <outputData<21>>.
    Found 12-bit register for signal <outputData<20>>.
    Found 12-bit register for signal <outputData<19>>.
    Found 12-bit register for signal <outputData<18>>.
    Found 12-bit register for signal <outputData<17>>.
    Found 12-bit register for signal <outputData<16>>.
    Found 12-bit register for signal <outputData<15>>.
    Found 12-bit register for signal <outputData<14>>.
    Found 12-bit register for signal <outputData<13>>.
    Found 12-bit register for signal <outputData<12>>.
    Found 12-bit register for signal <outputData<11>>.
    Found 12-bit register for signal <outputData<10>>.
    Found 12-bit register for signal <outputData<9>>.
    Found 12-bit register for signal <outputData<8>>.
    Found 12-bit register for signal <outputData<7>>.
    Found 12-bit register for signal <outputData<6>>.
    Found 12-bit register for signal <outputData<5>>.
    Found 12-bit register for signal <outputData<4>>.
    Found 12-bit register for signal <outputData<3>>.
    Found 12-bit register for signal <outputData<2>>.
    Found 12-bit register for signal <outputData<1>>.
    Found 12-bit register for signal <outputData<0>>.
    Found 5-bit register for signal <counter>.
    Found 1-bit register for signal <enableOut>.
    Found 12-bit register for signal <outputData<30>>.
    Found 5-bit adder for signal <counter[4]_GND_6_o_add_0_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 378 D-type flip-flop(s).
Unit <IntermediateRegsConv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 33
 1-bit register                                        : 1
 12-bit register                                       : 31
 5-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <IntermediateRegsConv>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <IntermediateRegsConv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 373
 Flip-Flops                                            : 373

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IntermediateRegsConv> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IntermediateRegsConv, actual ratio is 1.
FlipFlop intermediate_registers_0_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop intermediate_registers_0_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 390
 Flip-Flops                                            : 390

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IntermediateRegsConv.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 2
#      LUT6                        : 4
#      MUXF7                       : 1
# FlipFlops/Latches                : 390
#      FD                          : 5
#      FDRE                        : 384
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 387
#      IBUF                        : 14
#      OBUF                        : 373

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-2 


Slice Logic Utilization: 
 Number of Slice Registers:             378  out of  106400     0%  
 Number of Slice LUTs:                    9  out of  53200     0%  
    Number used as Logic:                 9  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    381
   Number with an unused Flip Flop:       3  out of    381     0%  
   Number with an unused LUT:           372  out of    381    97%  
   Number of fully used LUT-FF pairs:     6  out of    381     1%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         388
 Number of bonded IOBs:                 388  out of    125   310% (*) 
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 390   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.502ns (Maximum Frequency: 665.646MHz)
   Minimum input arrival time before clock: 1.262ns
   Maximum output required time after clock: 0.580ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.502ns (frequency: 665.646MHz)
  Total number of paths / destination ports: 410 / 367
-------------------------------------------------------------------------
Delay:               1.502ns (Levels of Logic = 1)
  Source:            counter_4 (FF)
  Destination:       enableOut (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_4 to enableOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.236   0.615  counter_4 (counter_4)
     LUT5:I0->O            2   0.043   0.344  PWR_6_o_counter[4]_equal_66_o<4>1 (PWR_6_o_counter[4]_equal_66_o)
     FDS:S                     0.264          enableOut
    ----------------------------------------
    Total                      1.502ns (0.543ns logic, 0.959ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 805 / 798
-------------------------------------------------------------------------
Offset:              1.262ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       counter_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           388   0.000   0.809  rst_IBUF (rst_IBUF)
     LUT6:I0->O            4   0.043   0.367  Mcount_counter_val1 (Mcount_counter_val)
     LUT4:I3->O            1   0.043   0.000  counter_1_rstpot (counter_1_rstpot)
     FD:D                     -0.000          counter_1
    ----------------------------------------
    Total                      1.262ns (0.086ns logic, 1.176ns route)
                                       (6.8% logic, 93.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 373 / 373
-------------------------------------------------------------------------
Offset:              0.580ns (Levels of Logic = 1)
  Source:            intermediate_registers_29_11 (FF)
  Destination:       outputData<29><11> (PAD)
  Source Clock:      clk rising

  Data Path: intermediate_registers_29_11 to outputData<29><11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.344  intermediate_registers_29_11 (intermediate_registers_29_11)
     OBUF:I->O                 0.000          outputData_29__11_OBUF (outputData<29><11>)
    ----------------------------------------
    Total                      0.580ns (0.236ns logic, 0.344ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.502|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.30 secs
 
--> 


Total memory usage is 531020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

