+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-03-08/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-03-08/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016793    0.000952    0.088741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.009524    0.026000    0.119178    0.207919 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026006    0.000390    0.208310 v fanout55/A (sg13g2_buf_8)
     6    0.036472    0.019454    0.055049    0.263359 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.019493    0.000728    0.264087 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003535    0.030494    0.057967    0.322054 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030494    0.000140    0.322194 ^ _219_/A (sg13g2_inv_1)
     1    0.001688    0.011619    0.018128    0.340322 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011619    0.000127    0.340448 v _301_/D (sg13g2_dfrbpq_1)
                                              0.340448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016793    0.000952    0.088741 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238741   clock uncertainty
                                  0.000000    0.238741   clock reconvergence pessimism
                                 -0.020681    0.218060   library hold time
                                              0.218060   data required time
---------------------------------------------------------------------------------------------
                                              0.218060   data required time
                                             -0.340448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.122389   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016793    0.000952    0.088741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.009524    0.026000    0.119178    0.207919 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026006    0.000390    0.208310 v fanout55/A (sg13g2_buf_8)
     6    0.036472    0.019454    0.055049    0.263359 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.019491    0.000709    0.264068 v _213_/A (sg13g2_nand3_1)
     2    0.011185    0.036919    0.037626    0.301694 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.036941    0.000701    0.302395 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002684    0.022402    0.039230    0.341625 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.022402    0.000190    0.341815 v _300_/D (sg13g2_dfrbpq_1)
                                              0.341815   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016791    0.000917    0.088706 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238706   clock uncertainty
                                  0.000000    0.238706   clock reconvergence pessimism
                                 -0.023173    0.215534   library hold time
                                              0.215534   data required time
---------------------------------------------------------------------------------------------
                                              0.215534   data required time
                                             -0.341815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.126281   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022219    0.001641    0.279778 v _210_/B (sg13g2_xnor2_1)
     1    0.005825    0.032608    0.045137    0.324915 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.032610    0.000234    0.325149 v _211_/B (sg13g2_xnor2_1)
     1    0.002679    0.021551    0.038236    0.363385 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.021551    0.000099    0.363484 v _299_/D (sg13g2_dfrbpq_2)
                                              0.363484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238562   clock uncertainty
                                  0.000000    0.238562   clock reconvergence pessimism
                                 -0.023053    0.215509   library hold time
                                              0.215509   data required time
---------------------------------------------------------------------------------------------
                                              0.215509   data required time
                                             -0.363484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.147975   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016791    0.000917    0.088706 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010488    0.027928    0.120664    0.209371 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.027944    0.000605    0.209975 v output2/A (sg13g2_buf_2)
     1    0.050813    0.059317    0.089243    0.299219 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059443    0.002238    0.301457 v sign (out)
                                              0.301457   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.301457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.151457   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000473    0.088263 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010043    0.027032    0.120011    0.208274 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.027039    0.000423    0.208697 v fanout73/A (sg13g2_buf_8)
     8    0.052335    0.023679    0.057854    0.266551 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.024264    0.002750    0.269301 v _195_/A (sg13g2_xor2_1)
     2    0.010929    0.033331    0.063313    0.332614 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.033335    0.000351    0.332965 v _196_/B (sg13g2_xor2_1)
     1    0.002734    0.018253    0.038722    0.371688 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.018253    0.000187    0.371875 v _295_/D (sg13g2_dfrbpq_1)
                                              0.371875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000473    0.088263 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238263   clock uncertainty
                                  0.000000    0.238263   clock reconvergence pessimism
                                 -0.022217    0.216046   library hold time
                                              0.216046   data required time
---------------------------------------------------------------------------------------------
                                              0.216046   data required time
                                             -0.371875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.155829   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016793    0.000952    0.088741 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.009524    0.026000    0.119178    0.207919 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.026006    0.000390    0.208310 v fanout55/A (sg13g2_buf_8)
     6    0.036472    0.019454    0.055049    0.263359 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.019563    0.001267    0.264626 v _191_/B (sg13g2_xnor2_1)
     2    0.012285    0.057177    0.063446    0.328072 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.057182    0.000450    0.328522 v _192_/B (sg13g2_xnor2_1)
     1    0.003581    0.025298    0.046812    0.375335 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.025299    0.000226    0.375560 v _294_/D (sg13g2_dfrbpq_1)
                                              0.375560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000438    0.088227 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238227   clock uncertainty
                                  0.000000    0.238227   clock reconvergence pessimism
                                 -0.023844    0.214383   library hold time
                                              0.214383   data required time
---------------------------------------------------------------------------------------------
                                              0.214383   data required time
                                             -0.375560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.161177   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016305    0.001165    0.088472 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118661    0.207133 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025597    0.000379    0.207512 v fanout71/A (sg13g2_buf_8)
     5    0.033888    0.018793    0.053797    0.261310 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019281    0.002515    0.263825 v _199_/A (sg13g2_xnor2_1)
     2    0.012510    0.058309    0.069040    0.332865 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.058323    0.000751    0.333616 v _200_/B (sg13g2_xor2_1)
     1    0.002460    0.017508    0.045290    0.378906 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017508    0.000158    0.379063 v _296_/D (sg13g2_dfrbpq_1)
                                              0.379063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016305    0.001165    0.088472 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238472   clock uncertainty
                                  0.000000    0.238472   clock reconvergence pessimism
                                 -0.022119    0.216353   library hold time
                                              0.216353   data required time
---------------------------------------------------------------------------------------------
                                              0.216353   data required time
                                             -0.379063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.162710   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016305    0.001165    0.088472 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118661    0.207133 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025597    0.000379    0.207512 v fanout71/A (sg13g2_buf_8)
     5    0.033888    0.018793    0.053797    0.261310 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019010    0.001630    0.262939 v _198_/A (sg13g2_nand2_1)
     1    0.006581    0.023876    0.027124    0.290063 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.023882    0.000282    0.290346 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.012177    0.056750    0.056590    0.346935 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.056765    0.000752    0.347687 v _204_/B (sg13g2_xor2_1)
     1    0.002456    0.017616    0.044823    0.392510 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.017616    0.000094    0.392603 v _297_/D (sg13g2_dfrbpq_1)
                                              0.392603   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238522   clock uncertainty
                                  0.000000    0.238522   clock reconvergence pessimism
                                 -0.022144    0.216378   library hold time
                                              0.216378   data required time
---------------------------------------------------------------------------------------------
                                              0.216378   data required time
                                             -0.392603   data arrival time
---------------------------------------------------------------------------------------------
                                              0.176225   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016791    0.000917    0.088706 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010618    0.034009    0.123007    0.211713 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.034020    0.000596    0.212310 ^ _127_/A (sg13g2_inv_1)
     1    0.010184    0.028968    0.033846    0.246156 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029061    0.001334    0.247489 v output3/A (sg13g2_buf_2)
     1    0.050630    0.059142    0.089561    0.337050 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.059264    0.002191    0.339241 v signB (out)
                                              0.339241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.339241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189241   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016309    0.001244    0.088551 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.008812    0.024587    0.117872    0.206422 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024596    0.000442    0.206864 v fanout64/A (sg13g2_buf_1)
     4    0.031356    0.069992    0.087104    0.293968 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.070040    0.001526    0.295495 v _206_/A (sg13g2_xnor2_1)
     2    0.014432    0.065794    0.091749    0.387243 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.065811    0.000860    0.388104 v _208_/A (sg13g2_xor2_1)
     1    0.003850    0.020194    0.054186    0.442289 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.020194    0.000257    0.442547 v _298_/D (sg13g2_dfrbpq_1)
                                              0.442547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016309    0.001244    0.088551 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238551   clock uncertainty
                                  0.000000    0.238551   clock reconvergence pessimism
                                 -0.022739    0.215811   library hold time
                                              0.215811   data required time
---------------------------------------------------------------------------------------------
                                              0.215811   data required time
                                             -0.442547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226735   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025634    0.004749    0.284137 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003180    0.014328    0.021396    0.305534 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.014328    0.000125    0.305659 v output11/A (sg13g2_buf_2)
     1    0.052167    0.060165    0.085538    0.391196 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.060248    0.001561    0.392758 v sine_out[16] (out)
                                              0.392758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.392758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242758   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025424    0.004364    0.283751 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004915    0.019500    0.026613    0.310364 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.019502    0.000328    0.310693 v output12/A (sg13g2_buf_2)
     1    0.052141    0.060210    0.087485    0.398178 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.060294    0.001566    0.399744 v sine_out[17] (out)
                                              0.399744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.399744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249744   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025785    0.005011    0.284398 ^ _160_/A (sg13g2_nor2_1)
     1    0.007180    0.023346    0.030993    0.315392 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023380    0.000708    0.316100 v output14/A (sg13g2_buf_2)
     1    0.051832    0.059949    0.088744    0.404843 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060031    0.001544    0.406387 v sine_out[19] (out)
                                              0.406387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.406387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.256387   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.024282    0.001434    0.280822 ^ _281_/A (sg13g2_nor2_1)
     1    0.012395    0.033720    0.038888    0.319709 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033775    0.001117    0.320827 v output35/A (sg13g2_buf_2)
     1    0.052743    0.061313    0.093304    0.414131 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061407    0.001686    0.415817 v sine_out[8] (out)
                                              0.415817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.415817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265817   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025835    0.005593    0.284040 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006503    0.037242    0.043424    0.327464 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037251    0.000441    0.327905 v output15/A (sg13g2_buf_2)
     1    0.053863    0.062515    0.095385    0.423290 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062619    0.001815    0.425105 v sine_out[1] (out)
                                              0.425105   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.425105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275105   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025062    0.003627    0.283015 ^ fanout56/A (sg13g2_buf_8)
     8    0.037033    0.020758    0.051154    0.334169 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021722    0.003373    0.337542 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003440    0.014107    0.020993    0.358535 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.014108    0.000135    0.358671 v output18/A (sg13g2_buf_2)
     1    0.053176    0.061563    0.084748    0.443419 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.061905    0.003727    0.447145 v sine_out[22] (out)
                                              0.447145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297145   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025062    0.003627    0.283015 ^ fanout56/A (sg13g2_buf_8)
     8    0.037033    0.020758    0.051154    0.334169 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021498    0.002861    0.337030 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.005071    0.017039    0.023601    0.360631 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.017058    0.000329    0.360959 v output17/A (sg13g2_buf_2)
     1    0.052125    0.060447    0.086501    0.447461 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060536    0.001634    0.449095 v sine_out[21] (out)
                                              0.449095   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.449095   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299095   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025062    0.003627    0.283015 ^ fanout56/A (sg13g2_buf_8)
     8    0.037033    0.020758    0.051154    0.334169 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021774    0.003483    0.337652 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005247    0.017416    0.023903    0.361555 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.017441    0.000411    0.361966 v output16/A (sg13g2_buf_2)
     1    0.052147    0.060551    0.085289    0.447255 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060883    0.003645    0.450900 v sine_out[20] (out)
                                              0.450900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300900   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025062    0.003627    0.283015 ^ fanout56/A (sg13g2_buf_8)
     8    0.037033    0.020758    0.051154    0.334169 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021100    0.001719    0.335888 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.007107    0.020902    0.026826    0.362714 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.020918    0.000449    0.363163 v output13/A (sg13g2_buf_2)
     1    0.051803    0.059885    0.087794    0.450956 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059966    0.001530    0.452486 v sine_out[18] (out)
                                              0.452486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.452486   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302486   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022988    0.003570    0.281706 v fanout56/A (sg13g2_buf_8)
     8    0.036418    0.019251    0.053090    0.334796 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020429    0.003742    0.338538 v _172_/A (sg13g2_nand2_1)
     1    0.005023    0.020432    0.024373    0.362911 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.020475    0.000704    0.363615 ^ output21/A (sg13g2_buf_2)
     1    0.052496    0.073843    0.089715    0.453330 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.074130    0.003731    0.457060 ^ sine_out[25] (out)
                                              0.457060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.457060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307060   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035696    0.000727    0.221998 ^ fanout58/A (sg13g2_buf_8)
     7    0.046489    0.024055    0.057390    0.279388 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025062    0.003627    0.283015 ^ fanout56/A (sg13g2_buf_8)
     8    0.037033    0.020758    0.051154    0.334169 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.022109    0.004137    0.338306 ^ _167_/A (sg13g2_nor2_1)
     1    0.005789    0.020951    0.027585    0.365891 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.020987    0.000783    0.366674 v output19/A (sg13g2_buf_2)
     1    0.053171    0.061658    0.087499    0.454173 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.061965    0.003534    0.457707 v sine_out[23] (out)
                                              0.457707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.457707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307707   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022988    0.003570    0.281706 v fanout56/A (sg13g2_buf_8)
     8    0.036418    0.019251    0.053090    0.334796 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019593    0.001767    0.336564 v _175_/A (sg13g2_nand2_1)
     1    0.007020    0.025038    0.027971    0.364535 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.025066    0.000647    0.365181 ^ output22/A (sg13g2_buf_2)
     1    0.053690    0.075236    0.093808    0.458989 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075302    0.001817    0.460807 ^ sine_out[26] (out)
                                              0.460807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.460807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310807   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025003    0.004255    0.282702 ^ _130_/B (sg13g2_nor2_1)
     2    0.011075    0.029447    0.034612    0.317314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.029449    0.000149    0.317463 v _284_/A (sg13g2_and2_1)
     1    0.007002    0.021617    0.052723    0.370186 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.021699    0.000928    0.371114 v output7/A (sg13g2_buf_2)
     1    0.052345    0.060818    0.087206    0.458320 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.061112    0.003443    0.461763 v sine_out[12] (out)
                                              0.461763   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.461763   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311763   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025003    0.004255    0.282702 ^ _130_/B (sg13g2_nor2_1)
     2    0.011075    0.029447    0.034612    0.317314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.029463    0.000557    0.317871 v _136_/B (sg13g2_nand2b_2)
     4    0.015028    0.027864    0.030587    0.348459 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.027891    0.000681    0.349140 ^ _278_/A (sg13g2_nor2_1)
     1    0.003771    0.018375    0.026048    0.375188 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.018376    0.000269    0.375456 v output33/A (sg13g2_buf_2)
     1    0.053004    0.061076    0.087719    0.463176 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.061157    0.001552    0.464728 v sine_out[6] (out)
                                              0.464728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314728   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025003    0.004255    0.282702 ^ _130_/B (sg13g2_nor2_1)
     2    0.011075    0.029447    0.034612    0.317314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.029463    0.000557    0.317871 v _136_/B (sg13g2_nand2b_2)
     4    0.015028    0.027864    0.030587    0.348459 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.027872    0.000377    0.348836 ^ _276_/A (sg13g2_nor2_1)
     1    0.003646    0.018145    0.025831    0.374667 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.018146    0.000269    0.374936 v output31/A (sg13g2_buf_2)
     1    0.053522    0.061977    0.086581    0.461517 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.062310    0.003689    0.465207 v sine_out[4] (out)
                                              0.465207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315207   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022988    0.003570    0.281706 v fanout56/A (sg13g2_buf_8)
     8    0.036418    0.019251    0.053090    0.334796 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020494    0.003861    0.338658 v _170_/A (sg13g2_nand2_1)
     1    0.007901    0.027336    0.029834    0.368491 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.027357    0.000595    0.369086 ^ output20/A (sg13g2_buf_2)
     1    0.053055    0.074621    0.092805    0.461892 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074914    0.003789    0.465681 ^ sine_out[24] (out)
                                              0.465681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315681   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.024229    0.002665    0.281112 ^ _255_/A (sg13g2_nor4_1)
     1    0.003671    0.023714    0.029195    0.310308 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.023714    0.000277    0.310584 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006336    0.049138    0.048691    0.359276 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.049162    0.000821    0.360097 ^ output4/A (sg13g2_buf_2)
     1    0.054473    0.076597    0.102470    0.462567 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.076909    0.003956    0.466523 ^ sine_out[0] (out)
                                              0.466523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316523   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025003    0.004255    0.282702 ^ _130_/B (sg13g2_nor2_1)
     2    0.011075    0.029447    0.034612    0.317314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.029463    0.000557    0.317871 v _136_/B (sg13g2_nand2b_2)
     4    0.015028    0.027864    0.030587    0.348459 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.027899    0.000770    0.349229 ^ _277_/A (sg13g2_nor2_1)
     1    0.005214    0.020992    0.028479    0.377708 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.020993    0.000325    0.378034 v output32/A (sg13g2_buf_2)
     1    0.052408    0.060873    0.087015    0.465049 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.061161    0.003404    0.468453 v sine_out[5] (out)
                                              0.468453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.468453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318453   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025003    0.004255    0.282702 ^ _130_/B (sg13g2_nor2_1)
     2    0.011075    0.029447    0.034612    0.317314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.029463    0.000557    0.317871 v _136_/B (sg13g2_nand2b_2)
     4    0.015028    0.027864    0.030587    0.348459 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.027900    0.000788    0.349246 ^ _279_/A (sg13g2_nor2_1)
     1    0.005451    0.021416    0.028856    0.378102 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.021418    0.000378    0.378480 v output34/A (sg13g2_buf_2)
     1    0.052110    0.060569    0.086775    0.465255 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060903    0.003653    0.468907 v sine_out[7] (out)
                                              0.468907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.468907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318907   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022156    0.001416    0.279553 v fanout57/A (sg13g2_buf_1)
     4    0.017126    0.042010    0.063891    0.343444 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.042127    0.001691    0.345135 v _176_/B1 (sg13g2_o21ai_1)
     1    0.002965    0.022319    0.029415    0.374549 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.022319    0.000118    0.374668 ^ output23/A (sg13g2_buf_2)
     1    0.054812    0.077238    0.089298    0.463965 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.078653    0.008327    0.472292 ^ sine_out[27] (out)
                                              0.472292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.472292   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322292   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000473    0.088263 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010270    0.033165    0.122423    0.210686 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033170    0.000433    0.211119 ^ fanout73/A (sg13g2_buf_8)
     8    0.053462    0.026352    0.057910    0.269029 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027500    0.004215    0.273244 ^ fanout72/A (sg13g2_buf_8)
     8    0.043836    0.023037    0.053690    0.326934 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024075    0.003728    0.330662 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004032    0.030756    0.044035    0.374696 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.030757    0.000275    0.374972 v output28/A (sg13g2_buf_2)
     1    0.056853    0.065973    0.093200    0.468171 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.066460    0.004594    0.472765 v sine_out[31] (out)
                                              0.472765   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.472765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322765   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022156    0.001416    0.279553 v fanout57/A (sg13g2_buf_1)
     4    0.017126    0.042010    0.063891    0.343444 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.042068    0.001105    0.344549 v _180_/A (sg13g2_nand2_1)
     1    0.005824    0.026304    0.031040    0.375589 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.026323    0.000359    0.375948 ^ output24/A (sg13g2_buf_2)
     1    0.054684    0.076713    0.093740    0.469688 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.077049    0.004108    0.473796 ^ sine_out[28] (out)
                                              0.473796   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.473796   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323796   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025526    0.005127    0.283575 ^ _143_/A (sg13g2_nor2_1)
     2    0.010604    0.030788    0.036687    0.320262 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.030802    0.000534    0.320796 v _147_/A (sg13g2_nand2_1)
     2    0.007698    0.028756    0.032082    0.352877 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.028782    0.000672    0.353550 ^ _275_/B (sg13g2_nor2_1)
     1    0.007521    0.022934    0.029592    0.383141 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.022954    0.000530    0.383672 v output30/A (sg13g2_buf_2)
     1    0.053307    0.061448    0.089685    0.473357 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.061530    0.001559    0.474916 v sine_out[3] (out)
                                              0.474916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.474916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324916   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003646    0.017601    0.109888    0.198410 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017601    0.000270    0.198680 ^ fanout69/A (sg13g2_buf_2)
     4    0.038019    0.057008    0.074392    0.273073 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057599    0.004684    0.277757 ^ fanout65/A (sg13g2_buf_8)
     8    0.039873    0.023132    0.064328    0.342085 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.024050    0.003751    0.345836 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003608    0.024939    0.038927    0.384764 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.024939    0.000142    0.384905 v output5/A (sg13g2_buf_2)
     1    0.052453    0.060975    0.088459    0.473364 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.061282    0.003517    0.476881 v sine_out[10] (out)
                                              0.476881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.476881   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326881   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003646    0.017601    0.109888    0.198410 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017601    0.000270    0.198680 ^ fanout69/A (sg13g2_buf_2)
     4    0.038019    0.057008    0.074392    0.273073 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057599    0.004684    0.277757 ^ fanout65/A (sg13g2_buf_8)
     8    0.039873    0.023132    0.064328    0.342085 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.023863    0.003301    0.345386 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004062    0.025778    0.040181    0.385566 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.025779    0.000277    0.385843 v output8/A (sg13g2_buf_2)
     1    0.052055    0.060493    0.089788    0.475631 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060581    0.001608    0.477239 v sine_out[13] (out)
                                              0.477239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327239   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025526    0.005127    0.283575 ^ _143_/A (sg13g2_nor2_1)
     2    0.010604    0.030788    0.036687    0.320262 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.030795    0.000372    0.320634 v _144_/B (sg13g2_nand2_1)
     2    0.008259    0.030895    0.036563    0.357197 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030899    0.000264    0.357461 ^ _212_/B (sg13g2_nor2_1)
     2    0.010322    0.029166    0.034877    0.392337 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.029205    0.000863    0.393201 v output26/A (sg13g2_buf_2)
     1    0.052521    0.060733    0.091468    0.484668 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.060816    0.001567    0.486235 v sine_out[2] (out)
                                              0.486235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336235   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003646    0.017601    0.109888    0.198410 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017601    0.000270    0.198680 ^ fanout69/A (sg13g2_buf_2)
     4    0.038019    0.057008    0.074392    0.273073 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057599    0.004684    0.277757 ^ fanout65/A (sg13g2_buf_8)
     8    0.039873    0.023132    0.064328    0.342085 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.023521    0.002300    0.344385 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.006914    0.031320    0.048416    0.392800 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.031347    0.000506    0.393307 v output6/A (sg13g2_buf_2)
     1    0.052735    0.061353    0.091019    0.484326 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061690    0.003688    0.488014 v sine_out[11] (out)
                                              0.488014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.488014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338014   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030874    0.000202    0.554397 v _293_/D (sg13g2_dfrbpq_1)
                                              0.554397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238649   clock uncertainty
                                  0.000000    0.238649   clock reconvergence pessimism
                                 -0.025130    0.213519   library hold time
                                              0.213519   data required time
---------------------------------------------------------------------------------------------
                                              0.213519   data required time
                                             -0.554397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340878   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003646    0.017601    0.109888    0.198410 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017601    0.000270    0.198680 ^ fanout69/A (sg13g2_buf_2)
     4    0.038019    0.057008    0.074392    0.273073 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057599    0.004684    0.277757 ^ fanout65/A (sg13g2_buf_8)
     8    0.039873    0.023132    0.064328    0.342085 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.023273    0.001278    0.343363 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.008685    0.035290    0.053536    0.396899 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.035306    0.000614    0.397513 v output36/A (sg13g2_buf_2)
     1    0.053201    0.061888    0.092821    0.490334 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.062234    0.003763    0.494097 v sine_out[9] (out)
                                              0.494097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.494097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344097   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025526    0.005127    0.283575 ^ _143_/A (sg13g2_nor2_1)
     2    0.010604    0.030788    0.036687    0.320262 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.030795    0.000372    0.320634 v _144_/B (sg13g2_nand2_1)
     2    0.008259    0.030895    0.036563    0.357197 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.030899    0.000267    0.357463 ^ _145_/B (sg13g2_nand2_1)
     1    0.007664    0.038994    0.047608    0.405071 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.039032    0.000959    0.406030 v output9/A (sg13g2_buf_2)
     1    0.051964    0.060303    0.094771    0.500801 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060389    0.001594    0.502395 v sine_out[14] (out)
                                              0.502395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.502395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352395   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020861    0.035678    0.132709    0.221271 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.035691    0.000641    0.221912 ^ fanout59/A (sg13g2_buf_8)
     8    0.044951    0.023542    0.056536    0.278447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025526    0.005127    0.283575 ^ _143_/A (sg13g2_nor2_1)
     2    0.010604    0.030788    0.036687    0.320262 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.030802    0.000534    0.320796 v _147_/A (sg13g2_nand2_1)
     2    0.007698    0.028756    0.032082    0.352877 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.028772    0.000529    0.353407 ^ _149_/B (sg13g2_nand2_1)
     1    0.011629    0.053659    0.058443    0.411850 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.053719    0.001471    0.413321 v output10/A (sg13g2_buf_2)
     1    0.051930    0.060473    0.100349    0.513671 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060559    0.001581    0.515252 v sine_out[15] (out)
                                              0.515252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.515252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365252   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022156    0.001416    0.279553 v fanout57/A (sg13g2_buf_1)
     4    0.017126    0.042010    0.063891    0.343444 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.042127    0.001697    0.345140 v _181_/B (sg13g2_and2_1)
     4    0.016006    0.040349    0.076311    0.421451 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040393    0.001180    0.422631 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004721    0.031784    0.035999    0.458630 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.031785    0.000312    0.458943 ^ output25/A (sg13g2_buf_2)
     1    0.054028    0.076087    0.093890    0.552833 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.076825    0.006023    0.558855 ^ sine_out[29] (out)
                                              0.558855   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.558855   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408855   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022156    0.001416    0.279553 v fanout57/A (sg13g2_buf_1)
     4    0.017126    0.042010    0.063891    0.343444 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.042127    0.001697    0.345140 v _181_/B (sg13g2_and2_1)
     4    0.016006    0.040349    0.076311    0.421451 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040367    0.000794    0.422245 v _189_/B1 (sg13g2_o21ai_1)
     1    0.005428    0.028886    0.035286    0.457531 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.028891    0.000351    0.457882 ^ output29/A (sg13g2_buf_2)
     1    0.057527    0.080420    0.096857    0.554739 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.080822    0.004602    0.559341 ^ sine_out[32] (out)
                                              0.559341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.559341   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409341   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    0.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020407    0.030001    0.131061    0.219623 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030021    0.000711    0.220334 v fanout58/A (sg13g2_buf_8)
     7    0.046127    0.021917    0.057803    0.278137 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022156    0.001416    0.279553 v fanout57/A (sg13g2_buf_1)
     4    0.017126    0.042010    0.063891    0.343444 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.042132    0.001732    0.345176 v _183_/B (sg13g2_and2_1)
     2    0.008231    0.023727    0.063389    0.408565 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.023743    0.000559    0.409124 v _186_/A1 (sg13g2_a21oi_1)
     1    0.006735    0.038944    0.054520    0.463644 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.038964    0.000681    0.464325 ^ output27/A (sg13g2_buf_2)
     1    0.056258    0.079063    0.098247    0.562572 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.079909    0.006568    0.569140 ^ sine_out[30] (out)
                                              0.569140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.569140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.419140   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201218    0.001977    0.748802 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010426    0.075886    0.106756    0.855558 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.075889    0.000595    0.856153 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004985    0.061461    0.080138    0.936291 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.061462    0.000327    0.936618 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003990    0.038916    0.051575    0.988192 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.038916    0.000160    0.988352 v _273_/A (sg13g2_nor2_1)
     1    0.008094    0.055949    0.059580    1.047933 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.055966    0.000755    1.048688 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006503    0.048940    0.054446    1.103134 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.048941    0.000441    1.103575 v output15/A (sg13g2_buf_2)
     1    0.053863    0.062673    0.099839    1.203414 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062777    0.001815    1.205229 v sine_out[1] (out)
                                              1.205229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.205229   data arrival time
---------------------------------------------------------------------------------------------
                                              1.644771   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201218    0.001977    0.748802 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010426    0.075886    0.106756    0.855558 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.075894    0.000811    0.856369 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003534    0.057067    0.070414    0.926782 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.057068    0.000246    0.927029 ^ _239_/B (sg13g2_and3_1)
     1    0.003562    0.023499    0.086351    1.013380 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.023499    0.000142    1.013522 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.006268    0.054261    0.052190    1.065713 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.054264    0.000810    1.066522 v output4/A (sg13g2_buf_2)
     1    0.054473    0.063453    0.100954    1.167476 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.063826    0.003949    1.171425 v sine_out[0] (out)
                                              1.171425   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.171425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.678576   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201226    0.002252    0.749077 ^ _185_/B (sg13g2_nor2_2)
     5    0.031615    0.077470    0.099549    0.848626 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.077822    0.004210    0.852835 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005428    0.067701    0.080302    0.933137 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.067702    0.000351    0.933489 ^ output29/A (sg13g2_buf_2)
     1    0.057527    0.080354    0.111909    1.045398 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.080756    0.004602    1.049999 ^ sine_out[32] (out)
                                              1.049999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.049999   data arrival time
---------------------------------------------------------------------------------------------
                                              1.800001   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201226    0.002252    0.749077 ^ _185_/B (sg13g2_nor2_2)
     5    0.031615    0.077470    0.099549    0.848626 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.077838    0.004299    0.852925 v _186_/A2 (sg13g2_a21oi_1)
     1    0.006735    0.057620    0.074795    0.927719 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.057628    0.000682    0.928401 ^ output27/A (sg13g2_buf_2)
     1    0.056258    0.079199    0.105460    1.033861 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.080044    0.006569    1.040430 ^ sine_out[30] (out)
                                              1.040430   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.040430   data arrival time
---------------------------------------------------------------------------------------------
                                              1.809570   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201226    0.002252    0.749077 ^ _185_/B (sg13g2_nor2_2)
     5    0.031615    0.077470    0.099549    0.848626 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.077510    0.001459    0.850085 v _278_/B (sg13g2_nor2_1)
     1    0.003838    0.042525    0.048711    0.898795 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.042526    0.000274    0.899070 ^ output33/A (sg13g2_buf_2)
     1    0.053004    0.074459    0.100117    0.999186 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.074508    0.001553    1.000740 ^ sine_out[6] (out)
                                              1.000740   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.000740   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849260   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201226    0.002230    0.749055 ^ _147_/B (sg13g2_nand2_1)
     2    0.007235    0.057918    0.080394    0.829449 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057925    0.000633    0.830082 v _275_/B (sg13g2_nor2_1)
     1    0.007589    0.056523    0.059633    0.889716 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.056531    0.000537    0.890253 ^ output30/A (sg13g2_buf_2)
     1    0.053307    0.074617    0.105794    0.996047 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.074695    0.001560    0.997608 ^ sine_out[3] (out)
                                              0.997608   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.997608   data arrival time
---------------------------------------------------------------------------------------------
                                              1.852392   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201226    0.002230    0.749055 ^ _147_/B (sg13g2_nand2_1)
     2    0.007235    0.057918    0.080394    0.829449 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.057921    0.000495    0.829944 v _149_/B (sg13g2_nand2_1)
     1    0.011696    0.046455    0.052121    0.882066 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.046526    0.001483    0.883549 ^ output10/A (sg13g2_buf_2)
     1    0.051930    0.073114    0.100682    0.984231 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.073165    0.001582    0.985813 ^ sine_out[15] (out)
                                              0.985813   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.985813   data arrival time
---------------------------------------------------------------------------------------------
                                              1.864187   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201210    0.001691    0.748517 ^ _171_/A (sg13g2_nand2_1)
     1    0.004133    0.052857    0.067017    0.815534 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.052857    0.000312    0.815846 v _172_/B (sg13g2_nand2_1)
     1    0.005023    0.029118    0.035893    0.851739 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.029123    0.000704    0.852444 ^ output21/A (sg13g2_buf_2)
     1    0.052496    0.073907    0.093055    0.945498 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.074194    0.003731    0.949229 ^ sine_out[25] (out)
                                              0.949229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.949229   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900771   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030940    0.001196    0.555391 v _163_/A1 (sg13g2_o21ai_1)
     4    0.026657    0.189205    0.165537    0.720928 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.189218    0.001293    0.722222 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004654    0.061250    0.083644    0.805866 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.061250    0.000307    0.806172 v output25/A (sg13g2_buf_2)
     1    0.054028    0.063717    0.101754    0.907926 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064597    0.006003    0.913929 v sine_out[29] (out)
                                              0.913929   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.913929   data arrival time
---------------------------------------------------------------------------------------------
                                              1.936071   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030940    0.001196    0.555391 v _163_/A1 (sg13g2_o21ai_1)
     4    0.026657    0.189205    0.165537    0.720928 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.189220    0.001384    0.722312 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.005071    0.055360    0.083434    0.805746 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.055360    0.000329    0.806075 v output17/A (sg13g2_buf_2)
     1    0.052125    0.060975    0.101093    0.907168 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.061065    0.001634    0.908803 v sine_out[21] (out)
                                              0.908803   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.908803   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941198   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020785    0.001996    0.581586 v _153_/B (sg13g2_nor2_1)
     3    0.014217    0.084192    0.074459    0.656045 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.084197    0.000553    0.656598 ^ _154_/A (sg13g2_nor2b_1)
     1    0.004215    0.026403    0.036333    0.692930 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.026404    0.000310    0.693240 v _155_/B2 (sg13g2_a221oi_1)
     1    0.004983    0.085065    0.095199    0.788439 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.085065    0.000334    0.788773 ^ output12/A (sg13g2_buf_2)
     1    0.052141    0.073338    0.115762    0.904536 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.073418    0.001567    0.906103 ^ sine_out[17] (out)
                                              0.906103   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.906103   data arrival time
---------------------------------------------------------------------------------------------
                                              1.943897   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030940    0.001196    0.555391 v _163_/A1 (sg13g2_o21ai_1)
     4    0.026657    0.189205    0.165537    0.720928 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.189217    0.001258    0.722186 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003608    0.050401    0.077582    0.799768 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.050401    0.000142    0.799910 v output5/A (sg13g2_buf_2)
     1    0.052453    0.061337    0.098170    0.898079 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.061643    0.003517    0.901597 v sine_out[10] (out)
                                              0.901597   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.901597   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948403   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020785    0.001996    0.581586 v _153_/B (sg13g2_nor2_1)
     3    0.014217    0.084192    0.074459    0.656045 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.084199    0.000635    0.656680 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.004182    0.043512    0.059220    0.715900 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.043513    0.000298    0.716198 v _160_/B (sg13g2_nor2_1)
     1    0.007247    0.052701    0.054342    0.770541 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.052717    0.000718    0.771259 ^ output14/A (sg13g2_buf_2)
     1    0.051832    0.073003    0.103007    0.874266 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.073081    0.001545    0.875811 ^ sine_out[19] (out)
                                              0.875811   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.875811   data arrival time
---------------------------------------------------------------------------------------------
                                              1.974190   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030940    0.001196    0.555391 v _163_/A1 (sg13g2_o21ai_1)
     4    0.026657    0.189205    0.165537    0.720928 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.189214    0.001099    0.722027 ^ _276_/B (sg13g2_nor2_1)
     1    0.003646    0.040675    0.048941    0.770968 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.040675    0.000270    0.771238 v output31/A (sg13g2_buf_2)
     1    0.053522    0.062294    0.095175    0.866413 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.062625    0.003690    0.870102 v sine_out[4] (out)
                                              0.870102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.870102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.979898   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024184    0.002933    0.524555 v _173_/A1 (sg13g2_o21ai_1)
     2    0.010333    0.089518    0.089947    0.614502 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.089523    0.000504    0.615006 ^ _174_/B (sg13g2_nand2_1)
     1    0.005176    0.036519    0.054602    0.669608 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.036522    0.000332    0.669940 v _175_/B (sg13g2_nand2_1)
     1    0.007020    0.030541    0.035657    0.705597 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.030581    0.000647    0.706244 ^ output22/A (sg13g2_buf_2)
     1    0.053690    0.075261    0.095951    0.802195 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075327    0.001817    0.804012 ^ sine_out[26] (out)
                                              0.804012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.804012   data arrival time
---------------------------------------------------------------------------------------------
                                              2.045988   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.048238    0.004510    0.273441 v fanout65/A (sg13g2_buf_8)
     8    0.040549    0.021315    0.063668    0.337109 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021553    0.001481    0.338590 v _142_/A (sg13g2_or2_1)
     7    0.036978    0.085765    0.124263    0.462853 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086135    0.004591    0.467444 v _143_/B (sg13g2_nor2_1)
     2    0.010924    0.077184    0.081908    0.549352 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077187    0.000388    0.549740 ^ _144_/B (sg13g2_nand2_1)
     2    0.007797    0.049486    0.060398    0.610139 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049505    0.000248    0.610387 v _212_/B (sg13g2_nor2_1)
     2    0.010692    0.070535    0.069678    0.680065 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.070552    0.000892    0.680957 ^ output26/A (sg13g2_buf_2)
     1    0.052521    0.073716    0.110499    0.791456 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.073795    0.001568    0.793024 ^ sine_out[2] (out)
                                              0.793024   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.793024   data arrival time
---------------------------------------------------------------------------------------------
                                              2.056977   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030958    0.001342    0.555537 v _138_/A (sg13g2_nor2_1)
     2    0.008721    0.072445    0.060027    0.615564 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.072456    0.000729    0.616293 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.004062    0.037467    0.056045    0.672338 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.037467    0.000277    0.672615 v output8/A (sg13g2_buf_2)
     1    0.052055    0.060654    0.094241    0.766855 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060742    0.001608    0.768464 v sine_out[13] (out)
                                              0.768464   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.768464   data arrival time
---------------------------------------------------------------------------------------------
                                              2.081537   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016305    0.001165    0.088472 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118661    0.207133 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025597    0.000379    0.207512 v fanout71/A (sg13g2_buf_8)
     5    0.033888    0.018793    0.053797    0.261310 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019273    0.002493    0.263802 v fanout70/A (sg13g2_buf_8)
     8    0.045226    0.021192    0.053316    0.317118 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.021353    0.001055    0.318173 v _125_/A (sg13g2_inv_2)
     3    0.019123    0.030291    0.030532    0.348704 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.030361    0.001173    0.349878 ^ fanout53/A (sg13g2_buf_8)
     8    0.047248    0.023806    0.054862    0.404740 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.024601    0.002807    0.407547 ^ _161_/A (sg13g2_nand2_1)
     3    0.011599    0.056774    0.055017    0.462564 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.056783    0.000601    0.463165 v _177_/B (sg13g2_nand2_1)
     3    0.011980    0.046503    0.052809    0.515974 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.046516    0.000609    0.516583 ^ _179_/A (sg13g2_nand2_1)
     2    0.008274    0.045039    0.051789    0.568372 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.045045    0.000423    0.568795 v _281_/B (sg13g2_nor2_1)
     1    0.012463    0.078940    0.075366    0.644162 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.078964    0.001130    0.645292 ^ output35/A (sg13g2_buf_2)
     1    0.052743    0.074053    0.113866    0.759158 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.074141    0.001688    0.760846 ^ sine_out[8] (out)
                                              0.760846   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.760846   data arrival time
---------------------------------------------------------------------------------------------
                                              2.089154   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.048238    0.004510    0.273441 v fanout65/A (sg13g2_buf_8)
     8    0.040549    0.021315    0.063668    0.337109 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021553    0.001481    0.338590 v _142_/A (sg13g2_or2_1)
     7    0.036978    0.085765    0.124263    0.462853 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086135    0.004591    0.467444 v _143_/B (sg13g2_nor2_1)
     2    0.010924    0.077184    0.081908    0.549352 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077187    0.000388    0.549740 ^ _144_/B (sg13g2_nand2_1)
     2    0.007797    0.049486    0.060398    0.610139 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049505    0.000249    0.610388 v _145_/B (sg13g2_nand2_1)
     1    0.007732    0.035968    0.040835    0.651223 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.036012    0.000971    0.652194 ^ output9/A (sg13g2_buf_2)
     1    0.051964    0.073080    0.096646    0.748840 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.073132    0.001595    0.750435 ^ sine_out[14] (out)
                                              0.750435   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.750435   data arrival time
---------------------------------------------------------------------------------------------
                                              2.099565   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024652    0.003973    0.525595 v _128_/A (sg13g2_inv_2)
     5    0.023778    0.036559    0.036129    0.561724 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036632    0.001325    0.563049 ^ _138_/A (sg13g2_nor2_1)
     2    0.008472    0.031309    0.036621    0.599670 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.031333    0.000700    0.600370 v _279_/B (sg13g2_nor2_1)
     1    0.005518    0.043029    0.044612    0.644982 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043033    0.000384    0.645366 ^ output34/A (sg13g2_buf_2)
     1    0.052110    0.073512    0.098118    0.743483 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.073790    0.003660    0.747143 ^ sine_out[7] (out)
                                              0.747143   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.747143   data arrival time
---------------------------------------------------------------------------------------------
                                              2.102857   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.048238    0.004510    0.273441 v fanout65/A (sg13g2_buf_8)
     8    0.040549    0.021315    0.063668    0.337109 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021553    0.001481    0.338590 v _142_/A (sg13g2_or2_1)
     7    0.036978    0.085765    0.124263    0.462853 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085967    0.003433    0.466286 v _168_/B (sg13g2_nor2_1)
     2    0.007575    0.060812    0.067153    0.533439 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.060834    0.000238    0.533676 ^ _169_/B (sg13g2_nand2_1)
     1    0.004826    0.038997    0.046574    0.580250 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.038998    0.000335    0.580585 v _170_/B (sg13g2_nand2_1)
     1    0.007901    0.033110    0.038173    0.618758 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.033129    0.000596    0.619354 ^ output20/A (sg13g2_buf_2)
     1    0.053055    0.074664    0.095034    0.714388 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074957    0.003789    0.718177 ^ sine_out[24] (out)
                                              0.718177   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.718177   data arrival time
---------------------------------------------------------------------------------------------
                                              2.131823   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016305    0.001165    0.088472 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118661    0.207133 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025597    0.000379    0.207512 v fanout71/A (sg13g2_buf_8)
     5    0.033888    0.018793    0.053797    0.261310 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019273    0.002493    0.263802 v fanout70/A (sg13g2_buf_8)
     8    0.045226    0.021192    0.053316    0.317118 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.021353    0.001055    0.318173 v _125_/A (sg13g2_inv_2)
     3    0.019123    0.030291    0.030532    0.348704 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.030361    0.001173    0.349878 ^ fanout53/A (sg13g2_buf_8)
     8    0.047248    0.023806    0.054862    0.404740 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.024601    0.002807    0.407547 ^ _161_/A (sg13g2_nand2_1)
     3    0.011599    0.056774    0.055017    0.462564 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.056783    0.000601    0.463165 v _177_/B (sg13g2_nand2_1)
     3    0.011980    0.046503    0.052809    0.515974 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.046516    0.000609    0.516583 ^ _179_/A (sg13g2_nand2_1)
     2    0.008274    0.045039    0.051789    0.568372 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.045041    0.000243    0.568615 v _180_/B (sg13g2_nand2_1)
     1    0.005824    0.029437    0.035645    0.604260 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.029439    0.000359    0.604619 ^ output24/A (sg13g2_buf_2)
     1    0.054684    0.076735    0.094944    0.699562 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.077071    0.004108    0.703671 ^ sine_out[28] (out)
                                              0.703671   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.703671   data arrival time
---------------------------------------------------------------------------------------------
                                              2.146329   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000473    0.088263 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010270    0.033165    0.122423    0.210686 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033170    0.000433    0.211119 ^ fanout73/A (sg13g2_buf_8)
     8    0.053462    0.026352    0.057910    0.269029 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027500    0.004215    0.273244 ^ fanout72/A (sg13g2_buf_8)
     8    0.043836    0.023037    0.053690    0.326934 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024047    0.003669    0.330602 ^ _137_/C (sg13g2_nand3_1)
     5    0.019317    0.125229    0.118807    0.449409 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.125243    0.001103    0.450512 v _156_/B (sg13g2_nand2b_1)
     2    0.014204    0.066689    0.079513    0.530025 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.066706    0.000891    0.530916 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.007107    0.047221    0.064099    0.595015 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.047227    0.000450    0.595465 v output13/A (sg13g2_buf_2)
     1    0.051803    0.060253    0.097816    0.693281 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060334    0.001530    0.694811 v sine_out[18] (out)
                                              0.694811   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.694811   data arrival time
---------------------------------------------------------------------------------------------
                                              2.155190   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016309    0.001244    0.088551 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.008812    0.024587    0.117872    0.206422 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024589    0.000263    0.206685 v fanout61/A (sg13g2_buf_1)
     4    0.035498    0.079232    0.091738    0.298423 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079725    0.005072    0.303496 v fanout60/A (sg13g2_buf_8)
     8    0.039031    0.022347    0.075537    0.379033 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.022737    0.002578    0.381611 v _131_/A (sg13g2_or2_1)
     6    0.029122    0.069064    0.114373    0.495983 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.069174    0.001914    0.497897 v _280_/B1 (sg13g2_a21oi_1)
     1    0.008752    0.069396    0.075880    0.573777 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.069406    0.000621    0.574399 ^ output36/A (sg13g2_buf_2)
     1    0.053201    0.074863    0.109231    0.683630 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.075152    0.003770    0.687400 ^ sine_out[9] (out)
                                              0.687400   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.687400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.162600   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.047811    0.002735    0.271666 v fanout68/A (sg13g2_buf_2)
     5    0.033681    0.044385    0.081802    0.353467 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.044474    0.001744    0.355211 v fanout67/A (sg13g2_buf_8)
     8    0.039525    0.020910    0.061929    0.417140 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.022038    0.003747    0.420887 v _156_/A_N (sg13g2_nand2b_1)
     2    0.013653    0.067217    0.082063    0.502950 v _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.067240    0.001031    0.503981 v _176_/A2 (sg13g2_o21ai_1)
     1    0.002965    0.052454    0.064902    0.568883 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.052454    0.000118    0.569001 ^ output23/A (sg13g2_buf_2)
     1    0.054812    0.077466    0.100947    0.669948 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.078877    0.008328    0.678276 ^ sine_out[27] (out)
                                              0.678276   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.678276   data arrival time
---------------------------------------------------------------------------------------------
                                              2.171724   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016309    0.001244    0.088551 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.008812    0.024587    0.117872    0.206422 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024589    0.000263    0.206685 v fanout61/A (sg13g2_buf_1)
     4    0.035498    0.079232    0.091738    0.298423 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079725    0.005072    0.303496 v fanout60/A (sg13g2_buf_8)
     8    0.039031    0.022347    0.075537    0.379033 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.022737    0.002578    0.381611 v _131_/A (sg13g2_or2_1)
     6    0.029122    0.069064    0.114373    0.495983 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.069163    0.001779    0.497762 v _283_/B1 (sg13g2_a21oi_1)
     1    0.006981    0.061006    0.068553    0.566315 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.061026    0.000513    0.566827 ^ output6/A (sg13g2_buf_2)
     1    0.052735    0.074207    0.105636    0.672463 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.074487    0.003695    0.676158 ^ sine_out[11] (out)
                                              0.676158   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.676158   data arrival time
---------------------------------------------------------------------------------------------
                                              2.173842   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016309    0.001244    0.088551 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.008812    0.024587    0.117872    0.206422 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024589    0.000263    0.206685 v fanout61/A (sg13g2_buf_1)
     4    0.035498    0.079232    0.091738    0.298423 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079725    0.005072    0.303496 v fanout60/A (sg13g2_buf_8)
     8    0.039031    0.022347    0.075537    0.379033 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.022701    0.002452    0.381484 v _130_/A (sg13g2_nor2_1)
     2    0.011102    0.068775    0.067046    0.448530 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068782    0.000565    0.449095 ^ _136_/B (sg13g2_nand2b_2)
     4    0.015629    0.048434    0.057043    0.506138 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.048455    0.000803    0.506940 v _277_/A (sg13g2_nor2_1)
     1    0.005282    0.043142    0.051074    0.558014 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.043145    0.000331    0.558346 ^ output32/A (sg13g2_buf_2)
     1    0.052408    0.073874    0.098596    0.656941 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.074114    0.003410    0.660351 ^ sine_out[5] (out)
                                              0.660351   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.660351   data arrival time
---------------------------------------------------------------------------------------------
                                              2.189649   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.048238    0.004510    0.273441 v fanout65/A (sg13g2_buf_8)
     8    0.040549    0.021315    0.063668    0.337109 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021553    0.001481    0.338590 v _142_/A (sg13g2_or2_1)
     7    0.036978    0.085765    0.124263    0.462853 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085866    0.002444    0.465298 v _187_/A2 (sg13g2_o21ai_1)
     1    0.004099    0.061813    0.076407    0.541705 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.061814    0.000281    0.541986 ^ output28/A (sg13g2_buf_2)
     1    0.056853    0.079443    0.109015    0.651001 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.079850    0.004604    0.655605 ^ sine_out[31] (out)
                                              0.655605   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.655605   data arrival time
---------------------------------------------------------------------------------------------
                                              2.194395   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003646    0.017601    0.109888    0.198410 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017601    0.000270    0.198680 ^ fanout69/A (sg13g2_buf_2)
     4    0.038019    0.057008    0.074392    0.273073 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057213    0.002824    0.275896 ^ fanout68/A (sg13g2_buf_2)
     5    0.033750    0.051934    0.086679    0.362576 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.052044    0.001758    0.364334 ^ fanout67/A (sg13g2_buf_8)
     8    0.039951    0.022858    0.062122    0.426456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023635    0.003135    0.429591 ^ _150_/B (sg13g2_and2_1)
     3    0.013842    0.044628    0.076702    0.506293 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.044648    0.000871    0.507165 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.005247    0.040299    0.050277    0.557441 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040300    0.000411    0.557853 v output16/A (sg13g2_buf_2)
     1    0.052147    0.060877    0.094008    0.651861 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.061209    0.003645    0.655506 v sine_out[20] (out)
                                              0.655506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.655506   data arrival time
---------------------------------------------------------------------------------------------
                                              2.194494   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003646    0.017601    0.109888    0.198410 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017601    0.000270    0.198680 ^ fanout69/A (sg13g2_buf_2)
     4    0.038019    0.057008    0.074392    0.273073 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.057213    0.002824    0.275896 ^ fanout68/A (sg13g2_buf_2)
     5    0.033750    0.051934    0.086679    0.362576 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.052044    0.001758    0.364334 ^ fanout67/A (sg13g2_buf_8)
     8    0.039951    0.022858    0.062122    0.426456 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023635    0.003135    0.429591 ^ _150_/B (sg13g2_and2_1)
     3    0.013842    0.044628    0.076702    0.506293 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.044648    0.000880    0.507173 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003440    0.034705    0.044670    0.551843 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.034706    0.000135    0.551978 v output18/A (sg13g2_buf_2)
     1    0.053176    0.061854    0.092605    0.644583 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.062194    0.003727    0.648311 v sine_out[22] (out)
                                              0.648311   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.648311   data arrival time
---------------------------------------------------------------------------------------------
                                              2.201689   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000473    0.088263 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.010270    0.033165    0.122423    0.210686 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033170    0.000433    0.211119 ^ fanout73/A (sg13g2_buf_8)
     8    0.053462    0.026352    0.057910    0.269029 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027500    0.004215    0.273244 ^ fanout72/A (sg13g2_buf_8)
     8    0.043836    0.023037    0.053690    0.326934 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024047    0.003669    0.330602 ^ _137_/C (sg13g2_nand3_1)
     5    0.019317    0.125229    0.118807    0.449409 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.125243    0.001111    0.450520 v _166_/A (sg13g2_nor2_1)
     1    0.005053    0.050229    0.064086    0.514606 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.050230    0.000342    0.514948 ^ _167_/B (sg13g2_nor2_1)
     1    0.005789    0.023366    0.031753    0.546701 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.023410    0.000783    0.547485 v output19/A (sg13g2_buf_2)
     1    0.053171    0.061692    0.088423    0.635908 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.061998    0.003534    0.639442 v sine_out[23] (out)
                                              0.639442   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.639442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.210558   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.048238    0.004510    0.273441 v fanout65/A (sg13g2_buf_8)
     8    0.040549    0.021315    0.063668    0.337109 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021553    0.001481    0.338590 v _142_/A (sg13g2_or2_1)
     7    0.036978    0.085765    0.124263    0.462853 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085980    0.003532    0.466385 v _148_/A2 (sg13g2_a21oi_1)
     1    0.003248    0.042490    0.063118    0.529504 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.042490    0.000128    0.529631 ^ output11/A (sg13g2_buf_2)
     1    0.052167    0.073387    0.099350    0.628981 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.073436    0.001562    0.630544 ^ sine_out[16] (out)
                                              0.630544   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.630544   data arrival time
---------------------------------------------------------------------------------------------
                                              2.219456   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016309    0.001244    0.088551 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.008812    0.024587    0.117872    0.206422 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.024589    0.000263    0.206685 v fanout61/A (sg13g2_buf_1)
     4    0.035498    0.079232    0.091738    0.298423 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079725    0.005072    0.303496 v fanout60/A (sg13g2_buf_8)
     8    0.039031    0.022347    0.075537    0.379033 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.022701    0.002452    0.381484 v _130_/A (sg13g2_nor2_1)
     2    0.011102    0.068775    0.067046    0.448530 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.068775    0.000147    0.448677 ^ _284_/A (sg13g2_and2_1)
     1    0.007069    0.028554    0.075137    0.523814 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.028598    0.000941    0.524755 ^ output7/A (sg13g2_buf_2)
     1    0.052345    0.073688    0.092893    0.617648 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.073934    0.003449    0.621097 ^ sine_out[12] (out)
                                              0.621097   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.621097   data arrival time
---------------------------------------------------------------------------------------------
                                              2.228903   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016791    0.000917    0.088706 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010488    0.027928    0.120664    0.209371 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.027943    0.000586    0.209957 v _127_/A (sg13g2_inv_1)
     1    0.010251    0.033571    0.034531    0.244488 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.033655    0.001348    0.245835 ^ output3/A (sg13g2_buf_2)
     1    0.050630    0.071355    0.094146    0.339982 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.071457    0.002193    0.342175 ^ signB (out)
                                              0.342175   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.342175   data arrival time
---------------------------------------------------------------------------------------------
                                              2.507825   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016791    0.000917    0.088706 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010618    0.034009    0.123007    0.211713 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.034021    0.000614    0.212327 ^ output2/A (sg13g2_buf_2)
     1    0.050813    0.071594    0.094423    0.306750 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.071699    0.002240    0.308990 ^ sign (out)
                                              0.308990   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.308990   data arrival time
---------------------------------------------------------------------------------------------
                                              2.541010   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030880    0.000413    0.554608 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013593    0.112365    0.106530    0.661138 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.112376    0.000890    0.662028 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012263    0.076515    0.096552    0.758580 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.076525    0.000683    0.759263 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012376    0.105184    0.115101    0.874364 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105192    0.000728    0.875093 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012280    0.071932    0.092298    0.967390 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.071943    0.000721    0.968111 v _209_/A2 (sg13g2_o21ai_1)
     1    0.008138    0.081663    0.091436    1.059547 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.081667    0.000595    1.060142 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002652    0.041372    0.072855    1.132997 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.041372    0.000098    1.133094 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.133094   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    5.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044977    5.087306 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016310    0.001255    5.088562 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.938562   clock uncertainty
                                  0.000000    4.938562   clock reconvergence pessimism
                                 -0.079256    4.859305   library setup time
                                              4.859305   data required time
---------------------------------------------------------------------------------------------
                                              4.859305   data required time
                                             -1.133094   data arrival time
---------------------------------------------------------------------------------------------
                                              3.726212   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030880    0.000413    0.554608 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013593    0.112365    0.106530    0.661138 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.112376    0.000890    0.662028 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012263    0.076515    0.096552    0.758580 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.076525    0.000683    0.759263 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012376    0.105184    0.115101    0.874364 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105192    0.000728    0.875093 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012280    0.071932    0.092298    0.967390 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.071944    0.000772    0.968162 v _208_/B (sg13g2_xor2_1)
     1    0.003850    0.043310    0.076277    1.044440 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.043311    0.000257    1.044697 v _298_/D (sg13g2_dfrbpq_1)
                                              1.044697   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    5.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044977    5.087306 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016309    0.001244    5.088551 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938550   clock uncertainty
                                  0.000000    4.938550   clock reconvergence pessimism
                                 -0.075519    4.863031   library setup time
                                              4.863031   data required time
---------------------------------------------------------------------------------------------
                                              4.863031   data required time
                                             -1.044697   data arrival time
---------------------------------------------------------------------------------------------
                                              3.818335   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030880    0.000413    0.554608 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013593    0.112365    0.106530    0.661138 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.112376    0.000890    0.662028 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012263    0.076515    0.096552    0.758580 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.076525    0.000683    0.759263 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012376    0.105184    0.115101    0.874364 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105193    0.000766    0.875131 ^ _204_/B (sg13g2_xor2_1)
     1    0.002429    0.038221    0.082492    0.957623 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.038221    0.000093    0.957715 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.957715   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    5.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044977    5.087306 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    5.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938522   clock uncertainty
                                  0.000000    4.938522   clock reconvergence pessimism
                                 -0.080833    4.857688   library setup time
                                              4.857688   data required time
---------------------------------------------------------------------------------------------
                                              4.857688   data required time
                                             -0.957715   data arrival time
---------------------------------------------------------------------------------------------
                                              3.899973   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.048238    0.004510    0.273441 v fanout65/A (sg13g2_buf_8)
     8    0.040549    0.021315    0.063668    0.337109 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021553    0.001481    0.338590 v _142_/A (sg13g2_or2_1)
     7    0.036978    0.085765    0.124263    0.462853 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086135    0.004591    0.467444 v _143_/B (sg13g2_nor2_1)
     2    0.010924    0.077184    0.081908    0.549352 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077187    0.000388    0.549740 ^ _144_/B (sg13g2_nand2_1)
     2    0.007797    0.049486    0.060398    0.610139 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049505    0.000248    0.610387 v _212_/B (sg13g2_nor2_1)
     2    0.010692    0.070535    0.069678    0.680065 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.070554    0.000943    0.681008 ^ _213_/C (sg13g2_nand3_1)
     2    0.010993    0.080736    0.096117    0.777125 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.080746    0.000692    0.777817 v _214_/B (sg13g2_xnor2_1)
     1    0.002684    0.027725    0.074343    0.852160 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027725    0.000190    0.852350 v _300_/D (sg13g2_dfrbpq_1)
                                              0.852350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    5.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    5.087790 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016791    0.000917    5.088706 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938706   clock uncertainty
                                  0.000000    4.938706   clock reconvergence pessimism
                                 -0.071250    4.867456   library setup time
                                              4.867456   data required time
---------------------------------------------------------------------------------------------
                                              4.867456   data required time
                                             -0.852350   data arrival time
---------------------------------------------------------------------------------------------
                                              4.015106   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030880    0.000413    0.554608 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013593    0.112365    0.106530    0.661138 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.112376    0.000890    0.662028 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012263    0.076515    0.096552    0.758580 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.076528    0.000808    0.759388 v _200_/A (sg13g2_xor2_1)
     1    0.002460    0.038608    0.076747    0.836136 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.038608    0.000158    0.836293 v _296_/D (sg13g2_dfrbpq_1)
                                              0.836293   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    5.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044977    5.087306 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016305    0.001165    5.088472 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938472   clock uncertainty
                                  0.000000    4.938472   clock reconvergence pessimism
                                 -0.074259    4.864213   library setup time
                                              4.864213   data required time
---------------------------------------------------------------------------------------------
                                              4.864213   data required time
                                             -0.836293   data arrival time
---------------------------------------------------------------------------------------------
                                              4.027920   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016440    0.000991    0.042329 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021959    0.016277    0.044978    0.087307 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016307    0.001215    0.088522 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003579    0.014710    0.109313    0.197836 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014710    0.000265    0.198100 v fanout69/A (sg13g2_buf_2)
     4    0.036931    0.047585    0.070830    0.268931 v fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.048238    0.004510    0.273441 v fanout65/A (sg13g2_buf_8)
     8    0.040549    0.021315    0.063668    0.337109 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021553    0.001481    0.338590 v _142_/A (sg13g2_or2_1)
     7    0.036978    0.085765    0.124263    0.462853 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.086135    0.004591    0.467444 v _143_/B (sg13g2_nor2_1)
     2    0.010924    0.077184    0.081908    0.549352 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077187    0.000388    0.549740 ^ _144_/B (sg13g2_nand2_1)
     2    0.007797    0.049486    0.060398    0.610139 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.049505    0.000248    0.610387 v _212_/B (sg13g2_nor2_1)
     2    0.010692    0.070535    0.069678    0.680065 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.070554    0.000943    0.681008 ^ _213_/C (sg13g2_nand3_1)
     2    0.010993    0.080736    0.096117    0.777125 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.080744    0.000637    0.777762 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003535    0.048608    0.040060    0.817822 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048609    0.000140    0.817962 ^ _219_/A (sg13g2_inv_1)
     1    0.001688    0.014650    0.021365    0.839326 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.014651    0.000127    0.839453 v _301_/D (sg13g2_dfrbpq_1)
                                              0.839453   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    5.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    5.087790 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016793    0.000952    5.088742 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938742   clock uncertainty
                                  0.000000    4.938742   clock reconvergence pessimism
                                 -0.067745    4.870996   library setup time
                                              4.870996   data required time
---------------------------------------------------------------------------------------------
                                              4.870996   data required time
                                             -0.839453   data arrival time
---------------------------------------------------------------------------------------------
                                              4.031544   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.026824    0.004040    0.520241 ^ _128_/A (sg13g2_inv_2)
     5    0.023769    0.030872    0.033954    0.554195 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.030880    0.000413    0.554608 v _193_/A1 (sg13g2_o21ai_1)
     2    0.013593    0.112365    0.106530    0.661138 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.112380    0.001034    0.662172 ^ _196_/A (sg13g2_xor2_1)
     1    0.002707    0.042430    0.089049    0.751221 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.042431    0.000185    0.751406 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.751406   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    5.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    5.087790 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000473    5.088263 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938263   clock uncertainty
                                  0.000000    4.938263   clock reconvergence pessimism
                                 -0.081805    4.856458   library setup time
                                              4.856458   data required time
---------------------------------------------------------------------------------------------
                                              4.856458   data required time
                                             -0.751406   data arrival time
---------------------------------------------------------------------------------------------
                                              4.105052   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002009    0.013895    0.107042    0.195691 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013895    0.000076    0.195767 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010547    0.040301    0.259641    0.455408 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040301    0.000451    0.455858 ^ fanout78/A (sg13g2_buf_8)
     7    0.051040    0.025726    0.060342    0.516200 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.025758    0.000611    0.516811 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003554    0.050388    0.058562    0.575374 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.050388    0.000223    0.575597 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.575597   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    5.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    5.087790 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016777    0.000438    5.088227 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938227   clock uncertainty
                                  0.000000    4.938227   clock reconvergence pessimism
                                 -0.083742    4.854485   library setup time
                                              4.854485   data required time
---------------------------------------------------------------------------------------------
                                              4.854485   data required time
                                             -0.575597   data arrival time
---------------------------------------------------------------------------------------------
                                              4.278888   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024652    0.003973    0.525595 v _128_/A (sg13g2_inv_2)
     5    0.023778    0.036559    0.036129    0.561724 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036561    0.000205    0.561929 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.561929   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017367    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    5.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    5.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    5.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    5.087790 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    5.088650 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938650   clock uncertainty
                                  0.000000    4.938650   clock reconvergence pessimism
                                 -0.080375    4.858274   library setup time
                                              4.858274   data required time
---------------------------------------------------------------------------------------------
                                              4.858274   data required time
                                             -0.561929   data arrival time
---------------------------------------------------------------------------------------------
                                              4.296346   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201218    0.001977    0.748802 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010426    0.075886    0.106756    0.855558 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.075889    0.000595    0.856153 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004985    0.061461    0.080138    0.936291 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.061462    0.000327    0.936618 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003990    0.038916    0.051575    0.988192 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.038916    0.000160    0.988352 v _273_/A (sg13g2_nor2_1)
     1    0.008094    0.055949    0.059580    1.047933 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.055966    0.000755    1.048688 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006503    0.048940    0.054446    1.103134 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.048941    0.000441    1.103575 v output15/A (sg13g2_buf_2)
     1    0.053863    0.062673    0.099839    1.203414 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062777    0.001815    1.205229 v sine_out[1] (out)
                                              1.205229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.205229   data arrival time
---------------------------------------------------------------------------------------------
                                              1.644771   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.140489e-04 0.000000e+00 9.463019e-09 1.140583e-04  57.8%
Combinational        7.620081e-07 1.925003e-06 8.741590e-08 2.774427e-06   1.4%
Clock                5.594601e-05 2.457229e-05 6.130328e-08 8.057960e-05  40.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.707569e-04 2.649729e-05 1.581825e-07 1.974124e-04 100.0%
                            86.5%        13.4%         0.1%
%OL_METRIC_F power__internal__total 0.00017075688811019063
%OL_METRIC_F power__switching__total 2.649728958203923e-5
%OL_METRIC_F power__leakage__total 1.581825159746586e-7
%OL_METRIC_F power__total 0.0001974123588297516

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.15051393890597953
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.088227 source latency _294_/CLK ^
-0.088741 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150514 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.15051393890597953
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.088741 source latency _301_/CLK ^
-0.088227 target latency _294_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150514 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.12238854720540758
nom_fast_1p32V_m40C: 0.12238854720540758
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 1.6447710325929292
nom_fast_1p32V_m40C: 1.6447710325929292
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.122389
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.726212
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.088227         network latency _294_/CLK
        0.088741 network latency _301_/CLK
---------------
0.088227 0.088741 latency
        0.000514 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.093429         network latency _294_/CLK
        0.093893 network latency _301_/CLK
---------------
0.093429 0.093893 latency
        0.000465 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.27 fmax = 785.06
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-03-08/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
