#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr 15 15:38:24 2016
# Process ID: 13877
# Log file: /nfs/home/sasl/eleves/ei-se/3410698/Bureau/drone/FPGA/FPGArcade/FPGArcade.runs/impl_1/top.vdi
# Journal file: /nfs/home/sasl/eleves/ei-se/3410698/Bureau/drone/FPGA/FPGArcade/FPGArcade.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/nfs/home/sasl/eleves/ei-se/3410698/Bureau/drone/FPGA/FPGArcade/FPGArcade.srcs/constrs_1/new/Constraint.xdc]
Finished Parsing XDC File [/nfs/home/sasl/eleves/ei-se/3410698/Bureau/drone/FPGA/FPGArcade/FPGArcade.srcs/constrs_1/new/Constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1091.211 ; gain = 244.984 ; free physical = 657 ; free virtual = 1804
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in -290 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1100.230 ; gain = 9.012 ; free physical = 654 ; free virtual = 1801
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 150b3bab1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1570.738 ; gain = 0.000 ; free physical = 316 ; free virtual = 1463

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 5 cells.
Phase 2 Constant Propagation | Checksum: 20bf06938

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1570.738 ; gain = 0.000 ; free physical = 316 ; free virtual = 1463

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 86 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 295811f3b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1570.738 ; gain = 0.000 ; free physical = 316 ; free virtual = 1463
Ending Logic Optimization Task | Checksum: 295811f3b

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1570.738 ; gain = 0.000 ; free physical = 316 ; free virtual = 1463
Implement Debug Cores | Checksum: 224f163af
Logic Optimization | Checksum: 224f163af

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 295811f3b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1570.738 ; gain = 0.000 ; free physical = 316 ; free virtual = 1463
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1570.738 ; gain = 479.527 ; free physical = 316 ; free virtual = 1462
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1586.746 ; gain = 0.000 ; free physical = 312 ; free virtual = 1460
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/sasl/eleves/ei-se/3410698/Bureau/drone/FPGA/FPGArcade/FPGArcade.runs/impl_1/top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in -290 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1e7e277ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1587.746 ; gain = 0.000 ; free physical = 291 ; free virtual = 1438

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.746 ; gain = 0.000 ; free physical = 291 ; free virtual = 1438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.746 ; gain = 0.000 ; free physical = 291 ; free virtual = 1438

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: f2e3ac35

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1587.746 ; gain = 0.000 ; free physical = 291 ; free virtual = 1438
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: f2e3ac35

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: f2e3ac35

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 9adfcaea

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14eaf1b21

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design
Phase 2.1.2.1 Place Init Design | Checksum: 15a90fea7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408
Phase 2.1.2 Build Placer Netlist Model | Checksum: 15a90fea7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 15a90fea7

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 15a90fea7

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408
Phase 2.1 Placer Initialization Core | Checksum: 15a90fea7

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408
Phase 2 Placer Initialization | Checksum: 15a90fea7

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1674.773 ; gain = 87.027 ; free physical = 261 ; free virtual = 1408

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1ce01d321

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 253 ; free virtual = 1400

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1ce01d321

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 253 ; free virtual = 1400

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 26f692143

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 253 ; free virtual = 1400

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1de2bc6fa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 253 ; free virtual = 1400

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 12f7512b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 253 ; free virtual = 1401
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 12f7512b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 253 ; free virtual = 1401

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 12f7512b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 261 ; free virtual = 1408

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 12f7512b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 261 ; free virtual = 1408
Phase 4.4 Small Shape Detail Placement | Checksum: 12f7512b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 261 ; free virtual = 1408

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 12f7512b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401
Phase 4 Detail Placement | Checksum: 12f7512b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 17eea69bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 17eea69bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 17eea69bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 17eea69bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 17eea69bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 166d1ba3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 166d1ba3b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401
Ending Placer Task | Checksum: aa437226

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1722.797 ; gain = 135.051 ; free physical = 254 ; free virtual = 1401
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1722.797 ; gain = 0.000 ; free physical = 251 ; free virtual = 1400
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1722.797 ; gain = 0.000 ; free physical = 251 ; free virtual = 1399
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1722.797 ; gain = 0.000 ; free physical = 253 ; free virtual = 1401
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1722.797 ; gain = 0.000 ; free physical = 250 ; free virtual = 1398
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in -290 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16583080d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1766.449 ; gain = 43.652 ; free physical = 133 ; free virtual = 1281

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 16583080d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1779.445 ; gain = 56.648 ; free physical = 112 ; free virtual = 1260
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: c4a079b0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 160 ; free virtual = 1250

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 145d10f61

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 159 ; free virtual = 1250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 10037a1ca

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 159 ; free virtual = 1250
Phase 4 Rip-up And Reroute | Checksum: 10037a1ca

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 159 ; free virtual = 1250

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 10037a1ca

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 159 ; free virtual = 1250

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.111991 %
  Global Horizontal Routing Utilization  = 0.125423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 20.7207%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
Phase 6 Route finalize | Checksum: 10037a1ca

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 158 ; free virtual = 1250

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 10037a1ca

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 158 ; free virtual = 1249

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 13ce93db9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 158 ; free virtual = 1249
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 158 ; free virtual = 1250
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1794.500 ; gain = 71.703 ; free physical = 158 ; free virtual = 1250
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1794.500 ; gain = 0.000 ; free physical = 162 ; free virtual = 1256
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/sasl/eleves/ei-se/3410698/Bureau/drone/FPGA/FPGArcade/FPGArcade.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 15:39:19 2016...
