#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\PDS_2022.1\Pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 18 10:01:54 2022
Parse module hierarchy of project 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v". 
Process exit normally.


Process "Compile" started.
Current time: Tue Oct 18 10:14:04 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
I: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 34)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 35)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 36)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 37)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 38)] Convert attribute name from syn_keep to PAP_KEEP
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.229s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 50)] Elaborating instance u_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 126)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 59)] Elaborating instance u_ram_rw
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.035s wall, 0.016s user + 0.000s system = 0.016s CPU (44.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.029s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.050s wall, 0.016s user + 0.016s system = 0.031s CPU (62.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N37 (bmsWIDEMUX).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N69 (bmsREDOR).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.096s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Oct 18 10:14:06 2022
Action compile: Peak memory pool usage is 137 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Oct 18 10:14:07 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.040s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (91.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (410.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                19
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Oct 18 10:14:10 2022
Action synthesize: Peak memory pool usage is 227 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Oct 18 10:14:11 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'ip_1port_ram'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N257_1_0/gateop, insts:11.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N276_1.fsub_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N309_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N318_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.08 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 580      | 26304         | 3                  
| LUT                   | 569      | 17536         | 4                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 3.5      | 48            | 8                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 25       | 240           | 11                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 4             | 25                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 20            | 15                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Oct 18 10:14:23 2022
Action dev_map: Peak memory pool usage is 226 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Oct 18 10:14:23 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'addra_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea_tb' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
Wirelength after clock region global placement is 3932.
1st GP placement takes 0.72 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_48_328 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_105.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_48_328 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_106.
Clock placement takes 0.84 sec.

Pre global placement takes 2.20 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_106.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 15260.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
2nd GP placement takes 0.52 sec.

Wirelength after global placement is 3740.
Global placement takes 0.53 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 4333.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 15260.
	3 iterations finished.
	Final slack 15945.
Super clustering done.
Design Utilization : 4%.
3rd GP placement takes 0.52 sec.

Wirelength after post global placement is 3956.
Post global placement takes 0.52 sec.

Phase 4 Legalization started.
The average distance in LP is 1.096045.
Wirelength after legalization is 4479.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17238.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 4479.
Phase 5.2 DP placement started.
Legalized cost 17238.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4479.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 17238, TNS after placement is 0.
Placement done.
Total placement takes 3.56 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 0.47 sec.
Worst slack is 17238, TNS before global route is 0.
Processing design graph takes 0.09 sec.
Total memory for routing:
	47.388596 M.
Total nets for routing : 941.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 138 nets, it takes 0.00 sec.
Unrouted nets 260 at the end of iteration 0.
Unrouted nets 141 at the end of iteration 1.
Unrouted nets 70 at the end of iteration 2.
Unrouted nets 35 at the end of iteration 3.
Unrouted nets 25 at the end of iteration 4.
Unrouted nets 21 at the end of iteration 5.
Unrouted nets 15 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 0 at the end of iteration 16.
Global Routing step 2 processed 364 nets, it takes 0.89 sec.
Unrouted nets 8 at the end of iteration 0.
Unrouted nets 1 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 16 nets, it takes 0.00 sec.
Global routing takes 0.91 sec.
Total 962 subnets.
    forward max bucket size 18499 , backward 163.
        Unrouted nets 398 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.171875 sec.
    forward max bucket size 101 , backward 295.
        Unrouted nets 295 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 80 , backward 55.
        Unrouted nets 222 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 64 , backward 55.
        Unrouted nets 203 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 74 , backward 92.
        Unrouted nets 139 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 39 , backward 90.
        Unrouted nets 86 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 35 , backward 44.
        Unrouted nets 67 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 28.
        Unrouted nets 32 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 22.
        Unrouted nets 22 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 37 , backward 26.
        Unrouted nets 9 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 19.
        Unrouted nets 5 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 12.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 19.
        Unrouted nets 3 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 18.
        Unrouted nets 0 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
Detailed routing takes 13 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_5/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 0.33 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 659.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.08 sec.
Used SRB routing arc is 7325.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.27 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 165      | 3274          | 6                  
|   FF                     | 460      | 19644         | 3                  
|   LUT                    | 466      | 13096         | 4                  
|   LUT-FF pairs           | 286      | 13096         | 3                  
| Use of CLMS              | 45       | 1110          | 5                  
|   FF                     | 120      | 6660          | 2                  
|   LUT                    | 114      | 4440          | 3                  
|   LUT-FF pairs           | 71       | 4440          | 2                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 3.5      | 48            | 8                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 25       | 240           | 11                 
|   IOBD                   | 13       | 120           | 11                 
|   IOBR                   | 1        | 6             | 17                 
|   IOBS                   | 11       | 114           | 10                 
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 25       | 240           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 1        | 4             | 25                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 20            | 15                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:09s)
Action pnr: Real time elapsed is 0h:0m:13s
Action pnr: CPU time elapsed is 0h:0m:10s
Action pnr: Process CPU time elapsed is 0h:0m:10s
Current time: Tue Oct 18 10:14:35 2022
Action pnr: Peak memory pool usage is 631 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Oct 18 10:14:35 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:4s
Action report_timing: Process CPU time elapsed is 0h:0m:4s
Current time: Tue Oct 18 10:14:39 2022
Action report_timing: Peak memory pool usage is 648 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Oct 18 10:14:40 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 1.421875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:5s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Oct 18 10:14:44 2022
Action gen_bit_stream: Peak memory pool usage is 351 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v". 
Parse module hierarchy of project 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Tue Oct 18 10:20:49 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.196s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 38)] Elaborating instance u_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 126)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 47)] Elaborating instance u_ram_rw
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.024s wall, 0.016s user + 0.016s system = 0.031s CPU (130.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N37 (bmsWIDEMUX).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N69 (bmsREDOR).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Oct 18 10:20:51 2022
Action compile: Peak memory pool usage is 137 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Oct 18 10:20:51 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (352.9%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.012s wall, 0.000s user + 0.016s system = 0.016s CPU (132.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (102.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                19
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Oct 18 10:20:54 2022
Action synthesize: Peak memory pool usage is 226 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Oct 18 10:20:54 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

License checkout: fabric_inserter
E: Inserter-0006: Debug Core 0 Trigger Port 0 is unconnected.
E: Inserter-0008: Debug Core 0 Data Port width is 0.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Oct 18 10:20:56 2022
Action dev_map: Peak memory pool usage is 225 MB
File "C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.fic" has been removed from project successfully. 


Process "Device Map" started.
Current time: Tue Oct 18 10:21:18 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Flattening design 'ip_1port_ram'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLKA(instance u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ram_rw/N13_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: u_ram_rw/N22_1_1/gateop, insts:7.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 19       | 26304         | 1                  
| LUT                   | 20       | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 48            | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 25       | 240           | 11                 
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 6             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'ip_1port_ram' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/device_map/ip_1port_ram.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Oct 18 10:21:21 2022
Action dev_map: Peak memory pool usage is 225 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Oct 18 10:21:24 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'addra[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 726.
1st GP placement takes 0.47 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Clock placement takes 0.05 sec.

Pre global placement takes 1.12 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.30 sec.

Wirelength after global placement is 1053.
Global placement takes 0.31 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1122.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 16914.
	3 iterations finished.
	Final slack 17897.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.30 sec.

Wirelength after post global placement is 986.
Post global placement takes 0.30 sec.

Phase 4 Legalization started.
The average distance in LP is 4.062500.
Wirelength after legalization is 990.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18505.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 990.
Phase 5.2 DP placement started.
Legalized cost 18505.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 990.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 18505, TNS after placement is 0.
Placement done.
Total placement takes 1.78 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.42 sec.
Worst slack is 18505, TNS before global route is 0.
Processing design graph takes 0.08 sec.
Total memory for routing:
	46.839447 M.
Total nets for routing : 89.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 6 nets, it takes 0.02 sec.
Unrouted nets 9 at the end of iteration 0.
Unrouted nets 5 at the end of iteration 1.
Unrouted nets 3 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 3 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 2 processed 18 nets, it takes 0.05 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 14 nets, it takes 0.00 sec.
Global routing takes 0.06 sec.
Total 104 subnets.
    forward max bucket size 60 , backward 22.
        Unrouted nets 9 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 19.
        Unrouted nets 2 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 8.
        Unrouted nets 0 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
Detailed routing takes 2 iterations
Detailed routing takes 0.00 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 3.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.05 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 474.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.75 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 7        | 3274          | 1                  
|   FF                     | 19       | 19644         | 1                  
|   LUT                    | 24       | 13096         | 1                  
|   LUT-FF pairs           | 9        | 13096         | 1                  
| Use of CLMS              | 0        | 1110          | 0                  
|   FF                     | 0        | 6660          | 0                  
|   LUT                    | 0        | 4440          | 0                  
|   LUT-FF pairs           | 0        | 4440          | 0                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 48            | 2                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 25       | 240           | 11                 
|   IOBD                   | 13       | 120           | 11                 
|   IOBR                   | 1        | 6             | 17                 
|   IOBS                   | 11       | 114           | 10                 
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 25       | 240           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'ip_1port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:05s)
Action pnr: Real time elapsed is 0h:0m:7s
Action pnr: CPU time elapsed is 0h:0m:6s
Action pnr: Process CPU time elapsed is 0h:0m:6s
Current time: Tue Oct 18 10:21:30 2022
Action pnr: Peak memory pool usage is 629 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Oct 18 10:21:31 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:3s
Action report_timing: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Oct 18 10:21:35 2022
Action report_timing: Peak memory pool usage is 633 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Oct 18 10:21:35 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 0.812500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:5s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Oct 18 10:21:39 2022
Action gen_bit_stream: Peak memory pool usage is 337 MB
Process "Generate Bitstream" done.
File "C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/synthesize/ip_1port_ram_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Tue Oct 18 10:31:03 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Analyzing module ip_1port_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Analyzing module ram_rw (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Analyzing module ipml_spram_v1_5_ram_1port (library work)
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 215)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0001: Analyzing file C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v
I: Verilog-0002: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Analyzing module ram_1port (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj} C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v successfully.
I: Module "ip_1port_ram" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.151s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 22)] Elaborating module ip_1port_ram
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 38)] Elaborating instance u_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 18)] Elaborating module ram_1port
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/ram_1port.v(line number: 126)] Elaborating instance U_ipml_spram_ram_1port
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 19)] Elaborating module ipml_spram_v1_5_ram_1port
I: Module instance {ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port} parameter value:
    c_SIM_DEVICE = PGL22G
    c_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = SINGLE_PORT
    c_WRITE_MODE = NORMAL_WRITE
C: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 140)] IPSpecCheck: 01030300 ipml_flex_spram parameter setting error !!!: c_ADDR_WIDTH must between 8-20 (module instance : ip_1port_ram.u_ram_1port.U_ipml_spram_ram_1port)
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 265)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 269)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 273)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 277)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
W: Verilog-2038: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 281)] Case condition never applies
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 512)] Elaborating instance U_GTP_DRM9K
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 426)] Net DA_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[8] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
W: Verilog-2020: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v(line number: 427)] Net DB_bus[17] in ipml_spram_v1_5_ram_1port(original module ipml_spram_v1_5_ram_1port) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ip_1port_ram.v(line number: 47)] Elaborating instance u_ram_rw
I: Verilog-0003: [C:/Users/ch/Desktop/2022.1/ip_1port_ram/rtl/ram_rw.v(line number: 23)] Elaborating module ram_rw
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.016s system = 0.016s CPU (310.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.023s wall, 0.016s user + 0.000s system = 0.016s CPU (66.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N37 (bmsWIDEMUX).
I: Constant propagation done on N109 (bmsREDAND).
I: Constant propagation done on N106 (bmsWIDEINV).
I: Constant propagation done on N69 (bmsREDOR).
I: Constant propagation done on N83 (bmsREDAND).
I: Constant propagation done on N84 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (311.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Oct 18 10:31:06 2022
Action compile: Peak memory pool usage is 137 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Oct 18 10:31:06 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (200.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (973.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (97.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                19
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Oct 18 10:31:08 2022
Action synthesize: Peak memory pool usage is 226 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Oct 18 10:31:08 2022
Compiling architecture definition.
Analyzing project file 'C:/Users/ch/Desktop/2022.1/ip_1port_ram/prj/ip_1port_ram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
E: Inserter-0018: E: Flow-0127: Process exits abnormally.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Oct 18 10:31:11 2022
Action dev_map: Peak memory pool usage is 225 MB
Process exit normally.
