<root><simulation><result_generated_time />2023-05-12 16:44:35<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [672, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('C', 3)], [('C', 32)]], [], []]<I />[[], [[('OY', 7), ('C', 3)], [('C', 32)]], [], []]<O />[[[('C', 3)], [('C', 32)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OX', 14), ('OY', 2), ('K', 3)], [('K', 12)], []]<I />[[('K', 16), ('OX', 14), ('OY', 2), ('K', 3), ('K', 12)], [], []]<O />[[('K', 16)], [('OX', 14), ('OY', 2), ('K', 3), ('K', 12)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [7.0, 28, 1, 1], 'I': [1.0, 576.0, 1.0, 1.0], 'O': [96.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 442368, 442368], 'I': [224, 150528, 150528], 'O': [128, 903168, 903168], 'O_partial': [0, 0, 0], 'O_final': [128, 903168, 903168]}<actual_mem_utilization_individual />{'W': [0.75, 0.01, 0.0], 'I': [0.44, 0.0, 0.0], 'O': [0.25, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.04, 0.0], 'I': [0.44, 0.04, 0.0], 'O': [0.25, 0.04, 0.0]}<effective_mem_size_bit />{'W': [128, 36864, 442368], 'I': [224, 150528, 150528], 'O': [8, 64512, 903168], 'O_partial': [0, 0, 0], 'O_final': [8, 64512, 903168]}<total_unit_count />{'W': [672, 96, 1, 1], 'I': [672, 672, 1, 1], 'O': [672, 7, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [672, 672, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [96.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1548288, 55296], [55296, 55296], [55296, 0]]<I />[[677376, 18816], [18816, 18816], [18816, 0]]<O />[[(0, 112896), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 112896), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[193536, 6912], [864, 864], [216, 0]]<I />[[84672, 2352], [294, 294], [74, 0]]<O />[[(0, 14112), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 14112], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />5677056</mac_count></basic_info><energy><total_energy />23977414.5<mem_energy_breakdown><W />[67.6, 171.2, 287.7]<I />[29.3, 58.3, 97.9]<O />[9.9, 349.6, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />283852.8<total />23975755.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6097<utilization_without_data_loading />0.6562<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.9291<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />17358<latency_cycle_without_data_loading />16128<ideal_computing_cycle />16128<data_loading><load_cycle_total />1230<load_cycle_individual />{'W': [72, 864, 0], 'I': [294, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 295}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-16127], [-14718, -13992], [-16128, -16128]], 'I': [[-16127], [-16128, -16128], [-16128, -16128]], 'O': [[-16128], [-14112, -14112], [-14364, -15687]]}<mem_stall_cycle_shared />{'W': [[-16127], [-14718, 0], [0, 0]], 'I': [[-16127], [-16128, 0], [0, 0]], 'O': [[-16128], [-14112, -14112], [-14364, -15687]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 442368, 442368], 'I': [224, 150528, 150528], 'O': [128, 903168, 903168], 'O_partial': [0, 0, 0], 'O_final': [128, 903168, 903168]}<data_size_each_level_total />{'W': [36864, 442368, 442368], 'I': [150528, 150528, 150528], 'O': [896, 903168, 903168]}<loop_cycles_each_level />{'W': [1344, 16128, 16128], 'I': [16128, 16128, 16128], 'O': [16, 16128, 16128]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [36, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [27.4, 27.4], [27.4, 27.4]], 'I': [[8.0, 0.0], [9.3, 9.3], [9.3, 9.3]], 'O': [[8.0, 8.0], [56.0, 56.0], [56.0, 56.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [27.4, 27.4], [27.4, 27.4]], 'I': [[8.0, 0.5], [336.0, 9.3], [9.3, 9.3]], 'O': [[8.0, 8.0], [56.0, 56.0], [56.0, 56.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [27.4, 27.4], [27.4, 0]], 'I': [[8.0, 0.0], [9.3, 9.3], [9.3, 0]], 'O': [[8.0, 8.0], [56.0, 56.0], [56.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [92.8, 92.8], [36.8, 56.0]], 'I': [[8.0, 0.0], [92.8, 92.8], [36.8, 56.0]], 'O': [[8.0, 8.0], [92.8, 92.8], [36.8, 56.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 16128], [1344, 1344, 12], [16128, 16128, 1]], 'I': [[1, 1, 16128], [16128, 16128, 1], [16128, 16128, 1]], 'O': [[1, 1, 16128], [16, 16, 1008], [16128, 16128, 1]]}<trans_time_real />{'W': [[0, 1, 16128], [[6, 1344, 12], [72, 1344, 12]], [[864, 16128, 1], [216, 16128, 1]]], 'I': [[0, 1, 16128], [[4, 16128, 1], [294, 16128, 1]], [[294, 16128, 1], [74, 16128, 1]]], 'O': [[0, 1, 16128], [[2, 16, 1008], [2, 16, 1008]], [[1764, 16128, 1], [441, 16128, 1]]]}<single_stall_cycle />{'W': [[-1], [-1338, -1272], [-15264, -15912]], 'I': [[-1], [-16124, -15834], [-15834, -16054]], 'O': [[-1], [-14, -14], [-14364, -15687]]}<single_stall_count />{'W': [16127, 11, 0], 'I': [16127, 0, 0], 'O': [16128, 1008, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [792, 0], 'I': [0, 0], 'O': [2016, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-15336, -16128], [-14112, -14364]], 1: [[-16128, -16128], [-14364, -16128]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>