INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:19:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 buffer24/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.182ns (24.296%)  route 3.683ns (75.704%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3853, unset)         0.508     0.508    buffer24/control/clk
    SLICE_X58Y156        FDRE                                         r  buffer24/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y156        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer24/control/outputValid_reg/Q
                         net (fo=14, routed)          0.402     1.164    buffer24/control/outputValid_reg_0
    SLICE_X57Y155        LUT2 (Prop_lut2_I0_O)        0.043     1.207 f  buffer24/control/fullReg_i_9__4/O
                         net (fo=2, routed)           0.543     1.750    buffer24/control/fullReg_i_9__4_n_0
    SLICE_X54Y152        LUT6 (Prop_lut6_I2_O)        0.043     1.793 f  buffer24/control/fullReg_i_5__13/O
                         net (fo=12, routed)          0.573     2.366    control_merge5/tehb/control/fullReg_reg_11
    SLICE_X49Y140        LUT4 (Prop_lut4_I0_O)        0.043     2.409 f  control_merge5/tehb/control/fullReg_i_2__18/O
                         net (fo=6, routed)           0.524     2.933    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_reg_9
    SLICE_X46Y137        LUT6 (Prop_lut6_I5_O)        0.043     2.976 f  control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__75/O
                         net (fo=5, routed)           0.168     3.144    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__75_n_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.043     3.187 f  control_merge6/fork_valid/generateBlocks[1].regblock/Memory[0][6]_i_2__4/O
                         net (fo=19, routed)          0.383     3.571    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[0]_0
    SLICE_X43Y132        LUT5 (Prop_lut5_I3_O)        0.043     3.614 r  lsq4/handshake_lsq_lsq4_core/stq_addr_1_q[6]_i_4__0/O
                         net (fo=3, routed)           0.447     4.061    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_sta_dispatcher/entry_port_options_1_0
    SLICE_X43Y126        LUT4 (Prop_lut4_I0_O)        0.043     4.104 r  lsq4/handshake_lsq_lsq4_core/stq_addr_0_q[6]_i_16__0/O
                         net (fo=1, routed)           0.000     4.104    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q[6]_i_16__0_n_0
    SLICE_X43Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.361 r  lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     4.361    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_4__0_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.410 r  lsq4/handshake_lsq_lsq4_core/stq_addr_4_q_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     4.410    lsq4/handshake_lsq_lsq4_core/stq_addr_4_q_reg[6]_i_4__0_n_0
    SLICE_X43Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.459 r  lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.459    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_8__0_n_0
    SLICE_X43Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.612 f  lsq4/handshake_lsq_lsq4_core/stq_addr_4_q_reg[6]_i_8__0/O[1]
                         net (fo=1, routed)           0.340     4.952    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_sta_dispatcher/TEMP_11_double_out_01[13]
    SLICE_X40Y127        LUT6 (Prop_lut6_I5_O)        0.119     5.071 r  lsq4/handshake_lsq_lsq4_core/stq_addr_5_q[6]_i_1__0/O
                         net (fo=8, routed)           0.302     5.373    lsq4/handshake_lsq_lsq4_core/stq_addr_wen_5
    SLICE_X41Y127        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=3853, unset)         0.483     5.683    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X41Y127        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[3]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X41Y127        FDRE (Setup_fdre_C_CE)      -0.194     5.453    lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[3]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.080    




