# Intel-Cyclone-10-LP
A repository of my developments for the Intel Cyclone 10 LP Evaluation Kit<br>
<img src="cyclone-10-lp-board.jpg">

References:
- Intel (2020). Cyclone 10 LP Device Overview. https://www.intel.com/content/www/us/en/docs/programmable/683879/current/device-overview.html<br>
- Intel (2020). Cyclone 10 LP FPGA Evaluation Kit. https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/cyclone/10-lp-evaluation-kit.html<br>
- Intel (2017). Cyclone 10 LP Nios II 'Hello World' Lab Manual. https://www.intel.com/content/dam/support/us/en/programmable/support-resources/fpga-wiki/asset03/c10lp-nios-ii-hello-world-lab-manual.pdf<br><br>

Video References:
- ClockFabric (2018). Introducing Intel Cyclone 10 LP FPGA. https://www.youtube.com/watch?v=w_FmjOG6kxQ&list=PLFfHucesVFJIsXRupVNl27LgeE_31wdYw<br>
- Weber Luo (2023). Build a Soft Core CPU - Part Three - NIOS II in Intel FPGA. https://www.youtube.com/watch?v=ViHD-lVTHJ8<br>
- Digitronix Nepal (2019). Altera Cyclone 10 LP FPGA Board Programming with Quartus Prime Lite Software. https://www.youtube.com/watch?v=rmsuWwZfjDs<br>
- FPGAWorld (2023). Implementación del procesador NIOS II en una FPGA-Introducción a Soft-processors Parte 3. https://www.youtube.com/watch?v=BF38mgi1D7Y<br>
