selector_to_html = {"a[href=\"#_CPPv4N7Mancala6DoMoveE6size_t6move_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala6DoMoveE6size_t6move_t\">\n<span id=\"_CPPv3N7Mancala6DoMoveE6size_t6move_t\"></span><span id=\"_CPPv2N7Mancala6DoMoveE6size_t6move_t\"></span><span id=\"Mancala::DoMove__s.move_t\"></span><span class=\"target\" id=\"classMancala_1afee69e4dd3909bfbdc3a551caf8624dd\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">DoMove</span></span></span><span class=\"sig-paren\">(</span><span class=\"p\"><span class=\"pre\">[[</span></span><span class=\"pre\">maybe_unused</span><span class=\"p\"><span class=\"pre\">]]</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">player</span></span>, <a class=\"reference internal\" href=\"#_CPPv4N7Mancala6move_tE\" title=\"Mancala::move_t\"><span class=\"n\"><span class=\"pre\">move_t</span></span></a><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">cell</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala6boardBE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala6boardBE\">\n<span id=\"_CPPv3N7Mancala6boardBE\"></span><span id=\"_CPPv2N7Mancala6boardBE\"></span><span id=\"Mancala::boardB__side_t\"></span><span class=\"target\" id=\"classMancala_1af27f32afb317e34a752bec05269c1af0\"></span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">boardB</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala5ResetEb\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala5ResetEb\">\n<span id=\"_CPPv3N7Mancala5ResetEb\"></span><span id=\"_CPPv2N7Mancala5ResetEb\"></span><span id=\"Mancala::Reset__b\"></span><span class=\"target\" id=\"classMancala_1accb4bebe664ed4bdb9e7ba9e70e50623\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Reset</span></span></span><span class=\"sig-paren\">(</span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">A_first</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">true</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"../../base/api/array.html#_CPPv4I0_6size_tE5array\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I0_6size_tE5array\">\n<span id=\"_CPPv3I0_6size_tE5array\"></span><span id=\"_CPPv2I0_6size_tE5array\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">NUM_ELEMENTS</span></span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"structarray\"></span><span class=\"k\"><span class=\"pre\">struct</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">array</span></span></span><br/></dt><dd><p>We are in debug mode, so array has the same interface as std::array, but with extra bounds checking. Using vector as our base since it has the right pieces and is dynamic. </p></dd>", "a[href=\"../../bits/api/Bits.html#_CPPv4St\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4St\">\n<span id=\"_CPPv3St\"></span><span id=\"_CPPv2St\"></span><span id=\"std\"></span><span class=\"target\" id=\"namespacestd\"></span><span class=\"k\"><span class=\"pre\">namespace</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">std</span></span></span><br/></dt><dd><p>STL namespace. </p></dd>", "a[href=\"#_CPPv47Mancala\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv47Mancala\">\n<span id=\"_CPPv37Mancala\"></span><span id=\"_CPPv27Mancala\"></span><span id=\"Mancala\"></span><span class=\"target\" id=\"classMancala\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Mancala</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala6move_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala6move_tE\">\n<span id=\"_CPPv3N7Mancala6move_tE\"></span><span id=\"_CPPv2N7Mancala6move_tE\"></span><span class=\"target\" id=\"classMancala_1a11773c304e0018a9b58033902facbcc9\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">move_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala7MancalaEb\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala7MancalaEb\">\n<span id=\"_CPPv3N7Mancala7MancalaEb\"></span><span id=\"_CPPv2N7Mancala7MancalaEb\"></span><span id=\"Mancala::Mancala__b\"></span><span class=\"target\" id=\"classMancala_1aa2a6ccfbe1b338128e2ddc04034ec22c\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Mancala</span></span></span><span class=\"sig-paren\">(</span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">A_first</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">true</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4I0DpE6vector\">\n<span id=\"_CPPv3I0DpE6vector\"></span><span id=\"_CPPv2I0DpE6vector\"></span><span class=\"k\"><span class=\"pre\">template</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">T</span></span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">typename</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">...</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Ts</span></span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/><span class=\"target\" id=\"classvector\"></span><span class=\"k\"><span class=\"pre\">class</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">vector</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">:</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">public</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">vector</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4I0DpE6vector\" title=\"vector::T\"><span class=\"n\"><span class=\"pre\">T</span></span></a><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4I0DpE6vector\" title=\"vector::Ts\"><span class=\"n\"><span class=\"pre\">Ts</span></span></a><span class=\"p\"><span class=\"pre\">...</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd><p>Build a debug wrapper vector around std::vector. </p></dd>", "a[href=\"#_CPPv4N7Mancala10GetCurSideEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala10GetCurSideEv\">\n<span id=\"_CPPv3N7Mancala10GetCurSideEv\"></span><span id=\"_CPPv2N7Mancala10GetCurSideEv\"></span><span id=\"Mancala::GetCurSide\"></span><span class=\"target\" id=\"classMancala_1ae1def3965a45211178379d2fffef623f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetCurSide</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#mancala-hpp\"]": "<h1 class=\"tippy-header\" style=\"margin-top: 0;\">Mancala.hpp<a class=\"headerlink\" href=\"#mancala-hpp\" title=\"Link to this heading\">\uf0c1</a></h1><p>A simple Malcala game state handler. </p>", "a[href=\"#_CPPv4NK7Mancala7IsTurnBEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala7IsTurnBEv\">\n<span id=\"_CPPv3NK7Mancala7IsTurnBEv\"></span><span id=\"_CPPv2NK7Mancala7IsTurnBEv\"></span><span id=\"Mancala::IsTurnBC\"></span><span class=\"target\" id=\"classMancala_1a3937cb67c6a5f99f4a4498f83399aedb\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">IsTurnB</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala9is_A_turnE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala9is_A_turnE\">\n<span id=\"_CPPv3N7Mancala9is_A_turnE\"></span><span id=\"_CPPv2N7Mancala9is_A_turnE\"></span><span id=\"Mancala::is_A_turn__b\"></span><span class=\"target\" id=\"classMancala_1a63bfece6eb216cbdb05ed8ac6be53ea1\"></span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">is_A_turn</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7MancalaD0Ev\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7MancalaD0Ev\">\n<span id=\"_CPPv3N7MancalaD0Ev\"></span><span id=\"_CPPv2N7MancalaD0Ev\"></span><span id=\"Mancala::~Mancala\"></span><span class=\"target\" id=\"classMancala_1aa5674054ff53360ecc38676121bd65b8\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">~Mancala</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala10GetCurSideEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala10GetCurSideEv\">\n<span id=\"_CPPv3NK7Mancala10GetCurSideEv\"></span><span id=\"_CPPv2NK7Mancala10GetCurSideEv\"></span><span id=\"Mancala::GetCurSideC\"></span><span class=\"target\" id=\"classMancala_1a3b06fe6ed24447c3774e8be4486ebe9e\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetCurSide</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala12GetOtherSideEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala12GetOtherSideEv\">\n<span id=\"_CPPv3NK7Mancala12GetOtherSideEv\"></span><span id=\"_CPPv2NK7Mancala12GetOtherSideEv\"></span><span id=\"Mancala::GetOtherSideC\"></span><span class=\"target\" id=\"classMancala_1a33f8f50ed7e39ae6d1a90c71c11799cd\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetOtherSide</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala6ScoreAEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala6ScoreAEv\">\n<span id=\"_CPPv3NK7Mancala6ScoreAEv\"></span><span id=\"_CPPv2NK7Mancala6ScoreAEv\"></span><span id=\"Mancala::ScoreAC\"></span><span class=\"target\" id=\"classMancala_1ad6f825c538f7f44751033e598413c586\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ScoreA</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala6ScoreBEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala6ScoreBEv\">\n<span id=\"_CPPv3NK7Mancala6ScoreBEv\"></span><span id=\"_CPPv2NK7Mancala6ScoreBEv\"></span><span id=\"Mancala::ScoreBC\"></span><span class=\"target\" id=\"classMancala_1a9e89a4b03e2c4633cefb0a64ca1d9cdd\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">ScoreB</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala8GetScoreE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala8GetScoreE6size_t\">\n<span id=\"_CPPv3N7Mancala8GetScoreE6size_t\"></span><span id=\"_CPPv2N7Mancala8GetScoreE6size_t\"></span><span id=\"Mancala::GetScore__s\"></span><span class=\"target\" id=\"classMancala_1a1d47a34c981854e7268bf45bf7092dfb\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetScore</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">player</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala8GetSideBEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala8GetSideBEv\">\n<span id=\"_CPPv3NK7Mancala8GetSideBEv\"></span><span id=\"_CPPv2NK7Mancala8GetSideBEv\"></span><span id=\"Mancala::GetSideBC\"></span><span class=\"target\" id=\"classMancala_1a727644ef2187c09ac73b73467c15a507\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetSideB</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala6boardAE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala6boardAE\">\n<span id=\"_CPPv3N7Mancala6boardAE\"></span><span id=\"_CPPv2N7Mancala6boardAE\"></span><span id=\"Mancala::boardA__side_t\"></span><span class=\"target\" id=\"classMancala_1aa8aa333a559d0f3f4d8104bdb0521c1a\"></span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">boardA</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala5PrintERNSt7ostreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala5PrintERNSt7ostreamE\">\n<span id=\"_CPPv3N7Mancala5PrintERNSt7ostreamE\"></span><span id=\"_CPPv2N7Mancala5PrintERNSt7ostreamE\"></span><span id=\"Mancala::Print__osR\"></span><span class=\"target\" id=\"classMancala_1a2e50ce1de658f72fcfa562346ca2b0ee\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">Print</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">ostream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">os</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">cout</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala10PrintSmallERKNSt6stringERNSt7ostreamE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala10PrintSmallERKNSt6stringERNSt7ostreamE\">\n<span id=\"_CPPv3N7Mancala10PrintSmallERKNSt6stringERNSt7ostreamE\"></span><span id=\"_CPPv2N7Mancala10PrintSmallERKNSt6stringERNSt7ostreamE\"></span><span id=\"Mancala::PrintSmall__ssCR.osR\"></span><span class=\"target\" id=\"classMancala_1ab03d5530cc9b00bbfe5811b64a261e4f\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">PrintSmall</span></span></span><span class=\"sig-paren\">(</span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">string</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">title</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"s\"><span class=\"pre\">\"\"</span></span>, <a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">ostream</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"n sig-param\"><span class=\"pre\">os</span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">cout</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala8TestOverEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala8TestOverEv\">\n<span id=\"_CPPv3N7Mancala8TestOverEv\"></span><span id=\"_CPPv2N7Mancala8TestOverEv\"></span><span id=\"Mancala::TestOver\"></span><span class=\"target\" id=\"classMancala_1aecd77d7e4a54fdeae9a1cbe326e703ea\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">TestOver</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala12GetCurPlayerEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala12GetCurPlayerEv\">\n<span id=\"_CPPv3NK7Mancala12GetCurPlayerEv\"></span><span id=\"_CPPv2NK7Mancala12GetCurPlayerEv\"></span><span id=\"Mancala::GetCurPlayerC\"></span><span class=\"target\" id=\"classMancala_1a8a0f693bd0c530f5d055a1f8accdec86\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetCurPlayer</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala4GetBE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala4GetBE6size_t\">\n<span id=\"_CPPv3NK7Mancala4GetBE6size_t\"></span><span id=\"_CPPv2NK7Mancala4GetBE6size_t\"></span><span id=\"Mancala::GetB__sC\"></span><span class=\"target\" id=\"classMancala_1af73c6bc3c91bb0c1b1c9a8a83dd5414e\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetB</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">i</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala13AsVectorInputE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala13AsVectorInputE6size_t\">\n<span id=\"_CPPv3NK7Mancala13AsVectorInputE6size_t\"></span><span id=\"_CPPv2NK7Mancala13AsVectorInputE6size_t\"></span><span id=\"Mancala::AsVectorInput__sC\"></span><span class=\"target\" id=\"classMancala_1aa71dcb950acefdb0c6fdc3d241590490\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AsVectorInput</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">player_id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala12GetOtherSideEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala12GetOtherSideEv\">\n<span id=\"_CPPv3N7Mancala12GetOtherSideEv\"></span><span id=\"_CPPv2N7Mancala12GetOtherSideEv\"></span><span id=\"Mancala::GetOtherSide\"></span><span class=\"target\" id=\"classMancala_1a1736a9675cb3b8effdcd84fe9f182964\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetOtherSide</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala11IsMoveValidE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala11IsMoveValidE6size_t\">\n<span id=\"_CPPv3NK7Mancala11IsMoveValidE6size_t\"></span><span id=\"_CPPv2NK7Mancala11IsMoveValidE6size_t\"></span><span id=\"Mancala::IsMoveValid__sC\"></span><span class=\"target\" id=\"classMancala_1a99a4818a9946d246140dfaf359945a75\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">IsMoveValid</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">move</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala4overE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala4overE\">\n<span id=\"_CPPv3N7Mancala4overE\"></span><span id=\"_CPPv2N7Mancala4overE\"></span><span id=\"Mancala::over__b\"></span><span class=\"target\" id=\"classMancala_1af1c7c04634d6291b8732d3bdb9e56842\"></span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">over</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">false</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala8GetSideAEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala8GetSideAEv\">\n<span id=\"_CPPv3N7Mancala8GetSideAEv\"></span><span id=\"_CPPv2N7Mancala8GetSideAEv\"></span><span id=\"Mancala::GetSideA\"></span><span class=\"target\" id=\"classMancala_1acc5864128e6edc7763870269f8e257ee\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetSideA</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala8GetSideBEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala8GetSideBEv\">\n<span id=\"_CPPv3N7Mancala8GetSideBEv\"></span><span id=\"_CPPv2N7Mancala8GetSideBEv\"></span><span id=\"Mancala::GetSideB\"></span><span class=\"target\" id=\"classMancala_1aa516271facf6b3e568c55dcc72e0b688\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetSideB</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala6DoMoveE6move_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala6DoMoveE6move_t\">\n<span id=\"_CPPv3N7Mancala6DoMoveE6move_t\"></span><span id=\"_CPPv2N7Mancala6DoMoveE6move_t\"></span><span id=\"Mancala::DoMove__move_t\"></span><span class=\"target\" id=\"classMancala_1a0797270835c1edfe76af86d5ca32685d\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">DoMove</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6move_tE\" title=\"Mancala::move_t\"><span class=\"n\"><span class=\"pre\">move_t</span></span></a><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">cell</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala10turn_countE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala10turn_countE\">\n<span id=\"_CPPv3N7Mancala10turn_countE\"></span><span id=\"_CPPv2N7Mancala10turn_countE\"></span><span id=\"Mancala::turn_count__s\"></span><span class=\"target\" id=\"classMancala_1a63777a7a853c8f55d005f5c1193e4fd6\"></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">turn_count</span></span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala6IsDoneEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala6IsDoneEv\">\n<span id=\"_CPPv3NK7Mancala6IsDoneEv\"></span><span id=\"_CPPv2NK7Mancala6IsDoneEv\"></span><span id=\"Mancala::IsDoneC\"></span><span class=\"target\" id=\"classMancala_1a5ecdd085f26d7fcab83eebf0614bd149\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">IsDone</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala14GetMoveOptionsEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala14GetMoveOptionsEv\">\n<span id=\"_CPPv3N7Mancala14GetMoveOptionsEv\"></span><span id=\"_CPPv2N7Mancala14GetMoveOptionsEv\"></span><span id=\"Mancala::GetMoveOptions\"></span><span class=\"target\" id=\"classMancala_1ab1b889151ed84c2eb1523bbbb5bd0969\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/vector.html#_CPPv4I0DpE6vector\" title=\"vector\"><span class=\"n\"><span class=\"pre\">vector</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6move_tE\" title=\"Mancala::move_t\"><span class=\"n\"><span class=\"pre\">move_t</span></span></a><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetMoveOptions</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala7AsInputE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala7AsInputE6size_t\">\n<span id=\"_CPPv3NK7Mancala7AsInputE6size_t\"></span><span id=\"_CPPv2NK7Mancala7AsInputE6size_t\"></span><span id=\"Mancala::AsInput__sC\"></span><span class=\"target\" id=\"classMancala_1a278846bbb702ec5a9f26de4b80b4f2b4\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../bits/api/Bits.html#_CPPv4St\" title=\"std\"><span class=\"n\"><span class=\"pre\">std</span></span></a><span class=\"p\"><span class=\"pre\">::</span></span><span class=\"n\"><span class=\"pre\">unordered_map</span></span><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"kt\"><span class=\"pre\">int</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">double</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">AsInput</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">player_id</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala8GetSideAEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala8GetSideAEv\">\n<span id=\"_CPPv3NK7Mancala8GetSideAEv\"></span><span id=\"_CPPv2NK7Mancala8GetSideAEv\"></span><span id=\"Mancala::GetSideAC\"></span><span class=\"target\" id=\"classMancala_1a1854eafdf6f69eab5bf9e26b1b2e1481\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">&amp;</span></span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetSideA</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala4GetAE6size_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala4GetAE6size_t\">\n<span id=\"_CPPv3NK7Mancala4GetAE6size_t\"></span><span id=\"_CPPv2NK7Mancala4GetAE6size_t\"></span><span id=\"Mancala::GetA__sC\"></span><span class=\"target\" id=\"classMancala_1ab84e04c9328dc20fbc3b95906092c519\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">GetA</span></span></span><span class=\"sig-paren\">(</span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">i</span></span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala6side_tE\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala6side_tE\">\n<span id=\"_CPPv3N7Mancala6side_tE\"></span><span id=\"_CPPv2N7Mancala6side_tE\"></span><span class=\"target\" id=\"classMancala_1a5076734f9225e9984cd65bb2462ec0cc\"></span><span class=\"k\"><span class=\"pre\">using</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">side_t</span></span></span><span class=\"w\"> </span><span class=\"p\"><span class=\"pre\">=</span></span><span class=\"w\"> </span><a class=\"reference internal\" href=\"../../base/api/array.html#_CPPv4I0_6size_tE5array\" title=\"array\"><span class=\"n\"><span class=\"pre\">array</span></span></a><span class=\"p\"><span class=\"pre\">&lt;</span></span><span class=\"n\"><span class=\"pre\">size_t</span></span><span class=\"p\"><span class=\"pre\">,</span></span><span class=\"w\"> </span><span class=\"m\"><span class=\"pre\">7</span></span><span class=\"p\"><span class=\"pre\">&gt;</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4NK7Mancala7IsTurnAEv\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4NK7Mancala7IsTurnAEv\">\n<span id=\"_CPPv3NK7Mancala7IsTurnAEv\"></span><span id=\"_CPPv2NK7Mancala7IsTurnAEv\"></span><span id=\"Mancala::IsTurnAC\"></span><span class=\"target\" id=\"classMancala_1ad2b84d8a65920ccd4088fb527a856302\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">bool</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">IsTurnA</span></span></span><span class=\"sig-paren\">(</span><span class=\"sig-paren\">)</span><span class=\"w\"> </span><span class=\"k\"><span class=\"pre\">const</span></span><br/></dt><dd></dd>", "a[href=\"#_CPPv4N7Mancala8SetBoardE6side_t6side_t\"]": "<dt class=\"sig sig-object cpp\" id=\"_CPPv4N7Mancala8SetBoardE6side_t6side_t\">\n<span id=\"_CPPv3N7Mancala8SetBoardE6side_t6side_t\"></span><span id=\"_CPPv2N7Mancala8SetBoardE6side_t6side_t\"></span><span id=\"Mancala::SetBoard__side_t.side_t\"></span><span class=\"target\" id=\"classMancala_1af7fc6ba1c0ce211b9495b7933d68d643\"></span><span class=\"k\"><span class=\"pre\">inline</span></span><span class=\"w\"> </span><span class=\"kt\"><span class=\"pre\">void</span></span><span class=\"w\"> </span><span class=\"sig-name descname\"><span class=\"n\"><span class=\"pre\">SetBoard</span></span></span><span class=\"sig-paren\">(</span><a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">a</span></span>, <a class=\"reference internal\" href=\"#_CPPv4N7Mancala6side_tE\" title=\"Mancala::side_t\"><span class=\"n\"><span class=\"pre\">side_t</span></span></a><span class=\"w\"> </span><span class=\"n sig-param\"><span class=\"pre\">b</span></span><span class=\"sig-paren\">)</span><br/></dt><dd></dd>"}
skip_classes = ["headerlink", "sd-stretched-link"]

window.onload = function () {
    for (const [select, tip_html] of Object.entries(selector_to_html)) {
        const links = document.querySelectorAll(` ${select}`);
        for (const link of links) {
            if (skip_classes.some(c => link.classList.contains(c))) {
                continue;
            }

            tippy(link, {
                content: tip_html,
                allowHTML: true,
                arrow: true,
                placement: 'auto-start', maxWidth: 500, interactive: false,

            });
        };
    };
    console.log("tippy tips loaded!");
};
