# Micro-CUDA Compiler

**å°‡ CUDA-like C++ ç·¨è­¯åˆ° ESP32 CUDA VM çš„ç·¨è­¯å™¨å·¥å…·éˆ**

---

## ğŸ¯ å°ˆæ¡ˆæ¦‚è¿°

Micro-CUDA Compiler (MCC) æ˜¯ä¸€å€‹å®Œæ•´çš„ç·¨è­¯å™¨å·¥å…·éˆï¼Œè®“ä½ èƒ½å¤ ï¼š

1. ä½¿ç”¨ç†Ÿæ‚‰çš„ **CUDA-style C++** æ’°å¯«ä¸¦è¡Œç¨‹å¼
2. è‡ªå‹•ç·¨è­¯ç‚º **Micro-CUDA ISA v1.5** æ©Ÿå™¨ç¢¼
3. åœ¨ **ESP32 8-lane SIMD å¼•æ“**ä¸ŠåŸ·è¡Œ
4. ç²å¾—çœŸæ­£çš„ **è³‡æ–™ä¸¦è¡Œ**æ€§èƒ½

## ğŸ“‚ å°ˆæ¡ˆçµæ§‹

```
micro_cuda_compiler/
â”œâ”€â”€ __init__.py           # Package å®šç¾©
â”œâ”€â”€ mcuda.h               # CUDA æ¨¡æ“¬ header (C++)
â”œâ”€â”€ mcc.py                # ç·¨è­¯å™¨å¾Œç«¯ (LLVM IR â†’ Micro-CUDA ISA)
â”œâ”€â”€ compile_kernel.py     # ç·¨è­¯å‰ç«¯è…³æœ¬
â”œâ”€â”€ run_kernel.py         # Kernel åŸ·è¡Œæ¡†æ¶
â””â”€â”€ kernels/              # ç¯„ä¾‹ kernel ç›®éŒ„
    â””â”€â”€ vector_add.cpp    # å‘é‡åŠ æ³•ç¯„ä¾‹
```

## ğŸš€ å¿«é€Ÿé–‹å§‹

### 1. ç·¨è­¯ Kernel

```bash
python micro_cuda_compiler/compile_kernel.py \
    micro_cuda_compiler/kernels/vector_add.cpp
```

### 2. åŸ·è¡Œ Kernel

```bash
# é€£æ¥ ESP32 ä¸¦åŸ·è¡Œ demo
python micro_cuda_compiler/run_kernel.py --demo
```

### 3. æŸ¥çœ‹çµæœ

```
======================================================================
Kernel Demo: Vector Addition (C = A + B)
======================================================================

Input A: [2, 3, 4, 5, 6, 7, 8, 9]
Input B: [1, 2, 3, 4, 5, 6, 7, 8]
Expected C: [3, 5, 7, 9, 11, 13, 15, 17]

[Verify] âœ… All 8 results match!

âœ… Kernel execution successful!
======================================================================
```

## ğŸ“– æ–‡æª”

å®Œæ•´ä½¿ç”¨æŒ‡å—è«‹åƒé–±ï¼š[docs/MCC_GUIDE.md](../docs/MCC_GUIDE.md)

åŒ…å«ï¼š

- å®‰è£èˆ‡é…ç½®
- ç·¨è­¯æµç¨‹è©³è§£
- Kernel æ’°å¯«æŒ‡å—
- é€²éšä¸»é¡Œ
- æ•…éšœæ’é™¤

## ğŸ”§ å·¥ä½œæµç¨‹

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ User Code    â”‚  vectorAdd.cpp (CUDA-like C++)
â”‚ (.cpp / .cu) â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    Clang     â”‚  C++ â†’ LLVM IR
â”‚   Frontend   â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  LLVM IR     â”‚  .ll (Intermediate Representation)
â”‚    (.ll)     â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ MCC Backend  â”‚  LLVM IR â†’ Micro-CUDA ISA
â”‚   (mcc.py)   â”‚  - Instruction Selection
â”‚              â”‚  - Register Allocation
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Micro-CUDA   â”‚  .asm (Human-readable assembly)
â”‚  Assembly    â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ESP32 VM    â”‚  Execute on 8-lane SIMD
â”‚  Execution   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ’¡ ç¯„ä¾‹ï¼šå‘é‡åŠ æ³•

### C++ Code

```cpp
#include "mcuda.h"

__global__ void vectorAdd(int* A, int* B, int* C) {
    int idx = laneId();  // Get lane ID (0-7)
    C[idx] = A[idx] + B[idx];
}
```

### ç”Ÿæˆçš„çµ„åˆèªè¨€

```assembly
S2R R31, SR_LANEID     ; R31 = lane ID
MOV R0, 0              ; Base address of A
LDL R10, [R0]          ; R10 = A[lane] (SIMT load)
MOV R1, 32             ; Base address of B
LDL R11, [R1]          ; R11 = B[lane]
IADD R12, R10, R11     ; R12 = A + B
MOV R2, 64             ; Base address of C
STL [R2], R12          ; C[lane] = result (SIMT store)
EXIT
```

### åŸ·è¡Œçµæœ

8 å€‹ SIMD lanes ä¸¦è¡ŒåŸ·è¡Œï¼Œä¸€æ¬¡è™•ç† 8 å€‹å…ƒç´ ï¼

## ğŸ“ æ”¯æ´çš„åŠŸèƒ½

### âœ… å·²å¯¦ç¾

- [x] C++ â†’ LLVM IR ç·¨è­¯ï¼ˆvia Clangï¼‰
- [x] åŸºæœ¬ IR è§£æ
- [x] æ•´æ•¸/æµ®é»é‹ç®—æŒ‡ä»¤é¸æ“‡
- [x] Lane ID intrinsic (`laneId()`)
- [x] ç·šæ€§æƒææš«å­˜å™¨åˆ†é…
- [x] çµ„åˆèªè¨€è¼¸å‡º
- [x] Kernel åŸ·è¡Œæ¡†æ¶

### ğŸš§ é–‹ç™¼ä¸­

- [ ] `load`/`store` æŒ‡ä»¤é¸æ“‡
- [ ] SIMT è¨˜æ†¶é«”æ¨¡å¼è‡ªå‹•åµæ¸¬
- [ ] `__syncthreads()` æ”¯æ´
- [ ] Assembly è§£æå™¨
- [ ] äºŒé€²ä½ hex è¼¸å‡º
- [ ] æ›´å¤š SFU å‡½æ•¸æ”¯æ´

### ğŸ¯ æœªä¾†è¨ˆåŠƒ

- [ ] è¿´åœˆå±•é–‹å„ªåŒ–
- [ ] åˆ†æ”¯é æ¸¬èˆ‡ divergence æœ€å°åŒ–
- [ ] Shared memory æ”¯æ´
- [ ] åœ–å½¢è‘—è‰²æš«å­˜å™¨åˆ†é…
- [ ] æ€§èƒ½åˆ†æå·¥å…·

## ğŸ¤ è²¢ç»

é€™æ˜¯ä¸€å€‹**ç ”ç©¶ç´šå°ˆæ¡ˆ**ï¼ˆMaster's thesis levelï¼‰ï¼æ­¡è¿è²¢ç»ï¼š

- ğŸ› Bug å›å ±
- ğŸ“ æ”¹é€²æ–‡æª”
- âœ¨ æ–°åŠŸèƒ½å¯¦ä½œ
- ğŸ“š æ›´å¤šç¯„ä¾‹ kernel

## ğŸ“š ç›¸é—œå°ˆæ¡ˆ

- [ESP32 CUDA VM](../examples/esp32_cuda_vm/) - åŸ·è¡Œç’°å¢ƒ
- [Micro-CUDA ISA v1.5](../docs/MICRO_CUDA_ISA_V15_SPEC.md) - æŒ‡ä»¤é›†è¦æ ¼
- [ISA å®Œæ•´æŒ‡å—](../examples/esp32_cuda_vm/docs/ISA_GUIDE.md) - ISA ä½¿ç”¨æ–‡æª”

## ğŸ“œ æˆæ¬Š

èˆ‡ arduino-cluster-ops å°ˆæ¡ˆä¸€è‡´

---

**ç‹€æ…‹**: ğŸš§ Alpha é–‹ç™¼ä¸­  
**ç‰ˆæœ¬**: 0.1.0  
**æœ€å¾Œæ›´æ–°**: 2025-12-13
