I 000044 55 1145          1557924250007 rtl
(_unit VHDL (cnt12 0 11(rtl 0 21))
	(_version vd0)
	(_time 1557924250008 2019.05.15 15:44:10)
	(_source (\./../../cntr12.vhd\))
	(_parameters dbg tan)
	(_code 56505c55050006455551440c045003515255575554)
	(_ent
		(_time 1557924250005)
	)
	(_object
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_port (_int RST -1 0 13(_ent(_in))))
		(_port (_int CNT_CMD -1 0 14(_ent(_in))))
		(_port (_int CNT_C -1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1 ((_dto i 3 i 0)))))
		(_port (_int CNT_O 0 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_A 1 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(5))(_sens(0)(1)(2))(_mon)(_read(5)))))
			(line__43(_arch 1 0 43(_assignment (_alias((CNT_O)(CNT_A)))(_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 1162          1557924262677 rtl
(_unit VHDL (cnt12 0 11(rtl 0 21))
	(_version vd0)
	(_time 1557924262678 2019.05.15 15:44:22)
	(_source (\./../../cntr12.vhd\))
	(_parameters tan)
	(_code d5d08787858385c6d6d2c78f87d380d2d1d6d4d6d7)
	(_ent
		(_time 1557924250004)
	)
	(_object
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_port (_int RST -1 0 13(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 14(_ent(_in)(_event))))
		(_port (_int CNT_C -1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1 ((_dto i 3 i 0)))))
		(_port (_int CNT_O 0 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_A 1 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(3))(_sens(0)(1)(2)(5))(_dssslsensitivity 3)(_mon))))
			(line__43(_arch 1 0 43(_assignment (_alias((CNT_O)(CNT_A)))(_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1495          1557924262989 TB_ARCHITECTURE
(_unit VHDL (cnt12_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1557924262990 2019.05.15 15:44:22)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code 0e0b5e080e585e1d0b051c5709090a080c080d085b)
	(_ent
		(_time 1557924262987)
	)
	(_comp
		(CNT12
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int CNT_CMD -1 0 16(_ent (_in))))
				(_port (_int CNT_C -1 0 17(_ent (_out))))
				(_port (_int CNT_O 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp CNT12)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CNT_CMD)(CNT_CMD))
			((CNT_C)(CNT_C))
			((CNT_O)(CNT_O))
		)
		(_use (_ent . CNT12)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_sig (_int CNT_CMD -1 0 24(_arch(_uni))))
		(_sig (_int CNT_C -1 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_O 1 0 27(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 44(_prcs (_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 51(_prcs (_wait_for)(_trgt(1)))))
			(enbl_process(_arch 2 0 62(_prcs (_wait_for)(_trgt(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000038 55 387 0 testbench_for_cnt12
(_configuration VHDL (testbench_for_cnt12 0 75 (cnt12_tb))
	(_version vd0)
	(_time 1557924262993 2019.05.15 15:44:22)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code 0e0a59085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CNT12 rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 1162          1557924281738 rtl
(_unit VHDL (cnt12 0 11(rtl 0 21))
	(_version vd0)
	(_time 1557924281739 2019.05.15 15:44:41)
	(_source (\./../../cntr12.vhd\))
	(_parameters tan)
	(_code 4c424a4e4a1a1c5f4f4b5e161e4a194b484f4d4f4e)
	(_ent
		(_time 1557924250004)
	)
	(_object
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_port (_int RST -1 0 13(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 14(_ent(_in)(_event))))
		(_port (_int CNT_C -1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16(_array -1 ((_dto i 3 i 0)))))
		(_port (_int CNT_O 0 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_A 1 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(3)(5))(_sens(0)(1)(2)(5))(_dssslsensitivity 3)(_mon))))
			(line__43(_arch 1 0 43(_assignment (_alias((CNT_O)(CNT_A)))(_trgt(4))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . rtl 2 -1)
)
V 000056 55 1495          1557924282082 TB_ARCHITECTURE
(_unit VHDL (cnt12_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1557924282083 2019.05.15 15:44:42)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code a4aaa1f3f5f2f4b7a1afb6fda3a3a0a2a6a2a7a2f1)
	(_ent
		(_time 1557924262986)
	)
	(_comp
		(CNT12
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int CNT_CMD -1 0 16(_ent (_in))))
				(_port (_int CNT_C -1 0 17(_ent (_out))))
				(_port (_int CNT_O 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp CNT12)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((CNT_CMD)(CNT_CMD))
			((CNT_C)(CNT_C))
			((CNT_O)(CNT_O))
		)
		(_use (_ent . CNT12)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_sig (_int CNT_CMD -1 0 24(_arch(_uni))))
		(_sig (_int CNT_C -1 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 27(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CNT_O 1 0 27(_arch(_uni))))
		(_prcs
			(clock_proc(_arch 0 0 44(_prcs (_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 51(_prcs (_wait_for)(_trgt(1)))))
			(enbl_process(_arch 2 0 62(_prcs (_wait_for)(_trgt(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000038 55 387 0 testbench_for_cnt12
(_configuration VHDL (testbench_for_cnt12 0 75 (cnt12_tb))
	(_version vd0)
	(_time 1557924282086 2019.05.15 15:44:42)
	(_source (\./../src/TestBench/cnt12_TB.vhd\))
	(_parameters tan)
	(_code a4aba6f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . CNT12 rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
