{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 10:06:17 2019 " "Info: Processing started: Sat Sep 21 10:06:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta game -c game " "Info: Command: quartus_sta game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[0\]\|combout " "Warning: Node \"i_receiver\|key_code\[0\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[3\]\|combout " "Warning: Node \"i_receiver\|key_code\[3\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[1\]\|combout " "Warning: Node \"i_receiver\|key_code\[1\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[4\]\|combout " "Warning: Node \"i_receiver\|key_code\[4\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[2\]\|combout " "Warning: Node \"i_receiver\|key_code\[2\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[5\]\|combout " "Warning: Node \"i_receiver\|key_code\[5\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[6\]\|combout " "Warning: Node \"i_receiver\|key_code\[6\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[2\]\|combout " "Warning: Node \"i_mid\|count_tempv\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[3\]\|combout " "Warning: Node \"i_mid\|count_tempv\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[4\]\|combout " "Warning: Node \"i_mid\|count_tempv\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[5\]\|combout " "Warning: Node \"i_mid\|count_tempv\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[6\]\|combout " "Warning: Node \"i_mid\|count_tempv\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "game.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'game.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640480:i_vga640480\|vcnt\[1\] vga640480:i_vga640480\|vcnt\[1\] " "Info: create_clock -period 1.000 -name vga640480:i_vga640480\|vcnt\[1\] vga640480:i_vga640480\|vcnt\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25MHz clk25MHz " "Info: create_clock -period 1.000 -name clk25MHz clk25MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "Info: create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:vga1\|clk2 VGA:vga1\|clk2 " "Info: create_clock -period 1.000 -name VGA:vga1\|clk2 VGA:vga1\|clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:vga1\|clk1 VGA:vga1\|clk1 " "Info: create_clock -period 1.000 -name VGA:vga1\|clk1 VGA:vga1\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name XIHAO:xihao1\|CounterY1\[0\] XIHAO:xihao1\|CounterY1\[0\] " "Info: create_clock -period 1.000 -name XIHAO:xihao1\|CounterY1\[0\] XIHAO:xihao1\|CounterY1\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name receiver:i_receiver\|receive_flag receiver:i_receiver\|receive_flag " "Info: create_clock -period 1.000 -name receiver:i_receiver\|receive_flag receiver:i_receiver\|receive_flag" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.328 " "Info: Worst-case setup slack is -8.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.328      -549.035 clk25MHz  " "Info:    -8.328      -549.035 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.950       -59.881 VGA:vga1\|clk2  " "Info:    -5.950       -59.881 VGA:vga1\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.345       -51.983 vga640480:i_vga640480\|vcnt\[1\]  " "Info:    -4.345       -51.983 vga640480:i_vga640480\|vcnt\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.924       -25.775 receiver:i_receiver\|receive_flag  " "Info:    -3.924       -25.775 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.935       -10.445 VGA:vga1\|clk1  " "Info:    -1.935       -10.445 VGA:vga1\|clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835       -25.225 clk50MHz  " "Info:    -1.835       -25.225 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153        -1.153 XIHAO:xihao1\|CounterY1\[0\]  " "Info:    -1.153        -1.153 XIHAO:xihao1\|CounterY1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.973 " "Info: Worst-case hold slack is -0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973        -5.968 clk25MHz  " "Info:    -0.973        -5.968 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342        -1.067 clk50MHz  " "Info:    -0.342        -1.067 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326        -0.326 VGA:vga1\|clk1  " "Info:    -0.326        -0.326 VGA:vga1\|clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275         0.000 vga640480:i_vga640480\|vcnt\[1\]  " "Info:     0.275         0.000 vga640480:i_vga640480\|vcnt\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 XIHAO:xihao1\|CounterY1\[0\]  " "Info:     0.335         0.000 XIHAO:xihao1\|CounterY1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775         0.000 VGA:vga1\|clk2  " "Info:     0.775         0.000 VGA:vga1\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908         0.000 receiver:i_receiver\|receive_flag  " "Info:     0.908         0.000 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.491 " "Info: Worst-case setup slack is -7.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.491      -503.437 clk25MHz  " "Info:    -7.491      -503.437 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.406       -54.637 VGA:vga1\|clk2  " "Info:    -5.406       -54.637 VGA:vga1\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.021       -47.719 vga640480:i_vga640480\|vcnt\[1\]  " "Info:    -4.021       -47.719 vga640480:i_vga640480\|vcnt\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.639       -23.771 receiver:i_receiver\|receive_flag  " "Info:    -3.639       -23.771 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.692        -8.745 VGA:vga1\|clk1  " "Info:    -1.692        -8.745 VGA:vga1\|clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602       -21.873 clk50MHz  " "Info:    -1.602       -21.873 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020        -1.020 XIHAO:xihao1\|CounterY1\[0\]  " "Info:    -1.020        -1.020 XIHAO:xihao1\|CounterY1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.845 " "Info: Worst-case hold slack is -0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845        -6.210 clk25MHz  " "Info:    -0.845        -6.210 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -0.372 clk50MHz  " "Info:    -0.323        -0.372 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202        -0.202 VGA:vga1\|clk1  " "Info:    -0.202        -0.202 VGA:vga1\|clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 XIHAO:xihao1\|CounterY1\[0\]  " "Info:     0.289         0.000 XIHAO:xihao1\|CounterY1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 vga640480:i_vga640480\|vcnt\[1\]  " "Info:     0.312         0.000 vga640480:i_vga640480\|vcnt\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723         0.000 VGA:vga1\|clk2  " "Info:     0.723         0.000 VGA:vga1\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772         0.000 receiver:i_receiver\|receive_flag  " "Info:     0.772         0.000 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) vga640480:i_vga640480\|vcnt\[1\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[1\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[1\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[1\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[1\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) clk25MHz (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) VGA:vga1\|clk2 (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to VGA:vga1\|clk2 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk2 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk2 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk2 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk2 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Rise) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From clk25MHz (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Rise) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Rise) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA:vga1\|clk1 (Fall) VGA:vga1\|clk1 (Fall) setup and hold " "Warning: From VGA:vga1\|clk1 (Fall) to VGA:vga1\|clk1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Rise) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "XIHAO:xihao1\|CounterY1\[0\] (Fall) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From XIHAO:xihao1\|CounterY1\[0\] (Fall) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) XIHAO:xihao1\|CounterY1\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to XIHAO:xihao1\|CounterY1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.025 " "Info: Worst-case setup slack is -3.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.025      -118.912 clk25MHz  " "Info:    -3.025      -118.912 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086       -19.854 VGA:vga1\|clk2  " "Info:    -2.086       -19.854 VGA:vga1\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375       -10.972 vga640480:i_vga640480\|vcnt\[1\]  " "Info:    -1.375       -10.972 vga640480:i_vga640480\|vcnt\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119        -7.254 receiver:i_receiver\|receive_flag  " "Info:    -1.119        -7.254 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299        -0.299 XIHAO:xihao1\|CounterY1\[0\]  " "Info:    -0.299        -0.299 XIHAO:xihao1\|CounterY1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241        -0.551 VGA:vga1\|clk1  " "Info:    -0.241        -0.551 VGA:vga1\|clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210        -1.740 clk50MHz  " "Info:    -0.210        -1.740 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.562 " "Info: Worst-case hold slack is -0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562        -7.497 clk25MHz  " "Info:    -0.562        -7.497 clk25MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332        -3.620 clk50MHz  " "Info:    -0.332        -3.620 clk50MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318        -0.318 VGA:vga1\|clk1  " "Info:    -0.318        -0.318 VGA:vga1\|clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050        -0.151 vga640480:i_vga640480\|vcnt\[1\]  " "Info:    -0.050        -0.151 vga640480:i_vga640480\|vcnt\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138         0.000 XIHAO:xihao1\|CounterY1\[0\]  " "Info:     0.138         0.000 XIHAO:xihao1\|CounterY1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 VGA:vga1\|clk2  " "Info:     0.312         0.000 VGA:vga1\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 receiver:i_receiver\|receive_flag  " "Info:     0.396         0.000 receiver:i_receiver\|receive_flag " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "2.0 4 4 " "Info: Parallel compilation was enabled and used an average of 2.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "33 4 s " "Info: 33% of process time was spent using 4 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "67 1  " "Info: 67% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 176 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 10:06:20 2019 " "Info: Processing ended: Sat Sep 21 10:06:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
