// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _DCT_MAT_Multiply2_Loop_Col_proc2_HH_
#define _DCT_MAT_Multiply2_Loop_Col_proc2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DCT_fadd_32ns_32ns_32_5_full_dsp.h"
#include "DCT_fmul_32ns_32ns_32_4_max_dsp.h"

namespace ap_rtl {

struct DCT_MAT_Multiply2_Loop_Col_proc2 : public sc_module {
    // Port declarations 42
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > B_0_address0;
    sc_out< sc_logic > B_0_ce0;
    sc_in< sc_lv<32> > B_0_q0;
    sc_in< sc_lv<32> > p_read;
    sc_out< sc_lv<3> > B_1_address0;
    sc_out< sc_logic > B_1_ce0;
    sc_in< sc_lv<32> > B_1_q0;
    sc_in< sc_lv<32> > p_read1;
    sc_out< sc_lv<3> > B_2_address0;
    sc_out< sc_logic > B_2_ce0;
    sc_in< sc_lv<32> > B_2_q0;
    sc_in< sc_lv<32> > p_read2;
    sc_out< sc_lv<3> > B_3_address0;
    sc_out< sc_logic > B_3_ce0;
    sc_in< sc_lv<32> > B_3_q0;
    sc_in< sc_lv<32> > p_read3;
    sc_out< sc_lv<3> > B_4_address0;
    sc_out< sc_logic > B_4_ce0;
    sc_in< sc_lv<32> > B_4_q0;
    sc_in< sc_lv<32> > p_read4;
    sc_out< sc_lv<3> > B_5_address0;
    sc_out< sc_logic > B_5_ce0;
    sc_in< sc_lv<32> > B_5_q0;
    sc_in< sc_lv<32> > p_read5;
    sc_out< sc_lv<3> > B_6_address0;
    sc_out< sc_logic > B_6_ce0;
    sc_in< sc_lv<32> > B_6_q0;
    sc_in< sc_lv<32> > p_read6;
    sc_out< sc_lv<3> > B_7_address0;
    sc_out< sc_logic > B_7_ce0;
    sc_in< sc_lv<32> > B_7_q0;
    sc_in< sc_lv<32> > p_read7;
    sc_out< sc_lv<32> > C_din;
    sc_in< sc_logic > C_full_n;
    sc_out< sc_logic > C_write;


    // Module declarations
    DCT_MAT_Multiply2_Loop_Col_proc2(sc_module_name name);
    SC_HAS_PROCESS(DCT_MAT_Multiply2_Loop_Col_proc2);

    ~DCT_MAT_Multiply2_Loop_Col_proc2();

    sc_trace_file* mVcdFile;

    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U163;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U164;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U165;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U166;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U167;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U168;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U169;
    DCT_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* DCT_fadd_32ns_32ns_32_5_full_dsp_U170;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U171;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U172;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U173;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U174;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U175;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U176;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U177;
    DCT_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* DCT_fmul_32ns_32ns_32_4_max_dsp_U178;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_22;
    sc_signal< sc_lv<4> > j_reg_225;
    sc_signal< bool > ap_sig_bdd_96;
    sc_signal< sc_lv<1> > exitcond1_fu_310_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_367;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_120;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it32;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it33;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it34;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it35;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it36;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it37;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it38;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it39;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it40;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it41;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it42;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it43;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it44;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it44;
    sc_signal< bool > ap_sig_bdd_217;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it45;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it31;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it34;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it35;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it36;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it37;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it38;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it39;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it40;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it41;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it42;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond1_reg_367_pp0_it43;
    sc_signal< sc_lv<4> > j_1_fu_316_p2;
    sc_signal< sc_lv<64> > tmp_s_fu_322_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_376;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it19;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it20;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it21;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it22;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it23;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_s_reg_376_pp0_it24;
    sc_signal< sc_lv<32> > grp_fu_270_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_397;
    sc_signal< sc_lv<32> > grp_fu_237_p2;
    sc_signal< sc_lv<32> > temp_2_reg_412;
    sc_signal< sc_lv<32> > grp_fu_275_p2;
    sc_signal< sc_lv<32> > tmp_4_1_reg_417;
    sc_signal< sc_lv<32> > grp_fu_242_p2;
    sc_signal< sc_lv<32> > temp_2_1_reg_432;
    sc_signal< sc_lv<32> > grp_fu_280_p2;
    sc_signal< sc_lv<32> > tmp_4_2_reg_437;
    sc_signal< sc_lv<32> > grp_fu_246_p2;
    sc_signal< sc_lv<32> > temp_2_2_reg_452;
    sc_signal< sc_lv<32> > grp_fu_285_p2;
    sc_signal< sc_lv<32> > tmp_4_3_reg_457;
    sc_signal< sc_lv<32> > grp_fu_250_p2;
    sc_signal< sc_lv<32> > temp_2_3_reg_472;
    sc_signal< sc_lv<32> > grp_fu_290_p2;
    sc_signal< sc_lv<32> > tmp_4_4_reg_477;
    sc_signal< sc_lv<32> > grp_fu_254_p2;
    sc_signal< sc_lv<32> > temp_2_4_reg_512;
    sc_signal< sc_lv<32> > grp_fu_295_p2;
    sc_signal< sc_lv<32> > tmp_4_5_reg_517;
    sc_signal< sc_lv<32> > grp_fu_300_p2;
    sc_signal< sc_lv<32> > tmp_4_6_reg_522;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_522_pp0_it30;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_522_pp0_it31;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_522_pp0_it32;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_522_pp0_it33;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_6_reg_522_pp0_it34;
    sc_signal< sc_lv<32> > grp_fu_305_p2;
    sc_signal< sc_lv<32> > tmp_4_7_reg_527;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it30;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it31;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it32;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it33;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it34;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it35;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it36;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it37;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it38;
    sc_signal< sc_lv<32> > ap_reg_ppstg_tmp_4_7_reg_527_pp0_it39;
    sc_signal< sc_lv<32> > grp_fu_258_p2;
    sc_signal< sc_lv<32> > temp_2_5_reg_532;
    sc_signal< sc_lv<32> > grp_fu_262_p2;
    sc_signal< sc_lv<32> > temp_2_6_reg_537;
    sc_signal< sc_lv<32> > grp_fu_266_p2;
    sc_signal< sc_lv<32> > temp_2_7_reg_542;
    sc_signal< sc_lv<32> > grp_fu_237_p0;
    sc_signal< sc_lv<32> > grp_fu_237_p1;
    sc_signal< sc_lv<32> > grp_fu_242_p0;
    sc_signal< sc_lv<32> > grp_fu_242_p1;
    sc_signal< sc_lv<32> > grp_fu_246_p0;
    sc_signal< sc_lv<32> > grp_fu_246_p1;
    sc_signal< sc_lv<32> > grp_fu_250_p0;
    sc_signal< sc_lv<32> > grp_fu_250_p1;
    sc_signal< sc_lv<32> > grp_fu_254_p0;
    sc_signal< sc_lv<32> > grp_fu_254_p1;
    sc_signal< sc_lv<32> > grp_fu_258_p0;
    sc_signal< sc_lv<32> > grp_fu_258_p1;
    sc_signal< sc_lv<32> > grp_fu_262_p0;
    sc_signal< sc_lv<32> > grp_fu_262_p1;
    sc_signal< sc_lv<32> > grp_fu_266_p0;
    sc_signal< sc_lv<32> > grp_fu_266_p1;
    sc_signal< sc_lv<32> > grp_fu_270_p0;
    sc_signal< sc_lv<32> > grp_fu_270_p1;
    sc_signal< sc_lv<32> > grp_fu_275_p0;
    sc_signal< sc_lv<32> > grp_fu_275_p1;
    sc_signal< sc_lv<32> > grp_fu_280_p0;
    sc_signal< sc_lv<32> > grp_fu_280_p1;
    sc_signal< sc_lv<32> > grp_fu_285_p0;
    sc_signal< sc_lv<32> > grp_fu_285_p1;
    sc_signal< sc_lv<32> > grp_fu_290_p0;
    sc_signal< sc_lv<32> > grp_fu_290_p1;
    sc_signal< sc_lv<32> > grp_fu_295_p0;
    sc_signal< sc_lv<32> > grp_fu_295_p1;
    sc_signal< sc_lv<32> > grp_fu_300_p0;
    sc_signal< sc_lv<32> > grp_fu_300_p1;
    sc_signal< sc_lv<32> > grp_fu_305_p0;
    sc_signal< sc_lv<32> > grp_fu_305_p1;
    sc_signal< sc_logic > grp_fu_237_ce;
    sc_signal< sc_logic > grp_fu_242_ce;
    sc_signal< sc_logic > grp_fu_246_ce;
    sc_signal< sc_logic > grp_fu_250_ce;
    sc_signal< sc_logic > grp_fu_254_ce;
    sc_signal< sc_logic > grp_fu_258_ce;
    sc_signal< sc_logic > grp_fu_262_ce;
    sc_signal< sc_logic > grp_fu_266_ce;
    sc_signal< sc_logic > grp_fu_270_ce;
    sc_signal< sc_logic > grp_fu_275_ce;
    sc_signal< sc_logic > grp_fu_280_ce;
    sc_signal< sc_logic > grp_fu_285_ce;
    sc_signal< sc_logic > grp_fu_290_ce;
    sc_signal< sc_logic > grp_fu_295_ce;
    sc_signal< sc_logic > grp_fu_300_ce;
    sc_signal< sc_logic > grp_fu_305_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st48_fsm_2;
    sc_signal< bool > ap_sig_bdd_686;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st48_fsm_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_B_0_address0();
    void thread_B_0_ce0();
    void thread_B_1_address0();
    void thread_B_1_ce0();
    void thread_B_2_address0();
    void thread_B_2_ce0();
    void thread_B_3_address0();
    void thread_B_3_ce0();
    void thread_B_4_address0();
    void thread_B_4_ce0();
    void thread_B_5_address0();
    void thread_B_5_ce0();
    void thread_B_6_address0();
    void thread_B_6_ce0();
    void thread_B_7_address0();
    void thread_B_7_ce0();
    void thread_C_din();
    void thread_C_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_120();
    void thread_ap_sig_bdd_217();
    void thread_ap_sig_bdd_22();
    void thread_ap_sig_bdd_686();
    void thread_ap_sig_bdd_96();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st48_fsm_2();
    void thread_exitcond1_fu_310_p2();
    void thread_grp_fu_237_ce();
    void thread_grp_fu_237_p0();
    void thread_grp_fu_237_p1();
    void thread_grp_fu_242_ce();
    void thread_grp_fu_242_p0();
    void thread_grp_fu_242_p1();
    void thread_grp_fu_246_ce();
    void thread_grp_fu_246_p0();
    void thread_grp_fu_246_p1();
    void thread_grp_fu_250_ce();
    void thread_grp_fu_250_p0();
    void thread_grp_fu_250_p1();
    void thread_grp_fu_254_ce();
    void thread_grp_fu_254_p0();
    void thread_grp_fu_254_p1();
    void thread_grp_fu_258_ce();
    void thread_grp_fu_258_p0();
    void thread_grp_fu_258_p1();
    void thread_grp_fu_262_ce();
    void thread_grp_fu_262_p0();
    void thread_grp_fu_262_p1();
    void thread_grp_fu_266_ce();
    void thread_grp_fu_266_p0();
    void thread_grp_fu_266_p1();
    void thread_grp_fu_270_ce();
    void thread_grp_fu_270_p0();
    void thread_grp_fu_270_p1();
    void thread_grp_fu_275_ce();
    void thread_grp_fu_275_p0();
    void thread_grp_fu_275_p1();
    void thread_grp_fu_280_ce();
    void thread_grp_fu_280_p0();
    void thread_grp_fu_280_p1();
    void thread_grp_fu_285_ce();
    void thread_grp_fu_285_p0();
    void thread_grp_fu_285_p1();
    void thread_grp_fu_290_ce();
    void thread_grp_fu_290_p0();
    void thread_grp_fu_290_p1();
    void thread_grp_fu_295_ce();
    void thread_grp_fu_295_p0();
    void thread_grp_fu_295_p1();
    void thread_grp_fu_300_ce();
    void thread_grp_fu_300_p0();
    void thread_grp_fu_300_p1();
    void thread_grp_fu_305_ce();
    void thread_grp_fu_305_p0();
    void thread_grp_fu_305_p1();
    void thread_j_1_fu_316_p2();
    void thread_tmp_s_fu_322_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
