// Seed: 1398860735
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  wor   id_2
);
  tri0 id_4 = 1;
  module_2(
      id_4, id_4
  );
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output wire id_2,
    input wor id_3#(.id_8(1 - 1)),
    input supply0 id_4,
    input wand id_5,
    input supply1 id_6
);
  assign id_0 = 1;
  module_0(
      id_1, id_0, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = !id_2;
  wire id_4;
endmodule
