{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 10.0000"
  ],
  "cts__clock__skew__hold": 0.407895,
  "cts__clock__skew__hold__post_repair": 0.407607,
  "cts__clock__skew__hold__pre_repair": 0.407607,
  "cts__clock__skew__setup": 0.407895,
  "cts__clock__skew__setup__post_repair": 0.407607,
  "cts__clock__skew__setup__pre_repair": 0.407607,
  "cts__cpu__total": 60.47,
  "cts__design__core__area": 409662,
  "cts__design__core__area__post_repair": 409662,
  "cts__design__core__area__pre_repair": 409662,
  "cts__design__die__area": 414678,
  "cts__design__die__area__post_repair": 414678,
  "cts__design__die__area__pre_repair": 414678,
  "cts__design__instance__area": 148461,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 148461,
  "cts__design__instance__area__pre_repair": 148461,
  "cts__design__instance__area__stdcell": 148461,
  "cts__design__instance__area__stdcell__post_repair": 148461,
  "cts__design__instance__area__stdcell__pre_repair": 148461,
  "cts__design__instance__count": 10357,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 10357,
  "cts__design__instance__count__pre_repair": 10357,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 10357,
  "cts__design__instance__count__stdcell__post_repair": 10357,
  "cts__design__instance__count__stdcell__pre_repair": 10357,
  "cts__design__instance__displacement__max": 0,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 0,
  "cts__design__instance__utilization": 0.362399,
  "cts__design__instance__utilization__post_repair": 0.362399,
  "cts__design__instance__utilization__pre_repair": 0.362399,
  "cts__design__instance__utilization__stdcell": 0.362399,
  "cts__design__instance__utilization__stdcell__post_repair": 0.362399,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.362399,
  "cts__design__io": 165,
  "cts__design__io__post_repair": 165,
  "cts__design__io__pre_repair": 165,
  "cts__design__violations": 0,
  "cts__mem__peak": 121412.0,
  "cts__power__internal__total": 0.00872493,
  "cts__power__internal__total__post_repair": 0.00872476,
  "cts__power__internal__total__pre_repair": 0.00872476,
  "cts__power__leakage__total": 1.80406e-06,
  "cts__power__leakage__total__post_repair": 1.80406e-06,
  "cts__power__leakage__total__pre_repair": 1.80406e-06,
  "cts__power__switching__total": 0.00183344,
  "cts__power__switching__total__post_repair": 0.00183112,
  "cts__power__switching__total__pre_repair": 0.00183112,
  "cts__power__total": 0.0105602,
  "cts__power__total__post_repair": 0.0105577,
  "cts__power__total__pre_repair": 0.0105577,
  "cts__route__wirelength__estimated": 524192,
  "cts__runtime__total": "1:00.56",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.872148,
  "cts__timing__drv__max_cap_limit__post_repair": 0.872202,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.872202,
  "cts__timing__drv__max_fanout": 87,
  "cts__timing__drv__max_fanout__post_repair": 87,
  "cts__timing__drv__max_fanout__pre_repair": 87,
  "cts__timing__drv__max_fanout_limit": 8,
  "cts__timing__drv__max_fanout_limit__post_repair": 8,
  "cts__timing__drv__max_fanout_limit__pre_repair": 8,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.8407,
  "cts__timing__drv__max_slew_limit__post_repair": 0.840776,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.840776,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": 0,
  "cts__timing__setup__tns__pre_repair": 0,
  "cts__timing__setup__ws": 4.20576,
  "cts__timing__setup__ws__post_repair": 4.207,
  "cts__timing__setup__ws__pre_repair": 4.207,
  "design__io__hpwl": 40552103,
  "detailedplace__cpu__total": 10.87,
  "detailedplace__design__core__area": 409662,
  "detailedplace__design__die__area": 414678,
  "detailedplace__design__instance__area": 147527,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 147527,
  "detailedplace__design__instance__count": 10254,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 10254,
  "detailedplace__design__instance__displacement__max": 24.84,
  "detailedplace__design__instance__displacement__mean": 3.533,
  "detailedplace__design__instance__displacement__total": 36230.6,
  "detailedplace__design__instance__utilization": 0.360119,
  "detailedplace__design__instance__utilization__stdcell": 0.360119,
  "detailedplace__design__io": 165,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 111012.0,
  "detailedplace__power__internal__total": 0.00870387,
  "detailedplace__power__leakage__total": 1.78536e-06,
  "detailedplace__power__switching__total": 0.00119055,
  "detailedplace__power__total": 0.00989621,
  "detailedplace__route__wirelength__estimated": 535360,
  "detailedplace__runtime__total": "0:10.94",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.872202,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 8,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.840776,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0,
  "detailedplace__timing__setup__ws": 5.08922,
  "detailedroute__cpu__total": 4791.95,
  "detailedroute__mem__peak": 1963580.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 11297,
  "detailedroute__route__drc_errors__iter:2": 5448,
  "detailedroute__route__drc_errors__iter:3": 5319,
  "detailedroute__route__drc_errors__iter:4": 487,
  "detailedroute__route__drc_errors__iter:5": 41,
  "detailedroute__route__drc_errors__iter:6": 6,
  "detailedroute__route__drc_errors__iter:7": 1,
  "detailedroute__route__drc_errors__iter:8": 0,
  "detailedroute__route__net": 11479,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 78808,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 78808,
  "detailedroute__route__wirelength": 625629,
  "detailedroute__route__wirelength__iter:1": 630316,
  "detailedroute__route__wirelength__iter:2": 628422,
  "detailedroute__route__wirelength__iter:3": 627368,
  "detailedroute__route__wirelength__iter:4": 625766,
  "detailedroute__route__wirelength__iter:5": 625632,
  "detailedroute__route__wirelength__iter:6": 625635,
  "detailedroute__route__wirelength__iter:7": 625630,
  "detailedroute__route__wirelength__iter:8": 625629,
  "detailedroute__runtime__total": "7:31.37",
  "fillcell__cpu__total": 0.42,
  "fillcell__mem__peak": 96772.0,
  "fillcell__runtime__total": "0:00.47",
  "finish__clock__skew__hold": 0.190485,
  "finish__clock__skew__setup": 0.190485,
  "finish__cpu__total": 44.25,
  "finish__design__core__area": 409662,
  "finish__design__die__area": 414678,
  "finish__design__instance__area": 409662,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 409662,
  "finish__design__instance__count": 38092,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 38092,
  "finish__design__instance__utilization": 1,
  "finish__design__instance__utilization__stdcell": 1,
  "finish__design__io": 165,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0011919,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00122045,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00159085,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00164554,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19841,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00164554,
  "finish__mem__peak": 1135976.0,
  "finish__power__internal__total": 0.00879929,
  "finish__power__leakage__total": 2.04363e-06,
  "finish__power__switching__total": 0.00158258,
  "finish__power__total": 0.0103839,
  "finish__runtime__total": "0:44.52",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.888715,
  "finish__timing__drv__max_fanout": 87,
  "finish__timing__drv__max_fanout_limit": 8,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.861131,
  "finish__timing__drv__setup_violation_count": 0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 4.83927,
  "finish__timing__wns_percent_delay": 153.108489,
  "finish_merge__cpu__total": 3.92,
  "finish_merge__mem__peak": 350008.0,
  "finish_merge__runtime__total": "0:04.34",
  "floorplan__cpu__total": 4.43,
  "floorplan__design__core__area": 409662,
  "floorplan__design__die__area": 414678,
  "floorplan__design__instance__area": 126912,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 126912,
  "floorplan__design__instance__count": 7784,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 7784,
  "floorplan__design__instance__utilization": 0.309796,
  "floorplan__design__instance__utilization__stdcell": 0.309796,
  "floorplan__design__io": 165,
  "floorplan__mem__peak": 95632.0,
  "floorplan__power__internal__total": 0.0085726,
  "floorplan__power__leakage__total": 1.4681e-06,
  "floorplan__power__switching__total": 0.00104147,
  "floorplan__power__total": 0.00961553,
  "floorplan__runtime__total": "0:04.64",
  "floorplan__timing__setup__tns": 0,
  "floorplan__timing__setup__ws": 3.79827,
  "floorplan_io__cpu__total": 0.2,
  "floorplan_io__mem__peak": 72492.0,
  "floorplan_io__runtime__total": "0:00.24",
  "floorplan_macro__cpu__total": 0.22,
  "floorplan_macro__mem__peak": 86628.0,
  "floorplan_macro__runtime__total": "0:00.25",
  "floorplan_pdn__cpu__total": 0.33,
  "floorplan_pdn__mem__peak": 74140.0,
  "floorplan_pdn__runtime__total": "0:00.37",
  "floorplan_tap__cpu__total": 0.19,
  "floorplan_tap__mem__peak": 66976.0,
  "floorplan_tap__runtime__total": "0:00.22",
  "floorplan_tdms__cpu__total": 0.21,
  "floorplan_tdms__mem__peak": 71692.0,
  "floorplan_tdms__runtime__total": "0:00.24",
  "globalplace__cpu__total": 38.51,
  "globalplace__design__core__area": 409662,
  "globalplace__design__die__area": 414678,
  "globalplace__design__instance__area": 126912,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 126912,
  "globalplace__design__instance__count": 7784,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 7784,
  "globalplace__design__instance__utilization": 0.309796,
  "globalplace__design__instance__utilization__stdcell": 0.309796,
  "globalplace__design__io": 165,
  "globalplace__mem__peak": 214820.0,
  "globalplace__power__internal__total": 0.00861817,
  "globalplace__power__leakage__total": 1.4681e-06,
  "globalplace__power__switching__total": 0.00114043,
  "globalplace__power__total": 0.00976007,
  "globalplace__runtime__total": "0:34.57",
  "globalplace__timing__setup__tns": 0,
  "globalplace__timing__setup__ws": 3.42952,
  "globalplace_io__cpu__total": 0.21,
  "globalplace_io__mem__peak": 73260.0,
  "globalplace_io__runtime__total": "0:00.25",
  "globalplace_skip_io__cpu__total": 3.42,
  "globalplace_skip_io__mem__peak": 87724.0,
  "globalplace_skip_io__runtime__total": "0:03.48",
  "globalroute__antenna__violating__nets": 9,
  "globalroute__antenna__violating__pins": 10,
  "globalroute__clock__skew__hold": 0.314881,
  "globalroute__clock__skew__setup": 0.314881,
  "globalroute__cpu__total": 86.01,
  "globalroute__design__core__area": 409662,
  "globalroute__design__die__area": 414678,
  "globalroute__design__instance__area": 156109,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 156109,
  "globalroute__design__instance__count": 10357,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 0,
  "globalroute__design__instance__count__stdcell": 10357,
  "globalroute__design__instance__displacement__max": 0,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 0,
  "globalroute__design__instance__utilization": 0.381068,
  "globalroute__design__instance__utilization__stdcell": 0.381068,
  "globalroute__design__io": 165,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 256636.0,
  "globalroute__power__internal__total": 0.00892102,
  "globalroute__power__leakage__total": 2.04363e-06,
  "globalroute__power__switching__total": 0.0026455,
  "globalroute__power__total": 0.0115686,
  "globalroute__route__wirelength__estimated": 526397,
  "globalroute__runtime__total": "1:28.75",
  "globalroute__timing__clock__slack": 3.527,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.562641,
  "globalroute__timing__drv__max_fanout": 87,
  "globalroute__timing__drv__max_fanout_limit": 8,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.574722,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0,
  "globalroute__timing__setup__ws": 3.52653,
  "placeopt__cpu__total": 9.99,
  "placeopt__design__core__area": 409662,
  "placeopt__design__core__area__pre_opt": 409662,
  "placeopt__design__die__area": 414678,
  "placeopt__design__die__area__pre_opt": 414678,
  "placeopt__design__instance__area": 147527,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 126912,
  "placeopt__design__instance__area__stdcell": 147527,
  "placeopt__design__instance__area__stdcell__pre_opt": 126912,
  "placeopt__design__instance__count": 10254,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 7784,
  "placeopt__design__instance__count__stdcell": 10254,
  "placeopt__design__instance__count__stdcell__pre_opt": 7784,
  "placeopt__design__instance__utilization": 0.360119,
  "placeopt__design__instance__utilization__pre_opt": 0.309796,
  "placeopt__design__instance__utilization__stdcell": 0.360119,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.309796,
  "placeopt__design__io": 165,
  "placeopt__design__io__pre_opt": 165,
  "placeopt__mem__peak": 106980.0,
  "placeopt__power__internal__total": 0.00851334,
  "placeopt__power__internal__total__pre_opt": 0.00861817,
  "placeopt__power__leakage__total": 1.80751e-06,
  "placeopt__power__leakage__total__pre_opt": 1.4681e-06,
  "placeopt__power__switching__total": 0.000864768,
  "placeopt__power__switching__total__pre_opt": 0.00114043,
  "placeopt__power__total": 0.00937991,
  "placeopt__power__total__pre_opt": 0.00976007,
  "placeopt__runtime__total": "0:10.05",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.871788,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 8,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.840381,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0,
  "placeopt__timing__setup__tns__pre_opt": 0,
  "placeopt__timing__setup__ws": 5.08251,
  "placeopt__timing__setup__ws__pre_opt": 3.42952,
  "run__flow__design": "riscv32i",
  "run__flow__generate_date": "2023-12-12 03:51",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11423-g41f53d4db",
  "run__flow__platform": "ihp-sg13g2",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1uA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__scripts_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__uuid": "e80911f6-6dc7-44ff-b0ce-4a697037ea20",
  "run__flow__variant": "base",
  "synth__cpu__total": 42.82,
  "synth__design__instance__area__stdcell": 144217.6218,
  "synth__design__instance__count__stdcell": 9023.0,
  "synth__mem__peak": 45528.0,
  "synth__runtime__total": "0:44.29",
  "total_time": "0:12:39.550000"
}