<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mult-UIP: mac/emac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_e5bee271c9f875c5decb5f851a107e89.html">mac</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>emac.h</h1>  </div>
</div>
<div class="contents">
<a href="emac_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00002"></a>00002 <span class="comment"> *      LPC2378 Ethernet Definitions</span>
<a name="l00003"></a>00003 <span class="comment"> *----------------------------------------------------------------------------</span>
<a name="l00004"></a>00004 <span class="comment"> *      Name:    EMAC.H</span>
<a name="l00005"></a>00005 <span class="comment"> *      Purpose: Philips LPC2378 EMAC hardware definitions</span>
<a name="l00006"></a>00006 <span class="comment"> *----------------------------------------------------------------------------</span>
<a name="l00007"></a>00007 <span class="comment"> *      Copyright (c) 2006 KEIL - An ARM Company. All rights reserved.</span>
<a name="l00008"></a>00008 <span class="comment"> *---------------------------------------------------------------------------*/</span>
<a name="l00009"></a>00009 <span class="preprocessor">#ifndef __EMAC_H</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span><span class="preprocessor">#define __EMAC_H</span>
<a name="l00011"></a>00011 <span class="preprocessor"></span>
<a name="l00012"></a>00012 <span class="preprocessor">#include &quot;../eth/eth.h&quot;</span>
<a name="l00013"></a>00013 
<a name="l00014"></a>00014 <span class="comment">/* MAC address definition.  The MAC address must be unique on the network. */</span>
<a name="l00015"></a><a class="code" href="emac_8h.html#a4e23e19f562caf36e27ac175fdc0ddc6">00015</a> <span class="preprocessor">#define emacETHADDR0 uipMAC_ADDR0</span>
<a name="l00016"></a><a class="code" href="emac_8h.html#a43eaa6526eec70ae4e5881569096a9e7">00016</a> <span class="preprocessor"></span><span class="preprocessor">#define emacETHADDR1 uipMAC_ADDR1</span>
<a name="l00017"></a><a class="code" href="emac_8h.html#a56d81cdb25ad905ed427b0e26136296b">00017</a> <span class="preprocessor"></span><span class="preprocessor">#define emacETHADDR2 uipMAC_ADDR2</span>
<a name="l00018"></a><a class="code" href="emac_8h.html#a5cb7f3868ae5d48ffbde67bf65b72c6e">00018</a> <span class="preprocessor"></span><span class="preprocessor">#define emacETHADDR3 uipMAC_ADDR3</span>
<a name="l00019"></a><a class="code" href="emac_8h.html#ae0a83d11765f80389658e40660d41131">00019</a> <span class="preprocessor"></span><span class="preprocessor">#define emacETHADDR4 uipMAC_ADDR4</span>
<a name="l00020"></a><a class="code" href="emac_8h.html#ab6f68897d7ed79f3ea5746122ab2b7b8">00020</a> <span class="preprocessor"></span><span class="preprocessor">#define emacETHADDR5 uipMAC_ADDR5</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 <span class="comment">/* EMAC Memory Buffer configuration for 16K Ethernet RAM. */</span>
<a name="l00024"></a><a class="code" href="emac_8h.html#aeaafe84a9e6100abbdbcb36081c47deb">00024</a> <span class="preprocessor">#define NUM_RX_FRAG         4           </span><span class="comment">/* Num.of RX Fragments 4*1536= 6.0kB */</span>
<a name="l00025"></a><a class="code" href="emac_8h.html#ad0fac51fab1c1237a8d81da7f2f12504">00025</a> <span class="preprocessor">#define NUM_TX_FRAG         2           </span><span class="comment">/* Num.of TX Fragments 2*1536= 3.0kB */</span>
<a name="l00026"></a><a class="code" href="emac_8h.html#a90c7cfc0d28b76a09c949c42726809f5">00026</a> <span class="preprocessor">#define ETH_FRAG_SIZE       1536        </span><span class="comment">/* Packet Fragment size 1536 Bytes   */</span>
<a name="l00027"></a>00027 
<a name="l00028"></a><a class="code" href="emac_8h.html#a5d3243c7c9da0659f4225753ad17a4b6">00028</a> <span class="preprocessor">#define ETH_MAX_FLEN        1536        </span><span class="comment">/* Max. Ethernet Frame Size          */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="comment">/* EMAC variables located in 16K Ethernet SRAM */</span>
<a name="l00031"></a><a class="code" href="emac_8h.html#a7dc8057d05e1a2b33f21a835fd28eea3">00031</a> <span class="preprocessor">#define RX_DESC_BASE        0x7FE00000</span>
<a name="l00032"></a><a class="code" href="emac_8h.html#af79e247a49d9bd2f0b4c4bacc2ffabd6">00032</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_STAT_BASE        (RX_DESC_BASE + NUM_RX_FRAG*8)</span>
<a name="l00033"></a><a class="code" href="emac_8h.html#ab864482ea76340dbd397711f8e5b6781">00033</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_DESC_BASE        (RX_STAT_BASE + NUM_RX_FRAG*8)</span>
<a name="l00034"></a><a class="code" href="emac_8h.html#a5d60966396c5e0f1fd12ab3e937522a9">00034</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STAT_BASE        (TX_DESC_BASE + NUM_TX_FRAG*8)</span>
<a name="l00035"></a><a class="code" href="emac_8h.html#a7f2dc28fce64ef7931272d03a0ea385f">00035</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_BUF_BASE         (TX_STAT_BASE + NUM_TX_FRAG*4)</span>
<a name="l00036"></a><a class="code" href="emac_8h.html#a6cb77f0e696b0fa650677daa12fec41e">00036</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_BUF_BASE         (RX_BUF_BASE  + NUM_RX_FRAG*ETH_FRAG_SIZE)</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="comment">/* RX and TX descriptor and status definitions. */</span>
<a name="l00039"></a><a class="code" href="emac_8h.html#af4cc816cc821b2a2f01b3cb4987a20c1">00039</a> <span class="preprocessor">#define RX_DESC_PACKET(i)   (*(unsigned int *)(RX_DESC_BASE   + 8*i))</span>
<a name="l00040"></a><a class="code" href="emac_8h.html#a8bdfebe21c2c684f831acd1de55f74a7">00040</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_DESC_CTRL(i)     (*(unsigned int *)(RX_DESC_BASE+4 + 8*i))</span>
<a name="l00041"></a><a class="code" href="emac_8h.html#abeca03ea3777be654723de075f003988">00041</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_STAT_INFO(i)     (*(unsigned int *)(RX_STAT_BASE   + 8*i))</span>
<a name="l00042"></a><a class="code" href="emac_8h.html#a769c9e330a78150b792220c48272bd04">00042</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_STAT_HASHCRC(i)  (*(unsigned int *)(RX_STAT_BASE+4 + 8*i))</span>
<a name="l00043"></a><a class="code" href="emac_8h.html#a3a4e5cf7cf4ec1b2f7e8032a30c59048">00043</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_DESC_PACKET(i)   (*(unsigned int *)(TX_DESC_BASE   + 8*i))</span>
<a name="l00044"></a><a class="code" href="emac_8h.html#a20022a53cb91ae20ad30782c5999eb0c">00044</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_DESC_CTRL(i)     (*(unsigned int *)(TX_DESC_BASE+4 + 8*i))</span>
<a name="l00045"></a><a class="code" href="emac_8h.html#a346933a584daf315ab0ad830be905a9f">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STAT_INFO(i)     (*(unsigned int *)(TX_STAT_BASE   + 4*i))</span>
<a name="l00046"></a><a class="code" href="emac_8h.html#a9cfcfe4546c18b55c7c4bc3048f922d1">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_BUF(i)           (RX_BUF_BASE + ETH_FRAG_SIZE*i)</span>
<a name="l00047"></a><a class="code" href="emac_8h.html#aeb63295b8ffbc937d82d9219e5759582">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_BUF(i)           (TX_BUF_BASE + ETH_FRAG_SIZE*i)</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 <span class="comment">/* MAC Configuration Register 1 */</span>
<a name="l00050"></a><a class="code" href="emac_8h.html#a197783fc20ad40ef435a4d4db12c01c7">00050</a> <span class="preprocessor">#define MAC1_REC_EN         0x00000001  </span><span class="comment">/* Receive Enable                    */</span>
<a name="l00051"></a><a class="code" href="emac_8h.html#a97e3f630d645c447e540c6be485a661a">00051</a> <span class="preprocessor">#define MAC1_PASS_ALL       0x00000002  </span><span class="comment">/* Pass All Receive Frames           */</span>
<a name="l00052"></a><a class="code" href="emac_8h.html#a24e20d3aab3914facfa3222612f10ec4">00052</a> <span class="preprocessor">#define MAC1_RX_FLOWC       0x00000004  </span><span class="comment">/* RX Flow Control                   */</span>
<a name="l00053"></a><a class="code" href="emac_8h.html#aaf0a6ebde4122379344e701eb31ad06f">00053</a> <span class="preprocessor">#define MAC1_TX_FLOWC       0x00000008  </span><span class="comment">/* TX Flow Control                   */</span>
<a name="l00054"></a><a class="code" href="emac_8h.html#a93318bae84d4cee15dd41b22aacc4a88">00054</a> <span class="preprocessor">#define MAC1_LOOPB          0x00000010  </span><span class="comment">/* Loop Back Mode                    */</span>
<a name="l00055"></a><a class="code" href="emac_8h.html#a16ff37a7357cf572e538cd2128a435fd">00055</a> <span class="preprocessor">#define MAC1_RES_TX         0x00000100  </span><span class="comment">/* Reset TX Logic                    */</span>
<a name="l00056"></a><a class="code" href="emac_8h.html#aed449d759a1c4409d741664ba2662684">00056</a> <span class="preprocessor">#define MAC1_RES_MCS_TX     0x00000200  </span><span class="comment">/* Reset MAC TX Control Sublayer     */</span>
<a name="l00057"></a><a class="code" href="emac_8h.html#ad06fe4d50d59bf134097087d07269125">00057</a> <span class="preprocessor">#define MAC1_RES_RX         0x00000400  </span><span class="comment">/* Reset RX Logic                    */</span>
<a name="l00058"></a><a class="code" href="emac_8h.html#ad4064ef6e37f5a01969f46452e8621ff">00058</a> <span class="preprocessor">#define MAC1_RES_MCS_RX     0x00000800  </span><span class="comment">/* Reset MAC RX Control Sublayer     */</span>
<a name="l00059"></a><a class="code" href="emac_8h.html#a6071877a510a3107d33f51a897cba2b2">00059</a> <span class="preprocessor">#define MAC1_SIM_RES        0x00004000  </span><span class="comment">/* Simulation Reset                  */</span>
<a name="l00060"></a><a class="code" href="emac_8h.html#a01e6f1edbf72ad53086907771f5f8a2f">00060</a> <span class="preprocessor">#define MAC1_SOFT_RES       0x00008000  </span><span class="comment">/* Soft Reset MAC                    */</span>
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 <span class="comment">/* MAC Configuration Register 2 */</span>
<a name="l00063"></a><a class="code" href="emac_8h.html#ae443ddaad1dc3d2752335578a989d137">00063</a> <span class="preprocessor">#define MAC2_FULL_DUP       0x00000001  </span><span class="comment">/* Full Duplex Mode                  */</span>
<a name="l00064"></a><a class="code" href="emac_8h.html#a30711311f7752c73f42513069ec6d356">00064</a> <span class="preprocessor">#define MAC2_FRM_LEN_CHK    0x00000002  </span><span class="comment">/* Frame Length Checking             */</span>
<a name="l00065"></a><a class="code" href="emac_8h.html#a4e6f2c4b521b876d81d92b12f2b17581">00065</a> <span class="preprocessor">#define MAC2_HUGE_FRM_EN    0x00000004  </span><span class="comment">/* Huge Frame Enable                 */</span>
<a name="l00066"></a><a class="code" href="emac_8h.html#a4ed22b73ea1be3c747ed44f8f2799c48">00066</a> <span class="preprocessor">#define MAC2_DLY_CRC        0x00000008  </span><span class="comment">/* Delayed CRC Mode                  */</span>
<a name="l00067"></a><a class="code" href="emac_8h.html#ae1158c2c2d9c348efd523f0633a1566a">00067</a> <span class="preprocessor">#define MAC2_CRC_EN         0x00000010  </span><span class="comment">/* Append CRC to every Frame         */</span>
<a name="l00068"></a><a class="code" href="emac_8h.html#a24250535119d2c9aa45047b30c532022">00068</a> <span class="preprocessor">#define MAC2_PAD_EN         0x00000020  </span><span class="comment">/* Pad all Short Frames              */</span>
<a name="l00069"></a><a class="code" href="emac_8h.html#a6eadc12ebc20c3bac767fc0a80e849c1">00069</a> <span class="preprocessor">#define MAC2_VLAN_PAD_EN    0x00000040  </span><span class="comment">/* VLAN Pad Enable                   */</span>
<a name="l00070"></a><a class="code" href="emac_8h.html#a94630cd054d719c734dbe29e618fb370">00070</a> <span class="preprocessor">#define MAC2_ADET_PAD_EN    0x00000080  </span><span class="comment">/* Auto Detect Pad Enable            */</span>
<a name="l00071"></a><a class="code" href="emac_8h.html#abc29e1b34a65cdf08bd50b1f28dca539">00071</a> <span class="preprocessor">#define MAC2_PPREAM_ENF     0x00000100  </span><span class="comment">/* Pure Preamble Enforcement         */</span>
<a name="l00072"></a><a class="code" href="emac_8h.html#a862a664b662c03c709f15fe7d9f33060">00072</a> <span class="preprocessor">#define MAC2_LPREAM_ENF     0x00000200  </span><span class="comment">/* Long Preamble Enforcement         */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#undef  MAC2_NO_BACKOFF </span><span class="comment">/* Remove compiler warning. */</span>
<a name="l00074"></a><a class="code" href="emac_8h.html#a486660c6129233971f829e6a0807ed84">00074</a> <span class="preprocessor">#define MAC2_NO_BACKOFF     0x00001000  </span><span class="comment">/* No Backoff Algorithm              */</span>
<a name="l00075"></a><a class="code" href="emac_8h.html#a9e602880a2a10f1646981a75df55aff3">00075</a> <span class="preprocessor">#define MAC2_BACK_PRESSURE  0x00002000  </span><span class="comment">/* Backoff Presurre / No Backoff     */</span>
<a name="l00076"></a><a class="code" href="emac_8h.html#a9841bc17769e96db971a10cad64cc963">00076</a> <span class="preprocessor">#define MAC2_EXCESS_DEF     0x00004000  </span><span class="comment">/* Excess Defer                      */</span>
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <span class="comment">/* Back-to-Back Inter-Packet-Gap Register */</span>
<a name="l00079"></a><a class="code" href="emac_8h.html#a7a1913ae1e7cc89d93f52336269f73a7">00079</a> <span class="preprocessor">#define IPGT_FULL_DUP       0x00000015  </span><span class="comment">/* Recommended value for Full Duplex */</span>
<a name="l00080"></a><a class="code" href="emac_8h.html#a6c3ae31e90806a0b595744e046001e0b">00080</a> <span class="preprocessor">#define IPGT_HALF_DUP       0x00000012  </span><span class="comment">/* Recommended value for Half Duplex */</span>
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 <span class="comment">/* Non Back-to-Back Inter-Packet-Gap Register */</span>
<a name="l00083"></a><a class="code" href="emac_8h.html#ad1c3c6c35dac16ae62a6bf0eed745769">00083</a> <span class="preprocessor">#define IPGR_DEF            0x00000012  </span><span class="comment">/* Recommended value                 */</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 <span class="comment">/* Collision Window/Retry Register */</span>
<a name="l00086"></a><a class="code" href="emac_8h.html#ad1b44a4eeb576c9f29e0228d8ab2e5de">00086</a> <span class="preprocessor">#define CLRT_DEF            0x0000370F  </span><span class="comment">/* Default value                     */</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 <span class="comment">/* PHY Support Register */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#undef SUPP_SPEED   </span><span class="comment">/* Remove compiler warning. */</span>
<a name="l00090"></a><a class="code" href="emac_8h.html#a3424971fe980e63b7e58fa7aa03f6a85">00090</a> <span class="preprocessor">#define SUPP_SPEED          0x00000100  </span><span class="comment">/* Reduced MII Logic Current Speed   */</span>
<a name="l00091"></a><a class="code" href="emac_8h.html#aa09c5a1334e27447c27a69faa02bc83d">00091</a> <span class="preprocessor">#define SUPP_RES_RMII       0x00000800  </span><span class="comment">/* Reset Reduced MII Logic           */</span>
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 <span class="comment">/* Test Register */</span>
<a name="l00094"></a><a class="code" href="emac_8h.html#ae757a3df2d994d17929d3c35d192cbef">00094</a> <span class="preprocessor">#define TEST_SHCUT_PQUANTA  0x00000001  </span><span class="comment">/* Shortcut Pause Quanta             */</span>
<a name="l00095"></a><a class="code" href="emac_8h.html#a61b9b8984c5fe8881bf5f5d435edab60">00095</a> <span class="preprocessor">#define TEST_TST_PAUSE      0x00000002  </span><span class="comment">/* Test Pause                        */</span>
<a name="l00096"></a><a class="code" href="emac_8h.html#a571e66221da4c7798e001b8e84b1e1ed">00096</a> <span class="preprocessor">#define TEST_TST_BACKP      0x00000004  </span><span class="comment">/* Test Back Pressure                */</span>
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 <span class="comment">/* MII Management Configuration Register */</span>
<a name="l00099"></a><a class="code" href="emac_8h.html#ae262fbcb33e31fb9751241893ca36398">00099</a> <span class="preprocessor">#define MCFG_SCAN_INC       0x00000001  </span><span class="comment">/* Scan Increment PHY Address        */</span>
<a name="l00100"></a><a class="code" href="emac_8h.html#a93c78e5cc9f1299cb7100c4e71cd42db">00100</a> <span class="preprocessor">#define MCFG_SUPP_PREAM     0x00000002  </span><span class="comment">/* Suppress Preamble                 */</span>
<a name="l00101"></a><a class="code" href="emac_8h.html#ad16695833cd7891312d1800e8183b577">00101</a> <span class="preprocessor">#define MCFG_CLK_SEL        0x0000001C  </span><span class="comment">/* Clock Select Mask                 */</span>
<a name="l00102"></a><a class="code" href="emac_8h.html#a02abd8e90ac5e845899fad8c0d54f863">00102</a> <span class="preprocessor">#define MCFG_RES_MII        0x00008000  </span><span class="comment">/* Reset MII Management Hardware     */</span>
<a name="l00103"></a><a class="code" href="emac_8h.html#af60313980b5e9d2ed762ed700a897efb">00103</a> <span class="preprocessor">#define HOST_CLK_BY_20          0x00000018  </span><span class="comment">/* Host clock divided by 20                  */</span>
<a name="l00104"></a>00104 
<a name="l00105"></a>00105 <span class="comment">/* MII Management Command Register */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#undef MCMD_READ   </span><span class="comment">/* Remove compiler warning. */</span>
<a name="l00107"></a><a class="code" href="emac_8h.html#adcaa72088508faa536a02c9332a04e09">00107</a> <span class="preprocessor">#define MCMD_READ           0x00000001  </span><span class="comment">/* MII Read                          */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#undef MCMD_SCAN </span><span class="comment">/* Remove compiler warning. */</span>
<a name="l00109"></a><a class="code" href="emac_8h.html#ae52afda39da2a1c73fe23fbe96add74a">00109</a> <span class="preprocessor">#define MCMD_SCAN           0x00000002  </span><span class="comment">/* MII Scan continuously             */</span>
<a name="l00110"></a>00110 
<a name="l00111"></a><a class="code" href="emac_8h.html#a3779acbd287764ca1adce0bcf8eeed56">00111</a> <span class="preprocessor">#define MII_WR_TOUT         0x00050000  </span><span class="comment">/* MII Write timeout count           */</span>
<a name="l00112"></a><a class="code" href="emac_8h.html#a97a581688ecfd5ccbd448207a9768c01">00112</a> <span class="preprocessor">#define MII_RD_TOUT         0x00050000  </span><span class="comment">/* MII Read timeout count            */</span>
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 <span class="comment">/* MII Management Address Register */</span>
<a name="l00115"></a><a class="code" href="emac_8h.html#abf228fc2510eed928164f8b0afbc10c7">00115</a> <span class="preprocessor">#define MADR_REG_ADR        0x0000001F  </span><span class="comment">/* MII Register Address Mask         */</span>
<a name="l00116"></a><a class="code" href="emac_8h.html#a840e114a2fdf537b5c3d31bc00f972fd">00116</a> <span class="preprocessor">#define MADR_PHY_ADR        0x00001F00  </span><span class="comment">/* PHY Address Mask                  */</span>
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 <span class="comment">/* MII Management Indicators Register */</span>
<a name="l00119"></a>00119 <span class="preprocessor">#undef MIND_BUSY   </span><span class="comment">/* Remove compiler warning. */</span>
<a name="l00120"></a><a class="code" href="emac_8h.html#afc27f3ce906c03f2add8b58df26ddc67">00120</a> <span class="preprocessor">#define MIND_BUSY           0x00000001  </span><span class="comment">/* MII is Busy                       */</span>
<a name="l00121"></a><a class="code" href="emac_8h.html#aa3fceea3c20530a6560890667cc2a091">00121</a> <span class="preprocessor">#define MIND_SCAN           0x00000002  </span><span class="comment">/* MII Scanning in Progress          */</span>
<a name="l00122"></a><a class="code" href="emac_8h.html#a64603838e0304ac3b3d7eb5971071d66">00122</a> <span class="preprocessor">#define MIND_NOT_VAL        0x00000004  </span><span class="comment">/* MII Read Data not valid           */</span>
<a name="l00123"></a><a class="code" href="emac_8h.html#a117bbc6d3f63e6759a4af66852b080f3">00123</a> <span class="preprocessor">#define MIND_MII_LINK_FAIL  0x00000008  </span><span class="comment">/* MII Link Failed                   */</span>
<a name="l00124"></a>00124 
<a name="l00125"></a>00125 <span class="comment">/* Command Register */</span>
<a name="l00126"></a><a class="code" href="emac_8h.html#a6fae61dff1bbfa0d8fe139c42a0107f0">00126</a> <span class="preprocessor">#define CR_RX_EN            0x00000001  </span><span class="comment">/* Enable Receive                    */</span>
<a name="l00127"></a><a class="code" href="emac_8h.html#ac376c110963e776495d3f0e7aa9daa95">00127</a> <span class="preprocessor">#define CR_TX_EN            0x00000002  </span><span class="comment">/* Enable Transmit                   */</span>
<a name="l00128"></a><a class="code" href="emac_8h.html#ab4b24318afe4c3854f159bccec8b093d">00128</a> <span class="preprocessor">#define CR_REG_RES          0x00000008  </span><span class="comment">/* Reset Host Registers              */</span>
<a name="l00129"></a><a class="code" href="emac_8h.html#ac3e55e2f0ea956851cb35eef321c5c4b">00129</a> <span class="preprocessor">#define CR_TX_RES           0x00000010  </span><span class="comment">/* Reset Transmit Datapath           */</span>
<a name="l00130"></a><a class="code" href="emac_8h.html#a3bcabcba8763f1ace764471bf8f4806b">00130</a> <span class="preprocessor">#define CR_RX_RES           0x00000020  </span><span class="comment">/* Reset Receive Datapath            */</span>
<a name="l00131"></a><a class="code" href="emac_8h.html#a19b60e92fb9955b6c1cc079357b42364">00131</a> <span class="preprocessor">#define CR_PASS_RUNT_FRM    0x00000040  </span><span class="comment">/* Pass Runt Frames                  */</span>
<a name="l00132"></a><a class="code" href="emac_8h.html#a45d64fa4c99793236f0c55b7b4a497a3">00132</a> <span class="preprocessor">#define CR_PASS_RX_FILT     0x00000080  </span><span class="comment">/* Pass RX Filter                    */</span>
<a name="l00133"></a><a class="code" href="emac_8h.html#a363b9ac810f2214b033a2722d7c5b972">00133</a> <span class="preprocessor">#define CR_TX_FLOW_CTRL     0x00000100  </span><span class="comment">/* TX Flow Control                   */</span>
<a name="l00134"></a><a class="code" href="emac_8h.html#a7f15650b77054f8a71585ab3f7452297">00134</a> <span class="preprocessor">#define CR_RMII             0x00000200  </span><span class="comment">/* Reduced MII Interface             */</span>
<a name="l00135"></a><a class="code" href="emac_8h.html#a844212e64a33c825e8a8bde40f97dd68">00135</a> <span class="preprocessor">#define CR_FULL_DUP         0x00000400  </span><span class="comment">/* Full Duplex                       */</span>
<a name="l00136"></a>00136 
<a name="l00137"></a>00137 <span class="comment">/* Status Register */</span>
<a name="l00138"></a><a class="code" href="emac_8h.html#afe60ad6257d501f0e9834ba27a5ac147">00138</a> <span class="preprocessor">#define SR_RX_EN            0x00000001  </span><span class="comment">/* Enable Receive                    */</span>
<a name="l00139"></a><a class="code" href="emac_8h.html#a9e56534faaa8c695a91c76cb3dd24c1f">00139</a> <span class="preprocessor">#define SR_TX_EN            0x00000002  </span><span class="comment">/* Enable Transmit                   */</span>
<a name="l00140"></a>00140 
<a name="l00141"></a>00141 <span class="comment">/* Transmit Status Vector 0 Register */</span>
<a name="l00142"></a><a class="code" href="emac_8h.html#a64b8fd0cd4832d63ed322c71bb9afffe">00142</a> <span class="preprocessor">#define TSV0_CRC_ERR        0x00000001  </span><span class="comment">/* CRC error                         */</span>
<a name="l00143"></a><a class="code" href="emac_8h.html#adbfb9ec99f7f1491bf588b1abd6c1af2">00143</a> <span class="preprocessor">#define TSV0_LEN_CHKERR     0x00000002  </span><span class="comment">/* Length Check Error                */</span>
<a name="l00144"></a><a class="code" href="emac_8h.html#a48e02d11e45785ff49424c8c2fac9e57">00144</a> <span class="preprocessor">#define TSV0_LEN_OUTRNG     0x00000004  </span><span class="comment">/* Length Out of Range               */</span>
<a name="l00145"></a><a class="code" href="emac_8h.html#a35bb2e4abc98d7d9c1a41dbd9507e42f">00145</a> <span class="preprocessor">#define TSV0_DONE           0x00000008  </span><span class="comment">/* Tramsmission Completed            */</span>
<a name="l00146"></a><a class="code" href="emac_8h.html#ae7ce8dd987149f0865582572f644121c">00146</a> <span class="preprocessor">#define TSV0_MCAST          0x00000010  </span><span class="comment">/* Multicast Destination             */</span>
<a name="l00147"></a><a class="code" href="emac_8h.html#a1680714d6a862ce4e5812667650c7d0b">00147</a> <span class="preprocessor">#define TSV0_BCAST          0x00000020  </span><span class="comment">/* Broadcast Destination             */</span>
<a name="l00148"></a><a class="code" href="emac_8h.html#ae8c4387b64410aad6fffc07330c1d5ab">00148</a> <span class="preprocessor">#define TSV0_PKT_DEFER      0x00000040  </span><span class="comment">/* Packet Deferred                   */</span>
<a name="l00149"></a><a class="code" href="emac_8h.html#a2279441493e14b8f87eee7a787801eaa">00149</a> <span class="preprocessor">#define TSV0_EXC_DEFER      0x00000080  </span><span class="comment">/* Excessive Packet Deferral         */</span>
<a name="l00150"></a><a class="code" href="emac_8h.html#adfcebb04b09004d23d25acc5662618d5">00150</a> <span class="preprocessor">#define TSV0_EXC_COLL       0x00000100  </span><span class="comment">/* Excessive Collision               */</span>
<a name="l00151"></a><a class="code" href="emac_8h.html#a76972a1db37f994d82a4b0ca99bd77b8">00151</a> <span class="preprocessor">#define TSV0_LATE_COLL      0x00000200  </span><span class="comment">/* Late Collision Occured            */</span>
<a name="l00152"></a><a class="code" href="emac_8h.html#a1026b54e2d01e0d4db0c514a98a3d874">00152</a> <span class="preprocessor">#define TSV0_GIANT          0x00000400  </span><span class="comment">/* Giant Frame                       */</span>
<a name="l00153"></a><a class="code" href="emac_8h.html#aa513f987a5463163b9146b51349317b5">00153</a> <span class="preprocessor">#define TSV0_UNDERRUN       0x00000800  </span><span class="comment">/* Buffer Underrun                   */</span>
<a name="l00154"></a><a class="code" href="emac_8h.html#ad2b950218a9e865ca860d61b43275b76">00154</a> <span class="preprocessor">#define TSV0_BYTES          0x0FFFF000  </span><span class="comment">/* Total Bytes Transferred           */</span>
<a name="l00155"></a><a class="code" href="emac_8h.html#aa860fdf06b9cdb63f523b0a6617a04dd">00155</a> <span class="preprocessor">#define TSV0_CTRL_FRAME     0x10000000  </span><span class="comment">/* Control Frame                     */</span>
<a name="l00156"></a><a class="code" href="emac_8h.html#a65d49b960a704d8dd8cd2bad6e84ce27">00156</a> <span class="preprocessor">#define TSV0_PAUSE          0x20000000  </span><span class="comment">/* Pause Frame                       */</span>
<a name="l00157"></a><a class="code" href="emac_8h.html#a4bcbd2a3a7d6526a1ea1085b24e2bda1">00157</a> <span class="preprocessor">#define TSV0_BACK_PRESS     0x40000000  </span><span class="comment">/* Backpressure Method Applied       */</span>
<a name="l00158"></a><a class="code" href="emac_8h.html#aabb2535572996b1c7000f7ab46c28df6">00158</a> <span class="preprocessor">#define TSV0_VLAN           0x80000000  </span><span class="comment">/* VLAN Frame                        */</span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">/* Transmit Status Vector 1 Register */</span>
<a name="l00161"></a><a class="code" href="emac_8h.html#a05d5ea1ee3f87bed8b30b907f86d95fb">00161</a> <span class="preprocessor">#define TSV1_BYTE_CNT       0x0000FFFF  </span><span class="comment">/* Transmit Byte Count               */</span>
<a name="l00162"></a><a class="code" href="emac_8h.html#aa2775426f5761743ddec9ecbe62c27c2">00162</a> <span class="preprocessor">#define TSV1_COLL_CNT       0x000F0000  </span><span class="comment">/* Transmit Collision Count          */</span>
<a name="l00163"></a>00163 
<a name="l00164"></a>00164 <span class="comment">/* Receive Status Vector Register */</span>
<a name="l00165"></a><a class="code" href="emac_8h.html#ae4c64a16cbd19649145d7befa13d1f59">00165</a> <span class="preprocessor">#define RSV_BYTE_CNT        0x0000FFFF  </span><span class="comment">/* Receive Byte Count                */</span>
<a name="l00166"></a><a class="code" href="emac_8h.html#af509b2ef2f4ce929ef223118c63416f1">00166</a> <span class="preprocessor">#define RSV_PKT_IGNORED     0x00010000  </span><span class="comment">/* Packet Previously Ignored         */</span>
<a name="l00167"></a><a class="code" href="emac_8h.html#a5fad8f2c3afbde220dd00b60b2a61367">00167</a> <span class="preprocessor">#define RSV_RXDV_SEEN       0x00020000  </span><span class="comment">/* RXDV Event Previously Seen        */</span>
<a name="l00168"></a><a class="code" href="emac_8h.html#aedeee269fb684e02ad9aa6af2b8af280">00168</a> <span class="preprocessor">#define RSV_CARR_SEEN       0x00040000  </span><span class="comment">/* Carrier Event Previously Seen     */</span>
<a name="l00169"></a><a class="code" href="emac_8h.html#a4ee52d2626b2e9f1ae2ec5e36d7cbce8">00169</a> <span class="preprocessor">#define RSV_REC_CODEV       0x00080000  </span><span class="comment">/* Receive Code Violation            */</span>
<a name="l00170"></a><a class="code" href="emac_8h.html#a1f7a388e437efae4cb1e25aa1cb8fb6f">00170</a> <span class="preprocessor">#define RSV_CRC_ERR         0x00100000  </span><span class="comment">/* CRC Error                         */</span>
<a name="l00171"></a><a class="code" href="emac_8h.html#ad3cefe383c23a5d13e21debb6e060bc3">00171</a> <span class="preprocessor">#define RSV_LEN_CHKERR      0x00200000  </span><span class="comment">/* Length Check Error                */</span>
<a name="l00172"></a><a class="code" href="emac_8h.html#aa2b612b30510c67bcebf086a34a6142b">00172</a> <span class="preprocessor">#define RSV_LEN_OUTRNG      0x00400000  </span><span class="comment">/* Length Out of Range               */</span>
<a name="l00173"></a><a class="code" href="emac_8h.html#ab2622a726e03da2fef49c2e8224b9259">00173</a> <span class="preprocessor">#define RSV_REC_OK          0x00800000  </span><span class="comment">/* Frame Received OK                 */</span>
<a name="l00174"></a><a class="code" href="emac_8h.html#a7bc9470c406ce158b0fdd52516c0d84c">00174</a> <span class="preprocessor">#define RSV_MCAST           0x01000000  </span><span class="comment">/* Multicast Frame                   */</span>
<a name="l00175"></a><a class="code" href="emac_8h.html#adb8ea01609009f7851914f1385599425">00175</a> <span class="preprocessor">#define RSV_BCAST           0x02000000  </span><span class="comment">/* Broadcast Frame                   */</span>
<a name="l00176"></a><a class="code" href="emac_8h.html#a10e12c27244bcf3d3cf246c80b75153a">00176</a> <span class="preprocessor">#define RSV_DRIB_NIBB       0x04000000  </span><span class="comment">/* Dribble Nibble                    */</span>
<a name="l00177"></a><a class="code" href="emac_8h.html#ab749ce83a9ec7956244abeeb6b418bc7">00177</a> <span class="preprocessor">#define RSV_CTRL_FRAME      0x08000000  </span><span class="comment">/* Control Frame                     */</span>
<a name="l00178"></a><a class="code" href="emac_8h.html#a70148717d1dc12c183a00701ff3263ea">00178</a> <span class="preprocessor">#define RSV_PAUSE           0x10000000  </span><span class="comment">/* Pause Frame                       */</span>
<a name="l00179"></a><a class="code" href="emac_8h.html#adcbddcf40ccae2c1d6420ed74ba1ba75">00179</a> <span class="preprocessor">#define RSV_UNSUPP_OPC      0x20000000  </span><span class="comment">/* Unsupported Opcode                */</span>
<a name="l00180"></a><a class="code" href="emac_8h.html#af7e886da080407aec8cb1aad7864b281">00180</a> <span class="preprocessor">#define RSV_VLAN            0x40000000  </span><span class="comment">/* VLAN Frame                        */</span>
<a name="l00181"></a>00181 
<a name="l00182"></a>00182 <span class="comment">/* Flow Control Counter Register */</span>
<a name="l00183"></a><a class="code" href="emac_8h.html#ab7b13339e1099ecb80d167f4dc269091">00183</a> <span class="preprocessor">#define FCC_MIRR_CNT        0x0000FFFF  </span><span class="comment">/* Mirror Counter                    */</span>
<a name="l00184"></a><a class="code" href="emac_8h.html#a7c2b454cdf035d63cbe0c2ac3c765334">00184</a> <span class="preprocessor">#define FCC_PAUSE_TIM       0xFFFF0000  </span><span class="comment">/* Pause Timer                       */</span>
<a name="l00185"></a>00185 
<a name="l00186"></a>00186 <span class="comment">/* Flow Control Status Register */</span>
<a name="l00187"></a><a class="code" href="emac_8h.html#aff78fecf9ce7cb7a9ecce00a34ac890f">00187</a> <span class="preprocessor">#define FCS_MIRR_CNT        0x0000FFFF  </span><span class="comment">/* Mirror Counter Current            */</span>
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 <span class="comment">/* Receive Filter Control Register */</span>
<a name="l00190"></a><a class="code" href="emac_8h.html#afcb2b9568cd8da49507c05c1216d9be5">00190</a> <span class="preprocessor">#define RFC_UCAST_EN        0x00000001  </span><span class="comment">/* Accept Unicast Frames Enable      */</span>
<a name="l00191"></a><a class="code" href="emac_8h.html#a0eafa682c333fd122ba5a12d9ce45012">00191</a> <span class="preprocessor">#define RFC_BCAST_EN        0x00000002  </span><span class="comment">/* Accept Broadcast Frames Enable    */</span>
<a name="l00192"></a><a class="code" href="emac_8h.html#a01af5c1c9b20252d03951f5ef14d74e2">00192</a> <span class="preprocessor">#define RFC_MCAST_EN        0x00000004  </span><span class="comment">/* Accept Multicast Frames Enable    */</span>
<a name="l00193"></a><a class="code" href="emac_8h.html#aac8da5fab8a31a913a8276827a94ff37">00193</a> <span class="preprocessor">#define RFC_UCAST_HASH_EN   0x00000008  </span><span class="comment">/* Accept Unicast Hash Filter Frames */</span>
<a name="l00194"></a><a class="code" href="emac_8h.html#a70329f34580c5593893c7b4779a645ce">00194</a> <span class="preprocessor">#define RFC_MCAST_HASH_EN   0x00000010  </span><span class="comment">/* Accept Multicast Hash Filter Fram.*/</span>
<a name="l00195"></a><a class="code" href="emac_8h.html#aa82929a0b30b1c0969cf199eeba1c19a">00195</a> <span class="preprocessor">#define RFC_PERFECT_EN      0x00000020  </span><span class="comment">/* Accept Perfect Match Enable       */</span>
<a name="l00196"></a><a class="code" href="emac_8h.html#ae2a9aae3cbe2c8c0cfb5084512eeee10">00196</a> <span class="preprocessor">#define RFC_MAGP_WOL_EN     0x00001000  </span><span class="comment">/* Magic Packet Filter WoL Enable    */</span>
<a name="l00197"></a><a class="code" href="emac_8h.html#a94d47a72a6e2e867e2de3ed748a6b875">00197</a> <span class="preprocessor">#define RFC_PFILT_WOL_EN    0x00002000  </span><span class="comment">/* Perfect Filter WoL Enable         */</span>
<a name="l00198"></a>00198 
<a name="l00199"></a>00199 <span class="comment">/* Receive Filter WoL Status/Clear Registers */</span>
<a name="l00200"></a><a class="code" href="emac_8h.html#a1a5bae74bcda3ed46a892d11cdb7a50a">00200</a> <span class="preprocessor">#define WOL_UCAST           0x00000001  </span><span class="comment">/* Unicast Frame caused WoL          */</span>
<a name="l00201"></a><a class="code" href="emac_8h.html#a3d5676d272ee04609415a1a6a3ea68fe">00201</a> <span class="preprocessor">#define WOL_BCAST           0x00000002  </span><span class="comment">/* Broadcast Frame caused WoL        */</span>
<a name="l00202"></a><a class="code" href="emac_8h.html#a59b104d1c5ff78b8492df69eb765b742">00202</a> <span class="preprocessor">#define WOL_MCAST           0x00000004  </span><span class="comment">/* Multicast Frame caused WoL        */</span>
<a name="l00203"></a><a class="code" href="emac_8h.html#ada3a4c2c9fe50dfae0b7bbb8b766d0ba">00203</a> <span class="preprocessor">#define WOL_UCAST_HASH      0x00000008  </span><span class="comment">/* Unicast Hash Filter Frame WoL     */</span>
<a name="l00204"></a><a class="code" href="emac_8h.html#ad9fac80b5a5e3b7b7d4d8ae8cd0d7297">00204</a> <span class="preprocessor">#define WOL_MCAST_HASH      0x00000010  </span><span class="comment">/* Multicast Hash Filter Frame WoL   */</span>
<a name="l00205"></a><a class="code" href="emac_8h.html#a05edbda5a8e0befa6a747cbc170ccd61">00205</a> <span class="preprocessor">#define WOL_PERFECT         0x00000020  </span><span class="comment">/* Perfect Filter WoL                */</span>
<a name="l00206"></a><a class="code" href="emac_8h.html#a6c57db2b42dd8286d529f01ffcec997e">00206</a> <span class="preprocessor">#define WOL_RX_FILTER       0x00000080  </span><span class="comment">/* RX Filter caused WoL              */</span>
<a name="l00207"></a><a class="code" href="emac_8h.html#a5a7a3d5aab198f1102eab51e0cf76ece">00207</a> <span class="preprocessor">#define WOL_MAG_PACKET      0x00000100  </span><span class="comment">/* Magic Packet Filter caused WoL    */</span>
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <span class="comment">/* Interrupt Status/Enable/Clear/Set Registers */</span>
<a name="l00210"></a><a class="code" href="emac_8h.html#affc2583e4d700924d32f60b1fcf015eb">00210</a> <span class="preprocessor">#define INT_RX_OVERRUN      0x00000001  </span><span class="comment">/* Overrun Error in RX Queue         */</span>
<a name="l00211"></a><a class="code" href="emac_8h.html#a9ec8fa7d1349ab16f2c74059f37d60d6">00211</a> <span class="preprocessor">#define INT_RX_ERR          0x00000002  </span><span class="comment">/* Receive Error                     */</span>
<a name="l00212"></a><a class="code" href="emac_8h.html#a38e8d9f410f1e35ddb0a8cf801487864">00212</a> <span class="preprocessor">#define INT_RX_FIN          0x00000004  </span><span class="comment">/* RX Finished Process Descriptors   */</span>
<a name="l00213"></a><a class="code" href="emac_8h.html#adba185a1a6a0f68f870e20e897ed3d0f">00213</a> <span class="preprocessor">#define INT_RX_DONE         0x00000008  </span><span class="comment">/* Receive Done                      */</span>
<a name="l00214"></a><a class="code" href="emac_8h.html#a69287ade846b84b7927c25dc66590a8c">00214</a> <span class="preprocessor">#define INT_TX_UNDERRUN     0x00000010  </span><span class="comment">/* Transmit Underrun                 */</span>
<a name="l00215"></a><a class="code" href="emac_8h.html#a5beefbbcaa60450121b9159f68ddc851">00215</a> <span class="preprocessor">#define INT_TX_ERR          0x00000020  </span><span class="comment">/* Transmit Error                    */</span>
<a name="l00216"></a><a class="code" href="emac_8h.html#a826d5faed20b1a1988a50af8daa1b79a">00216</a> <span class="preprocessor">#define INT_TX_FIN          0x00000040  </span><span class="comment">/* TX Finished Process Descriptors   */</span>
<a name="l00217"></a><a class="code" href="emac_8h.html#a85d498ed907151b131819754f3b8c359">00217</a> <span class="preprocessor">#define INT_TX_DONE         0x00000080  </span><span class="comment">/* Transmit Done                     */</span>
<a name="l00218"></a><a class="code" href="emac_8h.html#a09b86afa6f6d6121b8a377d653f12ee3">00218</a> <span class="preprocessor">#define INT_SOFT_INT        0x00001000  </span><span class="comment">/* Software Triggered Interrupt      */</span>
<a name="l00219"></a><a class="code" href="emac_8h.html#a5a3b59d7da57dff63a4a442cc6811da8">00219</a> <span class="preprocessor">#define INT_WAKEUP          0x00002000  </span><span class="comment">/* Wakeup Event Interrupt            */</span>
<a name="l00220"></a>00220 
<a name="l00221"></a>00221 <span class="comment">/* Power Down Register */</span>
<a name="l00222"></a><a class="code" href="emac_8h.html#a5f1dbb6fdb18c58da287e74460583d60">00222</a> <span class="preprocessor">#define PD_POWER_DOWN       0x80000000  </span><span class="comment">/* Power Down MAC                    */</span>
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 <span class="comment">/* RX Descriptor Control Word */</span>
<a name="l00225"></a><a class="code" href="emac_8h.html#a2e79d235fd8a0cd170b65f131ed26ffb">00225</a> <span class="preprocessor">#define RCTRL_SIZE          0x000007FF  </span><span class="comment">/* Buffer size mask                  */</span>
<a name="l00226"></a><a class="code" href="emac_8h.html#a557cdce88298fa9cbd21c8725ea3f23f">00226</a> <span class="preprocessor">#define RCTRL_INT           0x80000000  </span><span class="comment">/* Generate RxDone Interrupt         */</span>
<a name="l00227"></a>00227 
<a name="l00228"></a>00228 <span class="comment">/* RX Status Hash CRC Word */</span>
<a name="l00229"></a><a class="code" href="emac_8h.html#a1a92849f895415ce6ed365102c6d40cd">00229</a> <span class="preprocessor">#define RHASH_SA            0x000001FF  </span><span class="comment">/* Hash CRC for Source Address       */</span>
<a name="l00230"></a><a class="code" href="emac_8h.html#a7c5dff8fd15341dde1cc70db96a535a2">00230</a> <span class="preprocessor">#define RHASH_DA            0x001FF000  </span><span class="comment">/* Hash CRC for Destination Address  */</span>
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 <span class="comment">/* RX Status Information Word */</span>
<a name="l00233"></a><a class="code" href="emac_8h.html#afa0f68fee7fdc6f35b9e71df501a49e5">00233</a> <span class="preprocessor">#define RINFO_SIZE          0x000007FF  </span><span class="comment">/* Data size in bytes                */</span>
<a name="l00234"></a><a class="code" href="emac_8h.html#a20585c51409a3b3435d310e720b9df88">00234</a> <span class="preprocessor">#define RINFO_CTRL_FRAME    0x00040000  </span><span class="comment">/* Control Frame                     */</span>
<a name="l00235"></a><a class="code" href="emac_8h.html#a2c12999ad72a1679ed7827d1b66636ec">00235</a> <span class="preprocessor">#define RINFO_VLAN          0x00080000  </span><span class="comment">/* VLAN Frame                        */</span>
<a name="l00236"></a><a class="code" href="emac_8h.html#aff3e4f07c1b6e654aa3080cb896ceafd">00236</a> <span class="preprocessor">#define RINFO_FAIL_FILT     0x00100000  </span><span class="comment">/* RX Filter Failed                  */</span>
<a name="l00237"></a><a class="code" href="emac_8h.html#a5a1fdb4c25a2ff7f290bb9d3745115df">00237</a> <span class="preprocessor">#define RINFO_MCAST         0x00200000  </span><span class="comment">/* Multicast Frame                   */</span>
<a name="l00238"></a><a class="code" href="emac_8h.html#a7c5111d42f1e075bb19616c7800dbef0">00238</a> <span class="preprocessor">#define RINFO_BCAST         0x00400000  </span><span class="comment">/* Broadcast Frame                   */</span>
<a name="l00239"></a><a class="code" href="emac_8h.html#aa2870a05ad6cacd837519a360691435a">00239</a> <span class="preprocessor">#define RINFO_CRC_ERR       0x00800000  </span><span class="comment">/* CRC Error in Frame                */</span>
<a name="l00240"></a><a class="code" href="emac_8h.html#a95d9d5107fd83ed8a6848c7a540620a0">00240</a> <span class="preprocessor">#define RINFO_SYM_ERR       0x01000000  </span><span class="comment">/* Symbol Error from PHY             */</span>
<a name="l00241"></a><a class="code" href="emac_8h.html#a171c0fbadd0ba22f7a7fa3fd70a04373">00241</a> <span class="preprocessor">#define RINFO_LEN_ERR       0x02000000  </span><span class="comment">/* Length Error                      */</span>
<a name="l00242"></a><a class="code" href="emac_8h.html#ae305882a82b764429ecf7478ead17141">00242</a> <span class="preprocessor">#define RINFO_RANGE_ERR     0x04000000  </span><span class="comment">/* Range Error (exceeded max. size)  */</span>
<a name="l00243"></a><a class="code" href="emac_8h.html#ac90a518de44c306c3744a82f95e4b716">00243</a> <span class="preprocessor">#define RINFO_ALIGN_ERR     0x08000000  </span><span class="comment">/* Alignment Error                   */</span>
<a name="l00244"></a><a class="code" href="emac_8h.html#a5a90613b8f2dbb2c8c34bca92cc0e5ec">00244</a> <span class="preprocessor">#define RINFO_OVERRUN       0x10000000  </span><span class="comment">/* Receive overrun                   */</span>
<a name="l00245"></a><a class="code" href="emac_8h.html#ace263856b5319426eab84dbd39ec5229">00245</a> <span class="preprocessor">#define RINFO_NO_DESCR      0x20000000  </span><span class="comment">/* No new Descriptor available       */</span>
<a name="l00246"></a><a class="code" href="emac_8h.html#a79ad12aeb401a9d1d0b51a8aced41cf9">00246</a> <span class="preprocessor">#define RINFO_LAST_FLAG     0x40000000  </span><span class="comment">/* Last Fragment in Frame            */</span>
<a name="l00247"></a><a class="code" href="emac_8h.html#a82a8eb86cc98ef52c464047b59fc78e7">00247</a> <span class="preprocessor">#define RINFO_ERR           0x80000000  </span><span class="comment">/* Error Occured (OR of all errors)  */</span>
<a name="l00248"></a>00248 
<a name="l00249"></a><a class="code" href="emac_8h.html#af8adf9a18a6769ac7e95157303eebfa6">00249</a> <span class="preprocessor">#define RINFO_ERR_MASK     (RINFO_FAIL_FILT | RINFO_CRC_ERR   | RINFO_SYM_ERR | \</span>
<a name="l00250"></a>00250 <span class="preprocessor">                            RINFO_LEN_ERR   | RINFO_ALIGN_ERR | RINFO_OVERRUN)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a>00252 <span class="comment">/* TX Descriptor Control Word */</span>
<a name="l00253"></a><a class="code" href="emac_8h.html#abc57dc2c0472ea0471a320ad652697f6">00253</a> <span class="preprocessor">#define TCTRL_SIZE          0x000007FF  </span><span class="comment">/* Size of data buffer in bytes      */</span>
<a name="l00254"></a><a class="code" href="emac_8h.html#a46e54873d7ad46e8189eb1cb29e5489a">00254</a> <span class="preprocessor">#define TCTRL_OVERRIDE      0x04000000  </span><span class="comment">/* Override Default MAC Registers    */</span>
<a name="l00255"></a><a class="code" href="emac_8h.html#ac5d178dbd44a66a8f9b4590b37c34284">00255</a> <span class="preprocessor">#define TCTRL_HUGE          0x08000000  </span><span class="comment">/* Enable Huge Frame                 */</span>
<a name="l00256"></a><a class="code" href="emac_8h.html#a7207e38ed5fa902f6349e6ef174369f8">00256</a> <span class="preprocessor">#define TCTRL_PAD           0x10000000  </span><span class="comment">/* Pad short Frames to 64 bytes      */</span>
<a name="l00257"></a><a class="code" href="emac_8h.html#a892af3de371b524fcf60fa7b8a6d8f35">00257</a> <span class="preprocessor">#define TCTRL_CRC           0x20000000  </span><span class="comment">/* Append a hardware CRC to Frame    */</span>
<a name="l00258"></a><a class="code" href="emac_8h.html#afa58f98215e917d77982836c6a682883">00258</a> <span class="preprocessor">#define TCTRL_LAST          0x40000000  </span><span class="comment">/* Last Descriptor for TX Frame      */</span>
<a name="l00259"></a><a class="code" href="emac_8h.html#a5d18aeeeeb5a3b16ffeb793d3805a62c">00259</a> <span class="preprocessor">#define TCTRL_INT           0x80000000  </span><span class="comment">/* Generate TxDone Interrupt         */</span>
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <span class="comment">/* TX Status Information Word */</span>
<a name="l00262"></a><a class="code" href="emac_8h.html#ad0f521a5f81cdb7bfd49897a047b3873">00262</a> <span class="preprocessor">#define TINFO_COL_CNT       0x01E00000  </span><span class="comment">/* Collision Count                   */</span>
<a name="l00263"></a><a class="code" href="emac_8h.html#a05a99b232b02eba19797e925c81e37d4">00263</a> <span class="preprocessor">#define TINFO_DEFER         0x02000000  </span><span class="comment">/* Packet Deferred (not an error)    */</span>
<a name="l00264"></a><a class="code" href="emac_8h.html#aa549b023fe020c09e7f633c7566e16e6">00264</a> <span class="preprocessor">#define TINFO_EXCESS_DEF    0x04000000  </span><span class="comment">/* Excessive Deferral                */</span>
<a name="l00265"></a><a class="code" href="emac_8h.html#aeebe0a5440bd7de2cd9c50bfa0f90d16">00265</a> <span class="preprocessor">#define TINFO_EXCESS_COL    0x08000000  </span><span class="comment">/* Excessive Collision               */</span>
<a name="l00266"></a><a class="code" href="emac_8h.html#ae93eacf848b9514efc5f6e6d38211ab5">00266</a> <span class="preprocessor">#define TINFO_LATE_COL      0x10000000  </span><span class="comment">/* Late Collision Occured            */</span>
<a name="l00267"></a><a class="code" href="emac_8h.html#ad8374cf612c7b2b3e355cd70ee09d06e">00267</a> <span class="preprocessor">#define TINFO_UNDERRUN      0x20000000  </span><span class="comment">/* Transmit Underrun                 */</span>
<a name="l00268"></a><a class="code" href="emac_8h.html#aacc5f1654a090d8405839dbbae2ad9b4">00268</a> <span class="preprocessor">#define TINFO_NO_DESCR      0x40000000  </span><span class="comment">/* No new Descriptor available       */</span>
<a name="l00269"></a><a class="code" href="emac_8h.html#ab62a10e4afa451e99275482c284a0ac2">00269</a> <span class="preprocessor">#define TINFO_ERR           0x80000000  </span><span class="comment">/* Error Occured (OR of all errors)  */</span>
<a name="l00270"></a>00270 
<a name="l00271"></a>00271 <span class="comment">/* DP83848C PHY Registers */</span>
<a name="l00272"></a><a class="code" href="emac_8h.html#a35b3bc2120d1e7d8f6adf84172ffc5c0">00272</a> <span class="preprocessor">#define PHY_REG_BMCR        0x00        </span><span class="comment">/* Basic Mode Control Register       */</span>
<a name="l00273"></a><a class="code" href="emac_8h.html#aba09224973417bc3a686da320e984394">00273</a> <span class="preprocessor">#define PHY_REG_BMSR        0x01        </span><span class="comment">/* Basic Mode Status Register        */</span>
<a name="l00274"></a><a class="code" href="emac_8h.html#adc99a4d5c60c4f1db949900854b5da2d">00274</a> <span class="preprocessor">#define PHY_REG_IDR1        0x02        </span><span class="comment">/* PHY Identifier 1                  */</span>
<a name="l00275"></a><a class="code" href="emac_8h.html#ad86680289572058e0cd66c378efe8796">00275</a> <span class="preprocessor">#define PHY_REG_IDR2        0x03        </span><span class="comment">/* PHY Identifier 2                  */</span>
<a name="l00276"></a><a class="code" href="emac_8h.html#a81c45af97da8ca0aa172edb464ac8736">00276</a> <span class="preprocessor">#define PHY_REG_ANAR        0x04        </span><span class="comment">/* Auto-Negotiation Advertisement    */</span>
<a name="l00277"></a><a class="code" href="emac_8h.html#a16616d7d740ace1dc1a1c9f34d3d0aca">00277</a> <span class="preprocessor">#define PHY_REG_ANLPAR      0x05        </span><span class="comment">/* Auto-Neg. Link Partner Abitily    */</span>
<a name="l00278"></a><a class="code" href="emac_8h.html#a974befd690a504dd421d7cf5dfca0a2f">00278</a> <span class="preprocessor">#define PHY_REG_ANER        0x06        </span><span class="comment">/* Auto-Neg. Expansion Register      */</span>
<a name="l00279"></a><a class="code" href="emac_8h.html#a16dafbc219d2fa34bee7f8521c6c6b49">00279</a> <span class="preprocessor">#define PHY_REG_ANNPTR      0x07        </span><span class="comment">/* Auto-Neg. Next Page TX            */</span>
<a name="l00280"></a>00280 
<a name="l00281"></a>00281 <span class="comment">/* PHY Extended Registers */</span>
<a name="l00282"></a><a class="code" href="emac_8h.html#a9719b117245aa1b73a6003d00246fb49">00282</a> <span class="preprocessor">#define PHY_REG_STS         0x10        </span><span class="comment">/* Status Register                   */</span>
<a name="l00283"></a><a class="code" href="emac_8h.html#aae44f1acd36a8d72edd511f6fc7cecc2">00283</a> <span class="preprocessor">#define PHY_REG_MICR        0x11        </span><span class="comment">/* MII Interrupt Control Register    */</span>
<a name="l00284"></a><a class="code" href="emac_8h.html#a6b2549fccb1bcdbffb67e0b7e7bd4c4b">00284</a> <span class="preprocessor">#define PHY_REG_MISR        0x12        </span><span class="comment">/* MII Interrupt Status Register     */</span>
<a name="l00285"></a><a class="code" href="emac_8h.html#a4ddb4ab56ee861d05ce4eee14ad706db">00285</a> <span class="preprocessor">#define PHY_REG_FCSCR       0x14        </span><span class="comment">/* False Carrier Sense Counter       */</span>
<a name="l00286"></a><a class="code" href="emac_8h.html#a102f82ede18985b2b1455e2f548e43ea">00286</a> <span class="preprocessor">#define PHY_REG_RECR        0x15        </span><span class="comment">/* Receive Error Counter             */</span>
<a name="l00287"></a><a class="code" href="emac_8h.html#adbdcbe1c15df474442d2b59be22f9eef">00287</a> <span class="preprocessor">#define PHY_REG_PCSR        0x16        </span><span class="comment">/* PCS Sublayer Config. and Status   */</span>
<a name="l00288"></a><a class="code" href="emac_8h.html#adf0d29ce8e23081f40b3a21fb2f7f10b">00288</a> <span class="preprocessor">#define PHY_REG_RBR         0x17        </span><span class="comment">/* RMII and Bypass Register          */</span>
<a name="l00289"></a><a class="code" href="emac_8h.html#a067046c54a41d2d0f1ef51f4768bf89d">00289</a> <span class="preprocessor">#define PHY_REG_LEDCR       0x18        </span><span class="comment">/* LED Direct Control Register       */</span>
<a name="l00290"></a><a class="code" href="emac_8h.html#ace4ad7f18b893f8cad81b7e0b5291c80">00290</a> <span class="preprocessor">#define PHY_REG_PHYCR       0x19        </span><span class="comment">/* PHY Control Register              */</span>
<a name="l00291"></a><a class="code" href="emac_8h.html#a4952b1966e99022629fdc5a9107e38cd">00291</a> <span class="preprocessor">#define PHY_REG_10BTSCR     0x1A        </span><span class="comment">/* 10Base-T Status/Control Register  */</span>
<a name="l00292"></a><a class="code" href="emac_8h.html#aa82c86c387e1828fa203608acfd981d7">00292</a> <span class="preprocessor">#define PHY_REG_CDCTRL1     0x1B        </span><span class="comment">/* CD Test Control and BIST Extens.  */</span>
<a name="l00293"></a><a class="code" href="emac_8h.html#adea47a7b97f7cba9d975a8ab7fe6aca7">00293</a> <span class="preprocessor">#define PHY_REG_EDCR        0x1D        </span><span class="comment">/* Energy Detect Control Register    */</span>
<a name="l00294"></a>00294 
<a name="l00295"></a><a class="code" href="emac_8h.html#a0b20351abee99881295a5e05db1de9bd">00295</a> <span class="preprocessor">#define PHY_FULLD_100M      0x2100      </span><span class="comment">/* Full Duplex 100Mbit               */</span>
<a name="l00296"></a><a class="code" href="emac_8h.html#a33b7c30f71d4899caf2cfe4398a7440e">00296</a> <span class="preprocessor">#define PHY_HALFD_100M      0x2000      </span><span class="comment">/* Half Duplex 100Mbit               */</span>
<a name="l00297"></a><a class="code" href="emac_8h.html#ae2feb873a8e66854ef7d72c7ce18e16c">00297</a> <span class="preprocessor">#define PHY_FULLD_10M       0x0100      </span><span class="comment">/* Full Duplex 10Mbit                */</span>
<a name="l00298"></a><a class="code" href="emac_8h.html#afb38b2c422807845106d71be9d8b4007">00298</a> <span class="preprocessor">#define PHY_HALFD_10M       0x0000      </span><span class="comment">/* Half Duplex 10MBit                */</span>
<a name="l00299"></a><a class="code" href="emac_8h.html#a64a205014f3924799e4c529eaad947a9">00299</a> <span class="preprocessor">#define PHY_AUTO_NEG        0x3000      </span><span class="comment">/* Select Auto Negotiation           */</span>
<a name="l00300"></a>00300 
<a name="l00301"></a><a class="code" href="emac_8h.html#ab84cf04c2f366ca9df5c93e70a2f8732">00301</a> <span class="preprocessor">#define DP83848C_DEF_ADR    0x0100      </span><span class="comment">/* Default PHY device address        */</span>
<a name="l00302"></a><a class="code" href="emac_8h.html#af0d0e10f995167747e220c126b16ff1a">00302</a> <span class="preprocessor">#define DP83848C_ID         0x20005C90  </span><span class="comment">/* PHY Identifier                    */</span>
<a name="l00303"></a>00303 
<a name="l00304"></a>00304 
<a name="l00305"></a>00305 <span class="keywordtype">int</span>           <a class="code" href="emac_8c.html#a950d069e1027387e55f8ae720132f0d6" title="configure port-pins for use with LAN-controller, reset it and send the configuration-sequence">Init_EMAC</a>(<span class="keywordtype">void</span>);
<a name="l00306"></a>00306 <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="emac_8c.html#a20e6ca0a61b433d2d8ffa9238cc8f41d">ReadFrameBE_EMAC</a>(<span class="keywordtype">void</span>);
<a name="l00307"></a>00307 <span class="keywordtype">void</span>           <a class="code" href="emac_8c.html#ae76b07cc1215a035953cc7958b861356">CopyToFrame_EMAC</a>(<span class="keywordtype">void</span> *Source, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> Size);
<a name="l00308"></a>00308 <span class="keywordtype">void</span>           <a class="code" href="emac_8c.html#a1a7dca81ea5d770353e4206fefe042c5">CopyFromFrame_EMAC</a>(<span class="keywordtype">void</span> *Dest, <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Size);
<a name="l00309"></a>00309 <span class="keywordtype">void</span>           <a class="code" href="emac_8c.html#aac915958347d3ddcbd4032eae1e4a89d">DummyReadFrame_EMAC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> Size);
<a name="l00310"></a>00310 <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="emac_8c.html#a2fc342534e2db89a6531315cc3b99a1c">StartReadFrame</a>(<span class="keywordtype">void</span>);
<a name="l00311"></a>00311 <span class="keywordtype">void</span>           <a class="code" href="emac_8c.html#a72f4541b2abeb49e7d0ee6ca0f372852">EndReadFrame</a>(<span class="keywordtype">void</span>);
<a name="l00312"></a>00312 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code" href="emac_8c.html#a54235af1c9c42fd18c3ea1caad97ca4b">CheckFrameReceived</a>(<span class="keywordtype">void</span>);
<a name="l00313"></a>00313 <span class="keywordtype">void</span>           <a class="code" href="emac_8c.html#ad385e8970400caa09c503e234e049ac1">RequestSend</a>(<span class="keywordtype">void</span>);
<a name="l00314"></a>00314 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code" href="emac_8c.html#a885c4d662ebde263043e432637490150">Rdy4Tx</a>(<span class="keywordtype">void</span>);
<a name="l00315"></a>00315 <span class="keywordtype">void</span>           <a class="code" href="emac_8c.html#a78dcd0e5393dad2f7569ba38d47008e1">DoSend_EMAC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> FrameSize);
<a name="l00316"></a>00316 <span class="comment">//void             vEMACWaitForInput( void );</span>
<a name="l00317"></a>00317 <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>   <a class="code" href="emac_8c.html#a69397c786a88e31e29ca8ed2605b8fbd">uiGetEMACRxData</a>( <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *ucBuffer );
<a name="l00318"></a>00318 <span class="keywordtype">void</span>                    <a class="code" href="emac_8h.html#aa691b8982acd34f683fe43c249a7c19b">print_PHY_status</a>();
<a name="l00319"></a>00319 
<a name="l00320"></a>00320 <span class="preprocessor">#endif</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>
<a name="l00322"></a>00322 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00323"></a>00323 <span class="comment"> * end of file</span>
<a name="l00324"></a>00324 <span class="comment"> *---------------------------------------------------------------------------*/</span>
<a name="l00325"></a>00325 
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Fri Jun 17 2011 01:55:43 for Mult-UIP by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
