{"doi":null,"coreId":"10768","oai":"oai:www.e-space.mmu.ac.uk:2173\/75433","identifiers":["oai:www.e-space.mmu.ac.uk:2173\/75433",null],"title":"Classification of compiler optimizations for high performance, small area and low power in FPGAs","authors":["\u00d6zer, Emre","Nisbet, Andy","Gregg, David"],"enrichments":{"references":[{"id":17785039,"title":"Compiling SA-C Programs to FPGAs: Performance","authors":[],"date":"2001","doi":"10.1007\/3-540-48222-9_15","raw":"B. A. Draper, A. P. W. B\u00f6hm, J. Hammes, W. Najjar, J. R. Beveridge, C. Ross, M. Chawathe, M. Desai, J. Bins, \u201cCompiling SA-C Programs to FPGAs: Performance Results\u201d, International Conference on Vision Systems, Vancouver, July, 2001.","cites":null},{"id":17785037,"title":"Evaluation of the Streams-C C-to-FPGA Compiler: An Application Perspective\u201d,","authors":[],"date":"2001","doi":"10.1145\/360276.360326","raw":"J. Frigo, M. Gokhale, and D. Lavenier \u201cEvaluation of the Streams-C C-to-FPGA Compiler: An Application Perspective\u201d, 9 th ACM International Symposium on FieldProgrammable Gate Arrays, Monterey, CA, February, 2001.","cites":null},{"id":17785034,"title":"Fast Compilation for Pipelined Reconfigurable Fabrics\u201d,","authors":[],"date":"1999","doi":"10.1145\/296399.296459","raw":"M. Budiu, and S. C. Goldstein, \u201cFast Compilation for Pipelined Reconfigurable Fabrics\u201d, 7 th ACM International Symposium on Field -Programmable Gate Arrays, 1999.","cites":null},{"id":17785035,"title":"Rajeev Barua, and Saman Amarasinghe, \u201cParallelizing Applications Into Silicon\u201d,","authors":[],"date":"1999","doi":"10.1109\/fpga.1999.803669","raw":"Jonathan Babb, Martin Rinard, Andras Moritz, Walter Lee, Matthew Frank, Rajeev Barua, and Saman Amarasinghe, \u201cParallelizing Applications Into Silicon\u201d, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines \u201999 (FCCM '99), Napa Valley, CA, April 1999.","cites":null},{"id":17785040,"title":"SPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations\u201d,","authors":[],"date":"2003","doi":"10.1109\/icvd.2003.1183177","raw":"S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, \u201cSPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations\u201d, the 16 th International Conference on VLSI Design, New Delhi, India, Jan. 2003.","cites":null},{"id":17785032,"title":"Specifying and Compiling Applications for RaPiD\u201d, Field-Programmable Custom Computing Machines,","authors":[],"date":"1998","doi":"10.1109\/fpga.1998.707889","raw":"D. C. Cronquist, P. Franklin, S. G. Berg, and C. Ebeling, \u201cSpecifying and Compiling Applications for RaPiD\u201d, Field-Programmable Custom Computing Machines, 1998.","cites":null},{"id":17785031,"title":"SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers\u201d,","authors":[],"date":"1994","doi":"10.1145\/193209.193217","raw":"R. P. Wilson, R. S. French, C. S. Wilson, S. Amarasinghe, J. M. Anderson, S. W. K. Tjiang, S. W. Liao, C. W. Tseng, M. W. Hall, M. S. Lam, and J. L. Hennessy, \u201cSUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers\u201d, Tech. Report, Computer Systems Laboratory, Stanford University, CA, USA, 1994.","cites":null},{"id":17785042,"title":"Towards an Automatic Path from Java Bytecodes to Hardware Through High-Level Synthesis\u201d,","authors":[],"date":"1998","doi":"10.1109\/icecs.1998.813276","raw":"J. M. P. Cardoso, and H. C. Neto, \u201cTowards an Automatic Path from Java Bytecodes to Hardware Through High-Level Synthesis\u201d, Proceedings of the 5 th IEEE International Conference on Electronics, Circuits and Systems, Lisbon, Portugal, Sep. 1998.","cites":null}],"documentType":{"type":1}},"contributors":[],"datePublished":"2009-07-24T09:12:26Z","abstract":"Full-text is available at http:\/\/www.doc.mmu.ac.uk\/STAFF\/A.Nisbet\/PAPERS\/fpga_opt.pdf","downloadUrl":"https:\/\/core.ac.uk\/download\/pdf\/10768.pdf","fullTextIdentifier":"http:\/\/hdl.handle.net\/2173\/75433","pdfHashValue":"38382559fb5a1b69f773386593a0d5da858a0e87","publisher":"Department of Computer Science, Trinity College, Dublin","rawRecordXml":"<record><header><identifier>\noai:www.e-space.mmu.ac.uk:2173\/75433<\/identifier><datestamp>2009-07-24T08:12:26Z<\/datestamp><setSpec>hdl_2173_31421<\/setSpec><\/header><metadata><oai_dc:dc xmlns:dc=\"http:\/\/purl.org\/dc\/elements\/1.1\/\" xmlns:oai_dc=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/\" xmlns:xsi=\"http:\/\/www.w3.org\/2001\/XMLSchema-instance\" xsi:schemaLocation=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/ http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc.xsd\" ><dc:title>Classification of compiler optimizations for high performance, small area and low power in FPGAs<\/dc:title><dc:creator>\u00d6zer, Emre<\/dc:creator><dc:creator>Nisbet, Andy<\/dc:creator><dc:creator>Gregg, David<\/dc:creator><dc:description>We propose a classification of high and low-level compiler optimizations to reduce the clock period, power consumption and area requirements in Field-programmable Gate Array (FPGA) architectures. The potential of each optimization, its effect on clock period, power and area and machine dependency\nis explained in detail.<\/dc:description><dc:description>Full-text is available at http:\/\/www.doc.mmu.ac.uk\/STAFF\/A.Nisbet\/PAPERS\/fpga_opt.pdf<\/dc:description><dc:publisher>Department of Computer Science, Trinity College, Dublin<\/dc:publisher><dc:date>2009-07-24T09:12:26Z<\/dc:date><dc:type>Technical Report<\/dc:type><dc:identifier>http:\/\/hdl.handle.net\/2173\/75433<\/dc:identifier><dc:language>en<\/dc:language><dc:relation>http:\/\/www.doc.mmu.ac.uk\/STAFF\/A.Nisbet\/PAPERS\/fpga_opt.pdf<\/dc:relation><\/oai_dc:dc><\/metadata><\/record>","journals":null,"language":{"code":"en","id":9,"name":"English"},"relations":["http:\/\/www.doc.mmu.ac.uk\/STAFF\/A.Nisbet\/PAPERS\/fpga_opt.pdf"],"year":2009,"topics":[],"subject":["Technical Report"],"fullText":""}