

================================================================
== Vivado HLS Report for 'Block_arrayctor_loop'
================================================================
* Date:           Sat Aug  1 16:46:07 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|     22|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     42|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|       4|     64|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |packets_out_out_din  |     *    |      4|  0|  20|          31|          32|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0|  22|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  15|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    |packets_out_out_blk_n  |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  42|          9|    4|          9|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  2|   0|    2|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  4|   0|    4|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|start_out               | out |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|start_write             | out |    1| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_return_0             | out |   32| ap_ctrl_hs | Block_arrayctor.loop | return value |
|ap_return_1             | out |   63| ap_ctrl_hs | Block_arrayctor.loop | return value |
|cols_V                  |  in |   32|  ap_stable |        cols_V        |    scalar    |
|rows_V                  |  in |   32|  ap_stable |        rows_V        |    scalar    |
|packets_out_out_din     | out |   32|   ap_fifo  |    packets_out_out   |    pointer   |
|packets_out_out_full_n  |  in |    1|   ap_fifo  |    packets_out_out   |    pointer   |
|packets_out_out_write   | out |    1|   ap_fifo  |    packets_out_out   |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

