{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666055976485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666055976485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 09:19:36 2022 " "Processing started: Tue Oct 18 09:19:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666055976485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666055976485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666055976485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1666055976719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/decoder/sim/tb_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/decoder/sim/tb_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_decoder " "Found entity 1: tb_decoder" {  } { { "../sim/tb_decoder.v" "" { Text "D:/FPGA/decoder/sim/tb_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666055976751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666055976751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/decoder/rtl/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/decoder/rtl/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666055976751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666055976751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666055976782 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder.v(10) " "Verilog HDL Always Construct warning at decoder.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder.v(12) " "Inferred latch for \"out\[0\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder.v(12) " "Inferred latch for \"out\[1\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder.v(12) " "Inferred latch for \"out\[2\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder.v(12) " "Inferred latch for \"out\[3\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder.v(12) " "Inferred latch for \"out\[4\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder.v(12) " "Inferred latch for \"out\[5\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder.v(12) " "Inferred latch for \"out\[6\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder.v(12) " "Inferred latch for \"out\[7\]\" at decoder.v(12)" {  } { { "../rtl/decoder.v" "" { Text "D:/FPGA/decoder/rtl/decoder.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666055976782 "|decoder"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666055977188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666055977344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666055977344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666055977375 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666055977375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666055977375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666055977375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666055977375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 09:19:37 2022 " "Processing ended: Tue Oct 18 09:19:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666055977375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666055977375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666055977375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666055977375 ""}
