(pcb /home/ssloy/+/diycnc/trimux/opdecoder/opdecoder.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  15000 -15000  15000 -115000  165000 -115000  165000 -15000
            15000 -15000  15000 -15000)
    )
    (via "Via[0-1]_2500:800_um")
    (rule
      (width 1000)
      (clearance 800.1)
      (clearance 800.1 (type default_smd))
      (clearance 200 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_SMD:C_1206_HandSoldering
      (place C2 66040 -98425 back 0 (PN .1u))
      (place C4 59055 -98425 back 0 (PN .1u))
      (place C5 32385 -24130 back 180 (PN .1u))
      (place C6 55245 -24130 back 180 (PN .1u))
    )
    (component Pin_Headers:Pin_Header_Straight_1x05_Pitch2.54mm
      (place J1 91440 -104140 front 90 (PN Conn_01x05))
      (place J4 35560 -106680 front 90 (PN Conn_01x05))
      (place J8 91440 -106680 front 90 (PN Conn_01x05))
      (place J11 121920 -96520 front 0 (PN Conn_01x05))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (place J2 121920 -91440 front 0 (PN Conn_01x01))
      (place J3 25400 -106680 front 0 (PN Conn_01x01))
    )
    (component "Wire_Pads:SolderWirePad_single_0-8mmDrill"
      (place J5 121920 -81280 front 0 (PN Conn_01x01))
      (place J7 30480 -106680 front 0 (PN Conn_01x01))
      (place J6 121920 -86360 front 0 (PN Conn_01x01))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place P1 63500 -106680 front 270 (PN CONN_01X03))
      (place P2 63500 -101600 front 270 (PN CONN_01X03))
      (place P3 63500 -104140 front 270 (PN CONN_01X03))
    )
    (component Resistors_SMD:R_1206_HandSoldering
      (place R1 37465 -39370 back 180 (PN 10k))
    )
    (component trimux:trimux1x15_2.54
      (place U1 27940 -88900 front 90 (PN trimux))
      (place U2 27940 -73660 front 90 (PN trimux))
      (place U3 27940 -58420 front 90 (PN trimux))
      (place U4 27940 -43180 front 90 (PN trimux))
      (place U5 27940 -27940 front 90 (PN trimux))
      (place U7 86360 -27940 front 90 (PN trimux))
      (place U8 86360 -43180 front 90 (PN trimux))
      (place U9 86360 -58420 front 90 (PN trimux))
      (place U10 86360 -73660 front 90 (PN trimux))
    )
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 68580 -33020 front 0 (PN 4.7u))
      (place C3 71120 -25400 front 180 (PN 4.7u))
    )
  )
  (library
    (image Capacitors_SMD:C_1206_HandSoldering
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 120  1000 1020  -1000 1020))
      (outline (path signal 120  -1000 -1020  1000 -1020))
      (outline (path signal 50  -3250 1050  3250 1050))
      (outline (path signal 50  -3250 1050  -3250 -1050))
      (outline (path signal 50  3250 -1050  3250 1050))
      (outline (path signal 50  3250 -1050  -3250 -1050))
      (pin Rect[T]Pad_2000x1600_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1600_um 2 2000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x05_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -11430))
      (outline (path signal 100  1270 -11430  -1270 -11430))
      (outline (path signal 100  -1270 -11430  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -11490  1330 -11490))
      (outline (path signal 120  -1330 -1270  -1330 -11490))
      (outline (path signal 120  1330 -1270  1330 -11490))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  1800 -11950))
      (outline (path signal 50  1800 -11950  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Wire_Pads:SolderWirePad_single_0-8mmDrill"
      (pin Round[A]Pad_1998.98_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Resistors_SMD:R_1206_HandSoldering
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 120  1000 -1070  -1000 -1070))
      (outline (path signal 120  -1000 1070  1000 1070))
      (outline (path signal 50  -3250 1110  3250 1110))
      (outline (path signal 50  -3250 1110  -3250 -1100))
      (outline (path signal 50  3250 -1100  3250 1110))
      (outline (path signal 50  3250 -1100  -3250 -1100))
      (pin Rect[T]Pad_2000x1700_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1700_um 2 2000 0)
    )
    (image trimux:trimux1x15_2.54
      (outline (path signal 100  -1270 1270  -1270 -36830))
      (outline (path signal 100  -1270 -36830  1270 -36830))
      (outline (path signal 100  1270 -36830  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -36950))
      (outline (path signal 120  -1390 -36950  1390 -36950))
      (outline (path signal 120  1390 -36950  1390 -1270))
      (outline (path signal 120  1390 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -37100))
      (outline (path signal 50  -1600 -37100  1600 -37100))
      (outline (path signal 50  1600 -37100  1600 1600))
      (outline (path signal 50  1600 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
    )
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3627.64 -772.542  3272.54 -1469.46  2719.46 -2022.54
            2022.54 -2377.64  1250 -2500  477.458 -2377.64  -219.463 -2022.54
            -772.542 -1469.46  -1127.64 -772.542  -1250 0  -1127.64 772.542
            -772.542 1469.46  -219.463 2022.54  477.458 2377.64  1250 2500
            2022.54 2377.64  2719.46 2022.54  3272.54 1469.46  3627.64 772.542))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 2550  1250 -2550))
      (outline (path signal 120  1290 2550  1290 -2550))
      (outline (path signal 120  1330 2549  1330 -2549))
      (outline (path signal 120  1370 2548  1370 -2548))
      (outline (path signal 120  1410 2546  1410 -2546))
      (outline (path signal 120  1450 2543  1450 -2543))
      (outline (path signal 120  1490 2539  1490 -2539))
      (outline (path signal 120  1530 2535  1530 980))
      (outline (path signal 120  1530 -980  1530 -2535))
      (outline (path signal 120  1570 2531  1570 980))
      (outline (path signal 120  1570 -980  1570 -2531))
      (outline (path signal 120  1610 2525  1610 980))
      (outline (path signal 120  1610 -980  1610 -2525))
      (outline (path signal 120  1650 2519  1650 980))
      (outline (path signal 120  1650 -980  1650 -2519))
      (outline (path signal 120  1690 2513  1690 980))
      (outline (path signal 120  1690 -980  1690 -2513))
      (outline (path signal 120  1730 2506  1730 980))
      (outline (path signal 120  1730 -980  1730 -2506))
      (outline (path signal 120  1770 2498  1770 980))
      (outline (path signal 120  1770 -980  1770 -2498))
      (outline (path signal 120  1810 2489  1810 980))
      (outline (path signal 120  1810 -980  1810 -2489))
      (outline (path signal 120  1850 2480  1850 980))
      (outline (path signal 120  1850 -980  1850 -2480))
      (outline (path signal 120  1890 2470  1890 980))
      (outline (path signal 120  1890 -980  1890 -2470))
      (outline (path signal 120  1930 2460  1930 980))
      (outline (path signal 120  1930 -980  1930 -2460))
      (outline (path signal 120  1971 2448  1971 980))
      (outline (path signal 120  1971 -980  1971 -2448))
      (outline (path signal 120  2011 2436  2011 980))
      (outline (path signal 120  2011 -980  2011 -2436))
      (outline (path signal 120  2051 2424  2051 980))
      (outline (path signal 120  2051 -980  2051 -2424))
      (outline (path signal 120  2091 2410  2091 980))
      (outline (path signal 120  2091 -980  2091 -2410))
      (outline (path signal 120  2131 2396  2131 980))
      (outline (path signal 120  2131 -980  2131 -2396))
      (outline (path signal 120  2171 2382  2171 980))
      (outline (path signal 120  2171 -980  2171 -2382))
      (outline (path signal 120  2211 2366  2211 980))
      (outline (path signal 120  2211 -980  2211 -2366))
      (outline (path signal 120  2251 2350  2251 980))
      (outline (path signal 120  2251 -980  2251 -2350))
      (outline (path signal 120  2291 2333  2291 980))
      (outline (path signal 120  2291 -980  2291 -2333))
      (outline (path signal 120  2331 2315  2331 980))
      (outline (path signal 120  2331 -980  2331 -2315))
      (outline (path signal 120  2371 2296  2371 980))
      (outline (path signal 120  2371 -980  2371 -2296))
      (outline (path signal 120  2411 2276  2411 980))
      (outline (path signal 120  2411 -980  2411 -2276))
      (outline (path signal 120  2451 2256  2451 980))
      (outline (path signal 120  2451 -980  2451 -2256))
      (outline (path signal 120  2491 2234  2491 980))
      (outline (path signal 120  2491 -980  2491 -2234))
      (outline (path signal 120  2531 2212  2531 980))
      (outline (path signal 120  2531 -980  2531 -2212))
      (outline (path signal 120  2571 2189  2571 980))
      (outline (path signal 120  2571 -980  2571 -2189))
      (outline (path signal 120  2611 2165  2611 980))
      (outline (path signal 120  2611 -980  2611 -2165))
      (outline (path signal 120  2651 2140  2651 980))
      (outline (path signal 120  2651 -980  2651 -2140))
      (outline (path signal 120  2691 2113  2691 980))
      (outline (path signal 120  2691 -980  2691 -2113))
      (outline (path signal 120  2731 2086  2731 980))
      (outline (path signal 120  2731 -980  2731 -2086))
      (outline (path signal 120  2771 2058  2771 980))
      (outline (path signal 120  2771 -980  2771 -2058))
      (outline (path signal 120  2811 2028  2811 980))
      (outline (path signal 120  2811 -980  2811 -2028))
      (outline (path signal 120  2851 1997  2851 980))
      (outline (path signal 120  2851 -980  2851 -1997))
      (outline (path signal 120  2891 1965  2891 980))
      (outline (path signal 120  2891 -980  2891 -1965))
      (outline (path signal 120  2931 1932  2931 980))
      (outline (path signal 120  2931 -980  2931 -1932))
      (outline (path signal 120  2971 1897  2971 980))
      (outline (path signal 120  2971 -980  2971 -1897))
      (outline (path signal 120  3011 1861  3011 980))
      (outline (path signal 120  3011 -980  3011 -1861))
      (outline (path signal 120  3051 1823  3051 980))
      (outline (path signal 120  3051 -980  3051 -1823))
      (outline (path signal 120  3091 1783  3091 980))
      (outline (path signal 120  3091 -980  3091 -1783))
      (outline (path signal 120  3131 1742  3131 980))
      (outline (path signal 120  3131 -980  3131 -1742))
      (outline (path signal 120  3171 1699  3171 980))
      (outline (path signal 120  3171 -980  3171 -1699))
      (outline (path signal 120  3211 1654  3211 980))
      (outline (path signal 120  3211 -980  3211 -1654))
      (outline (path signal 120  3251 1606  3251 980))
      (outline (path signal 120  3251 -980  3251 -1606))
      (outline (path signal 120  3291 1556  3291 980))
      (outline (path signal 120  3291 -980  3291 -1556))
      (outline (path signal 120  3331 1504  3331 980))
      (outline (path signal 120  3331 -980  3331 -1504))
      (outline (path signal 120  3371 1448  3371 980))
      (outline (path signal 120  3371 -980  3371 -1448))
      (outline (path signal 120  3411 1390  3411 980))
      (outline (path signal 120  3411 -980  3411 -1390))
      (outline (path signal 120  3451 1327  3451 980))
      (outline (path signal 120  3451 -980  3451 -1327))
      (outline (path signal 120  3491 1261  3491 -1261))
      (outline (path signal 120  3531 1189  3531 -1189))
      (outline (path signal 120  3571 1112  3571 -1112))
      (outline (path signal 120  3611 1028  3611 -1028))
      (outline (path signal 120  3651 934  3651 -934))
      (outline (path signal 120  3691 829  3691 -829))
      (outline (path signal 120  3731 707  3731 -707))
      (outline (path signal 120  3771 559  3771 -559))
      (outline (path signal 120  3811 354  3811 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1600 2850  -1600 -2850))
      (outline (path signal 50  -1600 -2850  4100 -2850))
      (outline (path signal 50  4100 -2850  4100 2850))
      (outline (path signal 50  4100 2850  -1600 2850))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1600_um
      (shape (rect F.Cu -1000 -800 1000 800))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1700_um
      (shape (rect F.Cu -1000 -850 1000 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_2500:800_um"
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C2-1 P1-1 P2-1 P3-1 U1-15 U2-15 U3-15 U4-10 U4-15 U5-10 U5-15 U7-15 U8-15
        U9-15 U10-15 C1-1)
    )
    (net GNDREF
      (pins C2-2 C4-1 C5-2 C6-2 P1-2 P2-2 P3-2 U1-3 U1-4 U1-9 U1-10 U1-14 U2-3 U2-4
        U2-9 U2-10 U2-14 U3-3 U3-4 U3-8 U3-9 U3-14 U4-9 U4-14 U5-9 U5-14 U7-3 U7-4
        U7-8 U7-10 U7-14 U8-2 U8-3 U8-8 U8-10 U8-14 U9-2 U9-3 U9-8 U9-14 U10-3 U10-4
        U10-8 U10-10 U10-14 C1-2 C3-1)
    )
    (net -5V
      (pins C4-2 P1-3 P2-3 P3-3 R1-2 U1-13 U2-13 U3-13 U4-8 U4-13 U5-8 U5-13 U7-13
        U8-13 U9-13 U10-13 C3-2)
    )
    (net /OPCODE_0
      (pins J1-1 J8-1 U1-5)
    )
    (net /OPCODE_1
      (pins J1-2 J8-2 U1-11)
    )
    (net /OPCODE_2
      (pins J1-3 J8-3 U2-5)
    )
    (net /OPCODE_3
      (pins J1-4 J8-4 U2-11 U7-7 U8-1 U9-1 U10-1 U10-7)
    )
    (net /OPCODE_4
      (pins J1-5 J8-5 U3-5 U7-1 U8-7 U9-7)
    )
    (net /COUNTER_CLOCK
      (pins J2-1 J3-1 U3-10 U7-2 U8-9 U9-4 U9-10)
    )
    (net /JUMP_CLOCK
      (pins J11-1 U7-11)
    )
    (net /SKIP_CLOCK
      (pins J11-2 U8-5)
    )
    (net /OPA_CLOCK
      (pins J11-3 U10-5)
    )
    (net /COPY_CLOCK
      (pins J11-4 U10-11)
    )
    (net /MEMWRITE_CLOCK
      (pins J11-5 U9-11)
    )
    (net "Net-(U3-Pad11)"
      (pins U3-11 U4-1 U5-1)
    )
    (net "Net-(U4-Pad5)"
      (pins U4-5 U4-7)
    )
    (net "Net-(U5-Pad5)"
      (pins U5-5 U5-7)
    )
    (net "Net-(U7-Pad5)"
      (pins U7-5 U7-9 U8-4)
    )
    (net "Net-(U10-Pad2)"
      (pins U8-11 U10-2 U10-9)
    )
    (net "Net-(U9-Pad5)"
      (pins U9-5 U9-9)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 U4-2 U4-3 U4-11 U5-2)
    )
    (net /SKIP_NEXT_OP
      (pins C6-1 U1-1 U1-7 U2-1 U2-7 U3-1 U5-3 U5-4 U5-11)
    )
    (net /OPCODE_B4_SKIP_0
      (pins J4-1 U1-2)
    )
    (net /OPCODE_B4_SKIP_1
      (pins J4-2 U1-8)
    )
    (net /OPCODE_B4_SKIP_2
      (pins J4-3 U2-2)
    )
    (net /OPCODE_B4_SKIP_3
      (pins J4-4 U2-8)
    )
    (net /OPCODE_B4_SKIP_4
      (pins J4-5 U3-2)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1 R1-1 U4-4)
    )
    (net /INSTRUCTION_CYCLE
      (pins J7-1 U3-7 J6-1)
    )
    (class kicad_default "" +5V -5V /CLOCK_COUNTER /CLOCK_SOURCE /COPY_CLOCK
      /COUNTER_CLOCK /INSTRUCTION_CYCLE /JUMP_CLOCK /MEMWRITE_CLOCK /OFFSET_HI
      /OFFSET_LO /OFFSET_MI /OPA_CLOCK /OPCODE_0 /OPCODE_1 /OPCODE_2 /OPCODE_3
      /OPCODE_4 /OPCODE_B4_SKIP_0 /OPCODE_B4_SKIP_1 /OPCODE_B4_SKIP_2 /OPCODE_B4_SKIP_3
      /OPCODE_B4_SKIP_4 /RESET_COUNTER /SEGMENT_HI /SEGMENT_LO /SEGMENT_MI
      /SET_OFFSET_HI /SET_OFFSET_LO /SET_OFFSET_MI /SET_SEGMENT_HI /SET_SEGMENT_LO
      /SET_SEGMENT_MI /SKIP_CLOCK /SKIP_NEXT_OP GNDREF "Net-(C5-Pad1)" "Net-(J1-Pad1)"
      "Net-(J1-Pad3)" "Net-(J1-Pad5)" "Net-(J1-Pad7)" "Net-(J1-Pad9)" "Net-(J2-Pad1)"
      "Net-(J2-Pad3)" "Net-(J2-Pad5)" "Net-(J2-Pad7)" "Net-(J2-Pad9)" "Net-(J3-Pad1)"
      "Net-(J3-Pad3)" "Net-(J3-Pad5)" "Net-(J3-Pad7)" "Net-(J3-Pad9)" "Net-(J5-Pad1)"
      "Net-(R10-Pad1)" "Net-(R11-Pad1)" "Net-(R12-Pad1)" "Net-(R13-Pad1)"
      "Net-(R14-Pad1)" "Net-(R15-Pad1)" "Net-(R16-Pad1)" "Net-(R17-Pad1)"
      "Net-(R18-Pad1)" "Net-(R19-Pad1)" "Net-(R20-Pad1)" "Net-(R21-Pad1)"
      "Net-(R22-Pad1)" "Net-(R9-Pad2)" "Net-(U10-Pad2)" "Net-(U3-Pad11)" "Net-(U4-Pad5)"
      "Net-(U4-Pad7)" "Net-(U5-Pad5)" "Net-(U7-Pad5)" "Net-(U9-Pad5)"
      (circuit
        (use_via Via[0-1]_2500:800_um)
      )
      (rule
        (width 1000)
        (clearance 800.1)
      )
    )
  )
  (wiring
  )
)
