\hypertarget{struct_d_m_a___channel_cfg__t}{}\doxysection{D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t Struct Reference}
\label{struct_d_m_a___channel_cfg__t}\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}


{\ttfamily \#include $<$D\+M\+A.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a93b40444b03c933107324a0e4a1bcdb1}{peri}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a27efc4f97ad1074d11d102a983f5b1f0}{channel}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aa0b167025ed1eead1300bc4dbdfb230e}{u16}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a3f057ce0d069a3bc067c83872caf8486}{data\+\_\+count}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a52865a64e6611f6808173625a53b49eb}{data\+\_\+direction}}
\item 
void $\ast$ \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a58dbe640804b26af6bd5dacede63b477}{peripheral\+\_\+address}}
\item 
void $\ast$ \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_ace4680daeb0cb98fc95fed9ba9dee8b9}{memory\+\_\+address}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_aa1cf80a06ee0c65312e01899dd0cf67f}{channel\+\_\+priority}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_ad0ed5930e2455460debe97fe50b19c6a}{circular\+\_\+mode\+\_\+control}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a29448bf8822047ba7ce6f0d9b10ed64a}{mem2mem\+\_\+mode\+\_\+control}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_afa7e360be660fa149f4c56d051e2737b}{peripheral\+\_\+inc\+\_\+mode\+\_\+control}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a7ff1f4093effd9195fd5a7ff95e39ab5}{memory\+\_\+inc\+\_\+mode\+\_\+control}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_afd74567a9c472e311dd9cce66cd38155}{peripheral\+\_\+size}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_ae4c369254489f5d2f28aeb88ef91d436}{memory\+\_\+size}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a19bff11c94b42cc546edcc9605f9f7a3}{transfer\+\_\+error\+\_\+int\+\_\+control}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_af834d636b777db6e08e32aec2cb70ff0}{half\+\_\+transfer\+\_\+int\+\_\+control}}
\item 
\mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a982baf3a5f2ffd12f7b7e6943a6ad2b2}{transfer\+\_\+complete\+\_\+int\+\_\+control}}
\item 
\mbox{\hyperlink{_d_m_a_8h_a1be9cfe6d1b3f5793f67529401c47fb0}{D\+M\+A\+\_\+\+Callback\+\_\+t}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a06994fd241f903956462b2a310818888}{transfer\+\_\+error\+\_\+callback}}
\item 
\mbox{\hyperlink{_d_m_a_8h_a1be9cfe6d1b3f5793f67529401c47fb0}{D\+M\+A\+\_\+\+Callback\+\_\+t}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_a123c21838b52358669c693b3452622c7}{half\+\_\+transfer\+\_\+callback}}
\item 
\mbox{\hyperlink{_d_m_a_8h_a1be9cfe6d1b3f5793f67529401c47fb0}{D\+M\+A\+\_\+\+Callback\+\_\+t}} \mbox{\hyperlink{struct_d_m_a___channel_cfg__t_aab8e21cb87d5c3ed26c01b1127111bea}{transfer\+\_\+complete\+\_\+callback}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 11 of file D\+M\+A.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a27efc4f97ad1074d11d102a983f5b1f0}\label{struct_d_m_a___channel_cfg__t_a27efc4f97ad1074d11d102a983f5b1f0}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!channel@{channel}}
\index{channel@{channel}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{channel}{channel}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::channel}

D\+MA channel select\+:~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L4,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L5,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L6,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L7 

Definition at line 30 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_aa1cf80a06ee0c65312e01899dd0cf67f}\label{struct_d_m_a___channel_cfg__t_aa1cf80a06ee0c65312e01899dd0cf67f}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!channel\_priority@{channel\_priority}}
\index{channel\_priority@{channel\_priority}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{channel\_priority}{channel\_priority}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::channel\+\_\+priority}

D\+MA channel priority\+:~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+L\+OW,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+M\+E\+D\+I\+UM,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+H\+I\+GH,~\newline
D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+P\+R\+I\+O\+R\+I\+T\+Y\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+GH 

Definition at line 64 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_ad0ed5930e2455460debe97fe50b19c6a}\label{struct_d_m_a___channel_cfg__t_ad0ed5930e2455460debe97fe50b19c6a}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!circular\_mode\_control@{circular\_mode\_control}}
\index{circular\_mode\_control@{circular\_mode\_control}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{circular\_mode\_control}{circular\_mode\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::circular\+\_\+mode\+\_\+control}

D\+MA channel circular mode enable/disable\+:~\newline
D\+M\+A\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+O\+FF,~\newline
D\+M\+A\+\_\+\+C\+I\+R\+C\+U\+L\+A\+R\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+ON 

Definition at line 72 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a3f057ce0d069a3bc067c83872caf8486}\label{struct_d_m_a___channel_cfg__t_a3f057ce0d069a3bc067c83872caf8486}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!data\_count@{data\_count}}
\index{data\_count@{data\_count}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{data\_count}{data\_count}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aa0b167025ed1eead1300bc4dbdfb230e}{u16}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::data\+\_\+count}

D\+MA channel transfer data unit count/length\+: \mbox{[}0 -\/$>$ 65535\mbox{]} 

Definition at line 36 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a52865a64e6611f6808173625a53b49eb}\label{struct_d_m_a___channel_cfg__t_a52865a64e6611f6808173625a53b49eb}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!data\_direction@{data\_direction}}
\index{data\_direction@{data\_direction}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{data\_direction}{data\_direction}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::data\+\_\+direction}

D\+MA channel transfer direction\+:~\newline
D\+M\+A\+\_\+\+D\+A\+T\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+P\+E\+R\+I2\+M\+EM,~\newline
D\+M\+A\+\_\+\+D\+A\+T\+A\+\_\+\+D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+M\+E\+M2\+P\+E\+RI 

Definition at line 43 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a123c21838b52358669c693b3452622c7}\label{struct_d_m_a___channel_cfg__t_a123c21838b52358669c693b3452622c7}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!half\_transfer\_callback@{half\_transfer\_callback}}
\index{half\_transfer\_callback@{half\_transfer\_callback}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{half\_transfer\_callback}{half\_transfer\_callback}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8h_a1be9cfe6d1b3f5793f67529401c47fb0}{D\+M\+A\+\_\+\+Callback\+\_\+t}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::half\+\_\+transfer\+\_\+callback}

D\+MA channel half-\/transfer event callback 

Definition at line 144 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_af834d636b777db6e08e32aec2cb70ff0}\label{struct_d_m_a___channel_cfg__t_af834d636b777db6e08e32aec2cb70ff0}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!half\_transfer\_int\_control@{half\_transfer\_int\_control}}
\index{half\_transfer\_int\_control@{half\_transfer\_int\_control}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{half\_transfer\_int\_control}{half\_transfer\_int\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::half\+\_\+transfer\+\_\+int\+\_\+control}

D\+MA channel half-\/transfer event interrupt enable/disable\+:~\newline
D\+M\+A\+\_\+\+H\+A\+L\+F\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+O\+FF,~\newline
D\+M\+A\+\_\+\+H\+A\+L\+F\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+ON 

Definition at line 126 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a29448bf8822047ba7ce6f0d9b10ed64a}\label{struct_d_m_a___channel_cfg__t_a29448bf8822047ba7ce6f0d9b10ed64a}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!mem2mem\_mode\_control@{mem2mem\_mode\_control}}
\index{mem2mem\_mode\_control@{mem2mem\_mode\_control}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{mem2mem\_mode\_control}{mem2mem\_mode\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::mem2mem\+\_\+mode\+\_\+control}

D\+MA channel memory-\/to-\/memory mode enable/disable\+:~\newline
D\+M\+A\+\_\+\+M\+E\+M2\+M\+E\+M\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+O\+FF,~\newline
D\+M\+A\+\_\+\+M\+E\+M2\+M\+E\+M\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+ON 

Definition at line 79 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_ace4680daeb0cb98fc95fed9ba9dee8b9}\label{struct_d_m_a___channel_cfg__t_ace4680daeb0cb98fc95fed9ba9dee8b9}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!memory\_address@{memory\_address}}
\index{memory\_address@{memory\_address}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{memory\_address}{memory\_address}}
{\footnotesize\ttfamily void$\ast$ D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::memory\+\_\+address}

D\+MA channel memory address 

Definition at line 54 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a7ff1f4093effd9195fd5a7ff95e39ab5}\label{struct_d_m_a___channel_cfg__t_a7ff1f4093effd9195fd5a7ff95e39ab5}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!memory\_inc\_mode\_control@{memory\_inc\_mode\_control}}
\index{memory\_inc\_mode\_control@{memory\_inc\_mode\_control}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{memory\_inc\_mode\_control}{memory\_inc\_mode\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::memory\+\_\+inc\+\_\+mode\+\_\+control}

D\+MA channel memory address increment mode enable/disable\+:~\newline
D\+M\+A\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+I\+N\+C\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+O\+FF,~\newline
D\+M\+A\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+I\+N\+C\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+ON 

Definition at line 94 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_ae4c369254489f5d2f28aeb88ef91d436}\label{struct_d_m_a___channel_cfg__t_ae4c369254489f5d2f28aeb88ef91d436}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!memory\_size@{memory\_size}}
\index{memory\_size@{memory\_size}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{memory\_size}{memory\_size}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::memory\+\_\+size}

D\+MA channel memory data unit size\+:~\newline
D\+M\+A\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+S\+I\+Z\+E\+\_\+8\+\_\+\+B\+IT,~\newline
D\+M\+A\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+S\+I\+Z\+E\+\_\+16\+\_\+\+B\+IT,~\newline
D\+M\+A\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+S\+I\+Z\+E\+\_\+32\+\_\+\+B\+IT 

Definition at line 111 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a93b40444b03c933107324a0e4a1bcdb1}\label{struct_d_m_a___channel_cfg__t_a93b40444b03c933107324a0e4a1bcdb1}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!peri@{peri}}
\index{peri@{peri}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{peri}{peri}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_aed742c436da53c1080638ce6ef7d13de}{u8}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::peri}

D\+MA peripheral select\+:~\newline
D\+M\+A\+\_\+\+P\+E\+R\+I1,~\newline
D\+M\+A\+\_\+\+P\+E\+R\+I2 

Definition at line 18 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a58dbe640804b26af6bd5dacede63b477}\label{struct_d_m_a___channel_cfg__t_a58dbe640804b26af6bd5dacede63b477}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!peripheral\_address@{peripheral\_address}}
\index{peripheral\_address@{peripheral\_address}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{peripheral\_address}{peripheral\_address}}
{\footnotesize\ttfamily void$\ast$ D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::peripheral\+\_\+address}

D\+MA channel peripheral address 

Definition at line 49 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_afa7e360be660fa149f4c56d051e2737b}\label{struct_d_m_a___channel_cfg__t_afa7e360be660fa149f4c56d051e2737b}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!peripheral\_inc\_mode\_control@{peripheral\_inc\_mode\_control}}
\index{peripheral\_inc\_mode\_control@{peripheral\_inc\_mode\_control}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{peripheral\_inc\_mode\_control}{peripheral\_inc\_mode\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::peripheral\+\_\+inc\+\_\+mode\+\_\+control}

D\+MA channel peripheral address increment mode enable/disable\+:~\newline
D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+O\+FF,~\newline
D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+M\+O\+D\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+ON 

Definition at line 87 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_afd74567a9c472e311dd9cce66cd38155}\label{struct_d_m_a___channel_cfg__t_afd74567a9c472e311dd9cce66cd38155}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!peripheral\_size@{peripheral\_size}}
\index{peripheral\_size@{peripheral\_size}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{peripheral\_size}{peripheral\_size}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::peripheral\+\_\+size}

D\+MA channel peripheral data unit size\+:~\newline
D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+S\+I\+Z\+E\+\_\+8\+\_\+\+B\+IT,~\newline
D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+S\+I\+Z\+E\+\_\+16\+\_\+\+B\+IT,~\newline
D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+S\+I\+Z\+E\+\_\+32\+\_\+\+B\+IT 

Definition at line 103 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_aab8e21cb87d5c3ed26c01b1127111bea}\label{struct_d_m_a___channel_cfg__t_aab8e21cb87d5c3ed26c01b1127111bea}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!transfer\_complete\_callback@{transfer\_complete\_callback}}
\index{transfer\_complete\_callback@{transfer\_complete\_callback}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{transfer\_complete\_callback}{transfer\_complete\_callback}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8h_a1be9cfe6d1b3f5793f67529401c47fb0}{D\+M\+A\+\_\+\+Callback\+\_\+t}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::transfer\+\_\+complete\+\_\+callback}

D\+MA channel transfer-\/complete event callback 

Definition at line 149 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a982baf3a5f2ffd12f7b7e6943a6ad2b2}\label{struct_d_m_a___channel_cfg__t_a982baf3a5f2ffd12f7b7e6943a6ad2b2}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!transfer\_complete\_int\_control@{transfer\_complete\_int\_control}}
\index{transfer\_complete\_int\_control@{transfer\_complete\_int\_control}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{transfer\_complete\_int\_control}{transfer\_complete\_int\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::transfer\+\_\+complete\+\_\+int\+\_\+control}

D\+MA channel transfer-\/complete event interrupt enable/disable\+:~\newline
D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+O\+FF,~\newline
D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+T\+E\+\_\+\+I\+N\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+ON 

Definition at line 133 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a06994fd241f903956462b2a310818888}\label{struct_d_m_a___channel_cfg__t_a06994fd241f903956462b2a310818888}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!transfer\_error\_callback@{transfer\_error\_callback}}
\index{transfer\_error\_callback@{transfer\_error\_callback}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{transfer\_error\_callback}{transfer\_error\_callback}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8h_a1be9cfe6d1b3f5793f67529401c47fb0}{D\+M\+A\+\_\+\+Callback\+\_\+t}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::transfer\+\_\+error\+\_\+callback}

D\+MA channel transfer-\/error event callback 

Definition at line 139 of file D\+M\+A.\+h.

\mbox{\Hypertarget{struct_d_m_a___channel_cfg__t_a19bff11c94b42cc546edcc9605f9f7a3}\label{struct_d_m_a___channel_cfg__t_a19bff11c94b42cc546edcc9605f9f7a3}} 
\index{DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}!transfer\_error\_int\_control@{transfer\_error\_int\_control}}
\index{transfer\_error\_int\_control@{transfer\_error\_int\_control}!DMA\_ChannelCfg\_t@{DMA\_ChannelCfg\_t}}
\doxysubsubsection{\texorpdfstring{transfer\_error\_int\_control}{transfer\_error\_int\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s_t_d___t_y_p_e_s_8h_a0ceed739f3b2b55ee8d4d2a79a82cdea}{u32}} D\+M\+A\+\_\+\+Channel\+Cfg\+\_\+t\+::transfer\+\_\+error\+\_\+int\+\_\+control}

D\+MA channel transfer-\/error event interrupt enable/disable\+:~\newline
D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+O\+FF,~\newline
D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+ON 

Definition at line 119 of file D\+M\+A.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_d_m_a_8h}{D\+M\+A.\+h}}\end{DoxyCompactItemize}
