module part2(input D;
				 input Clk;
				 output Q;);

	wire D_g,Clk_g,Qa,Qb;
	
	assign S_g = (D & Clk);
	assign R_g = ~(~D & Clk);
	assign Qa = ~(R_g&Qb);
	assign Qb = ~(S_g&Qa);
	
endmodule 