<stg><name>dct_write_data</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="7">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %r = phi i4 [ 0, %0 ], [ %r_1, %2 ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %r, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %r_1 = add i4 %r, 1

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_3 = zext i7 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %buf_addr = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_4 = or i7 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:8  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buf_addr_1 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="3" op_0_bw="4">
<![CDATA[
:28  %tmp_18 = trunc i4 %r to i3

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="6">
<![CDATA[
:30  %buf_load = load i16* %buf_addr, align 2

]]></node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="6">
<![CDATA[
:34  %buf_load_1 = load i16* %buf_addr_1, align 2

]]></node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_7 = or i7 %tmp, 2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:11  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_7)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %buf_addr_2 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_9 = or i7 %tmp, 3

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:14  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %buf_addr_3 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="buf_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:29  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_18, i3 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="6">
<![CDATA[
:30  %buf_load = load i16* %buf_addr, align 2

]]></node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="6">
<![CDATA[
:31  %tmp_5 = zext i6 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:33  store i16 %buf_load, i16* %output_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="6">
<![CDATA[
:34  %buf_load_1 = load i16* %buf_addr_1, align 2

]]></node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:35  %tmp_4_s = or i6 %tmp_1, 1

]]></node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="6">
<![CDATA[
:36  %tmp_5_1 = zext i6 %tmp_4_s to i64

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %output_addr_1 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_1

]]></node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:38  store i16 %buf_load_1, i16* %output_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="6">
<![CDATA[
:39  %buf_load_2 = load i16* %buf_addr_2, align 2

]]></node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="6">
<![CDATA[
:44  %buf_load_3 = load i16* %buf_addr_3, align 2

]]></node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %tmp_10 = or i7 %tmp, 4

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:17  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_10)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %buf_addr_4 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="buf_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %tmp_12 = or i7 %tmp, 5

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:20  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %buf_addr_5 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="6">
<![CDATA[
:39  %buf_load_2 = load i16* %buf_addr_2, align 2

]]></node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:40  %tmp_4_1 = or i6 %tmp_1, 2

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="6">
<![CDATA[
:41  %tmp_5_2 = zext i6 %tmp_4_1 to i64

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %output_addr_2 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_2

]]></node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:43  store i16 %buf_load_2, i16* %output_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="6">
<![CDATA[
:44  %buf_load_3 = load i16* %buf_addr_3, align 2

]]></node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:45  %tmp_4_2 = or i6 %tmp_1, 3

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="6">
<![CDATA[
:46  %tmp_5_3 = zext i6 %tmp_4_2 to i64

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %output_addr_3 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_3

]]></node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:48  store i16 %buf_load_3, i16* %output_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="6">
<![CDATA[
:49  %buf_load_4 = load i16* %buf_addr_4, align 2

]]></node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="6">
<![CDATA[
:54  %buf_load_5 = load i16* %buf_addr_5, align 2

]]></node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_14 = or i7 %tmp, 6

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:23  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_14)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %buf_addr_6 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_16 = or i7 %tmp, 7

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:26  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_16)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %buf_addr_7 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="6">
<![CDATA[
:49  %buf_load_4 = load i16* %buf_addr_4, align 2

]]></node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:50  %tmp_4_3 = or i6 %tmp_1, 4

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="6">
<![CDATA[
:51  %tmp_5_4 = zext i6 %tmp_4_3 to i64

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %output_addr_4 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_4

]]></node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:53  store i16 %buf_load_4, i16* %output_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="6">
<![CDATA[
:54  %buf_load_5 = load i16* %buf_addr_5, align 2

]]></node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:55  %tmp_4_4 = or i6 %tmp_1, 5

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="6">
<![CDATA[
:56  %tmp_5_5 = zext i6 %tmp_4_4 to i64

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %output_addr_5 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_5

]]></node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:58  store i16 %buf_load_5, i16* %output_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="16" op_0_bw="6">
<![CDATA[
:59  %buf_load_6 = load i16* %buf_addr_6, align 2

]]></node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="6">
<![CDATA[
:64  %buf_load_7 = load i16* %buf_addr_7, align 2

]]></node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="16" op_0_bw="6">
<![CDATA[
:59  %buf_load_6 = load i16* %buf_addr_6, align 2

]]></node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:60  %tmp_4_5 = or i6 %tmp_1, 6

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="6">
<![CDATA[
:61  %tmp_5_6 = zext i6 %tmp_4_5 to i64

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %output_addr_6 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_6

]]></node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:63  store i16 %buf_load_6, i16* %output_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="6">
<![CDATA[
:64  %buf_load_7 = load i16* %buf_addr_7, align 2

]]></node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:65  %tmp_4_6 = or i6 %tmp_1, 7

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="6">
<![CDATA[
:66  %tmp_5_7 = zext i6 %tmp_4_6 to i64

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %output_addr_7 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_7

]]></node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:68  store i16 %buf_load_7, i16* %output_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:69  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
