0.6
2018.3
Dec  7 2018
00:33:28
D:/Programs/lab-digital-logic/lab04/lab/lab.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sim_1/imports/实验4 数码管控制器设计/testbench.v,1637652118,verilog,,,,testbench,,,,,,,,
D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v,1638185655,verilog,,D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sim_1/imports/实验4 数码管控制器设计/testbench.v,,led_display;led_display_ctrl,,,,,,,,
