

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sun May  8 16:11:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_38_1                  |        5|        ?|     5 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_39_2                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_45_3                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2                           |        ?|        ?|         5|          1|          1|      ?|       yes|
        |- VITIS_LOOP_61_4_VITIS_LOOP_62_5  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_69_6                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    919|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|    1561|   1253|    -|
|Memory           |     4100|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    448|    -|
|Register         |        -|    -|    1806|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     4102|    3|    3367|   2748|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     1465|    1|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |CRTL_BUS_s_axi_U         |CRTL_BUS_s_axi        |        0|   0|  271|  426|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  512|  580|    0|
    |mul_30s_30s_30_2_1_U1    |mul_30s_30s_30_2_1    |        0|   0|  118|   47|    0|
    |mul_31ns_32ns_63_2_1_U2  |mul_31ns_32ns_63_2_1  |        0|   0|  165|   50|    0|
    |mul_32s_32s_55_2_1_U3    |mul_32s_32s_55_2_1    |        0|   0|  165|   50|    0|
    |mul_32s_32s_55_2_1_U4    |mul_32s_32s_55_2_1    |        0|   0|  165|   50|    0|
    |mul_32s_32s_55_2_1_U5    |mul_32s_32s_55_2_1    |        0|   0|  165|   50|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        2|   0| 1561| 1253|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_11ns_20ns_20_4_1_U7  |mac_muladd_10ns_11ns_20ns_20_4_1  |  i0 * i1 + i2|
    |mul_mul_10ns_11ns_20_4_1_U6          |mul_mul_10ns_11ns_20_4_1          |       i0 * i1|
    |mul_mul_10ns_11ns_20_4_1_U8          |mul_mul_10ns_11ns_20_4_1          |       i0 * i1|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        2|  0|   0|    0|     1000|   32|     1|        32000|
    |dbbuf_V_U  |dbbuf_V  |        2|  0|   0|    0|     1000|   32|     1|        32000|
    |dwbuf_V_U  |dwbuf_V  |     2048|  0|   0|    0|  1000000|   32|     1|     32000000|
    |wbuf_V_U   |wbuf_V   |     2048|  0|   0|    0|  1000000|   32|     1|     32000000|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |Total      |         |     4100|  0|   0|    0|  2002000|  128|     4|     64064000|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1116_fu_843_p2               |         +|   0|  0|  27|          20|          20|
    |add_ln38_fu_491_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln39_fu_560_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln40_fu_579_p2                 |         +|   0|  0|  27|          20|          20|
    |add_ln45_fu_598_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln50_fu_799_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln54_fu_823_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln61_1_fu_636_p2               |         +|   0|  0|  70|          63|           1|
    |add_ln61_fu_647_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln62_fu_698_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln69_fu_772_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln703_fu_793_p2                |         +|   0|  0|  39|          32|          32|
    |empty_35_fu_535_p2                 |         +|   0|  0|  39|          32|          32|
    |ret_V_1_fu_746_p2                  |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_875_p2                    |         +|   0|  0|  62|          55|          55|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |cmp28236_fu_477_p2                 |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln38_1_fu_497_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln38_fu_471_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln39_fu_570_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln45_fu_604_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln50_fu_805_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln54_fu_829_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln61_fu_642_p2                |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln62_fu_653_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln69_fu_778_p2                |      icmp|   0|  0|  17|          31|          31|
    |select_ln61_2_fu_674_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln61_3_fu_686_p3            |    select|   0|  0|  31|           1|          31|
    |select_ln61_fu_658_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 919|         895|         569|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  151|         34|    1|         34|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter4  |    9|          2|    1|          2|
    |bbuf_V_address0          |   14|          3|   10|         30|
    |dx_WEN_A                 |    9|          2|    4|          8|
    |dy_Addr_A_orig           |   14|          3|   32|         96|
    |gmem_ARADDR              |   14|          3|   32|         96|
    |gmem_ARLEN               |   14|          3|   32|         96|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |i_1_reg_376              |    9|          2|   31|         62|
    |i_2_reg_431              |    9|          2|   31|         62|
    |i_3_reg_398              |    9|          2|   31|         62|
    |i_4_reg_420              |    9|          2|   31|         62|
    |i_reg_354                |    9|          2|   31|         62|
    |indvar_flatten_reg_387   |    9|          2|   63|        126|
    |j_1_reg_442              |    9|          2|   32|         64|
    |j_2_reg_409              |    9|          2|   32|         64|
    |j_reg_365                |    9|          2|   31|         62|
    |rhs_reg_453              |    9|          2|   32|         64|
    |wbuf_V_address0          |   20|          4|   20|         80|
    |x_Addr_A_orig            |   14|          3|   32|         96|
    |y_WEN_A                  |    9|          2|    4|          8|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  448|         99|  523|       1256|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln38_reg_959                     |  31|   0|   31|          0|
    |add_ln40_reg_1012                    |  20|   0|   20|          0|
    |add_ln40_reg_1012_pp0_iter1_reg      |  20|   0|   20|          0|
    |add_ln50_reg_1194                    |  31|   0|   31|          0|
    |add_ln703_reg_1189                   |  32|   0|   32|          0|
    |ap_CS_fsm                            |  33|   0|   33|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4              |   1|   0|    1|          0|
    |b_read_reg_930                       |  32|   0|   32|          0|
    |cmp28236_reg_944                     |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_1178                |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_1178_pp3_iter1_reg  |  10|   0|   10|          0|
    |dwbuf_V_addr_reg_1138                |  20|   0|   20|          0|
    |dwbuf_V_addr_reg_1138_pp2_iter4_reg  |  20|   0|   20|          0|
    |dy_load_reg_1122                     |  32|   0|   32|          0|
    |empty_30_reg_954                     |  30|   0|   30|          0|
    |empty_34_reg_982                     |  30|   0|   30|          0|
    |empty_35_reg_987                     |  32|   0|   32|          0|
    |empty_reg_948                        |  31|   0|   31|          0|
    |fwprop_read_reg_910                  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_1017            |  32|   0|   32|          0|
    |gmem_addr_read_reg_1042              |  32|   0|   32|          0|
    |i_1_reg_376                          |  31|   0|   31|          0|
    |i_2_reg_431                          |  31|   0|   31|          0|
    |i_3_reg_398                          |  31|   0|   31|          0|
    |i_4_reg_420                          |  31|   0|   31|          0|
    |i_reg_354                            |  31|   0|   31|          0|
    |icmp_ln38_reg_940                    |   1|   0|    1|          0|
    |icmp_ln39_reg_1008                   |   1|   0|    1|          0|
    |icmp_ln39_reg_1008_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln45_reg_1033                   |   1|   0|    1|          0|
    |icmp_ln45_reg_1033_pp1_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln54_reg_1237                   |   1|   0|    1|          0|
    |icmp_ln61_reg_1077                   |   1|   0|    1|          0|
    |icmp_ln69_reg_1174                   |   1|   0|    1|          0|
    |icmp_ln69_reg_1174_pp3_iter1_reg     |   1|   0|    1|          0|
    |indvar_flatten_reg_387               |  63|   0|   63|          0|
    |j_1_reg_442                          |  32|   0|   32|          0|
    |j_2_reg_409                          |  32|   0|   32|          0|
    |j_reg_365                            |  31|   0|   31|          0|
    |lhs_reg_1154                         |  32|   0|   32|          0|
    |mul_ln1116_reg_1222                  |  20|   0|   20|          0|
    |mul_ln40_reg_992                     |  20|   0|   20|          0|
    |mul_ln61_reg_1067                    |  63|   0|   63|          0|
    |r_V_2_reg_1149                       |  55|   0|   55|          0|
    |r_V_3_reg_1261                       |  55|   0|   55|          0|
    |reg_463                              |  32|   0|   32|          0|
    |reg_467                              |  32|   0|   32|          0|
    |rhs_reg_453                          |  32|   0|   32|          0|
    |select_ln61_2_reg_1081               |  10|   0|   10|          0|
    |sext_ln61_reg_1127                   |  55|   0|   55|          0|
    |trunc_ln1118_reg_1096                |  20|   0|   20|          0|
    |trunc_ln1118_reg_1096_pp2_iter1_reg  |  20|   0|   20|          0|
    |trunc_ln46_reg_1037                  |  10|   0|   10|          0|
    |trunc_ln46_reg_1037_pp1_iter1_reg    |  10|   0|   10|          0|
    |trunc_ln50_reg_1062                  |  31|   0|   31|          0|
    |trunc_ln52_reg_1202                  |  10|   0|   10|          0|
    |trunc_ln61_reg_1047                  |  31|   0|   31|          0|
    |trunc_ln708_1_reg_1164               |  32|   0|   32|          0|
    |trunc_ln_reg_977                     |  30|   0|   30|          0|
    |w_read_reg_935                       |  32|   0|   32|          0|
    |xdim_read_reg_921                    |  32|   0|   32|          0|
    |y_addr_reg_1217                      |  10|   0|   10|          0|
    |ydim_read_reg_914                    |  32|   0|   32|          0|
    |zext_ln1118_reg_1112                 |  20|   0|   32|         12|
    |icmp_ln54_reg_1237                   |  64|  32|    1|          0|
    |icmp_ln61_reg_1077                   |  64|  32|    1|          0|
    |sext_ln61_reg_1127                   |  64|  32|   55|          0|
    |zext_ln1118_reg_1112                 |  64|  32|   32|         12|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1806| 128| 1651|         24|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWADDR   |   in|    7|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WVALID   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WREADY   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WDATA    |   in|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WSTRB    |   in|    4|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARADDR   |   in|    7|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RDATA    |  out|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|          gmem|       pointer|
|x_Addr_A                |  out|   32|        bram|             x|         array|
|x_EN_A                  |  out|    1|        bram|             x|         array|
|x_WEN_A                 |  out|    4|        bram|             x|         array|
|x_Din_A                 |  out|   32|        bram|             x|         array|
|x_Dout_A                |   in|   32|        bram|             x|         array|
|x_Clk_A                 |  out|    1|        bram|             x|         array|
|x_Rst_A                 |  out|    1|        bram|             x|         array|
|dx_Addr_A               |  out|   32|        bram|            dx|         array|
|dx_EN_A                 |  out|    1|        bram|            dx|         array|
|dx_WEN_A                |  out|    4|        bram|            dx|         array|
|dx_Din_A                |  out|   32|        bram|            dx|         array|
|dx_Dout_A               |   in|   32|        bram|            dx|         array|
|dx_Clk_A                |  out|    1|        bram|            dx|         array|
|dx_Rst_A                |  out|    1|        bram|            dx|         array|
|y_Addr_A                |  out|   32|        bram|             y|         array|
|y_EN_A                  |  out|    1|        bram|             y|         array|
|y_WEN_A                 |  out|    4|        bram|             y|         array|
|y_Din_A                 |  out|   32|        bram|             y|         array|
|y_Dout_A                |   in|   32|        bram|             y|         array|
|y_Clk_A                 |  out|    1|        bram|             y|         array|
|y_Rst_A                 |  out|    1|        bram|             y|         array|
|dy_Addr_A               |  out|   32|        bram|            dy|         array|
|dy_EN_A                 |  out|    1|        bram|            dy|         array|
|dy_WEN_A                |  out|    4|        bram|            dy|         array|
|dy_Din_A                |  out|   32|        bram|            dy|         array|
|dy_Dout_A               |   in|   32|        bram|            dy|         array|
|dy_Clk_A                |  out|    1|        bram|            dy|         array|
|dy_Rst_A                |  out|    1|        bram|            dy|         array|
+------------------------+-----+-----+------------+--------------+--------------+

