-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
-- Date        : Mon Mar 26 15:21:57 2018
-- Host        : dots running 64-bit Ubuntu 16.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top vcnnbd_output_bram_mem_0 -prefix
--               vcnnbd_output_bram_mem_0_ vcnnbd_output_bram_mem_0_sim_netlist.vhdl
-- Design      : vcnnbd_output_bram_mem_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end vcnnbd_output_bram_mem_0_bindec;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end vcnnbd_output_bram_mem_0_blk_mem_gen_mux;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(10),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(11),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(12),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(13),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(14),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(15),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => ram_douta(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(9),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"38A019A225D89C702392ADA298A1790C1C8535233A20CF1AB4494C6A3C07E675",
      INITP_01 => X"EA64519463099A97C70433C71D1E42FF84B9544970F3306B508873318A2E7D00",
      INITP_02 => X"E3C893A7D443714A92FE60AC7FB0475FD26B428891052F8638430C8D2614A592",
      INITP_03 => X"02193D300D47F6CEC4471F481070174DC87D6A110F0CB978BA0EE8E83D6A6041",
      INITP_04 => X"F20F56327C0E551A5C84CB5D6C6B39AD6535E00DA51D82B750422A5085608986",
      INITP_05 => X"8ECD1B54CE46031F1DD822A84B692BA89D470A448E082808115A77AE2DCB3808",
      INITP_06 => X"33C78455804371124AB0725838D6220DC5AAF24462897C264B85582CCEB84061",
      INITP_07 => X"6084C0C424954B7DED172EF6600550821BF9D6D0694D32CCC8DB30EC9EEB1A28",
      INITP_08 => X"C0180216728E3D7E8137B8C0F2073997981948D70A0391D16589E0EC331D4664",
      INITP_09 => X"B2A5269B352B0F191C8A26F80E31C7A514B18AD8D4738BBCD898A105A250B2D8",
      INITP_0A => X"54844F12976E3C424F5F9FDD042066B02A50DC332A6D5F43AD1D962871A5B994",
      INITP_0B => X"36E3C43CC9C28319C6CA39BE6AA22361D1718F90CF2A68B45DC04A9A95AAB6BA",
      INITP_0C => X"6C0919A130055BFE6669243F106E36C9E83AA9CC22C47D72C7FD062EAA711C86",
      INITP_0D => X"2E013F033891D78BC32DF77FD2033260044D0409E6335F274B4C695068E9A2E4",
      INITP_0E => X"206382834A23A5405411847A77EC0AA0BD67217834D3F03304B3939641A43C40",
      INITP_0F => X"47D69170CD3F7070F37810BA80D7DF5A99BE3CA9FA216BDA9830F48231EA2357",
      INIT_00 => X"06386292BBF482A85B20A2F71AD6C339A4FE9D226AECEAF7071BECA9147EC0B2",
      INIT_01 => X"2585D979C0593384FBCE0E044827267FF968959B2296F7A47A3AB54CA12DB913",
      INIT_02 => X"3D6B0D67D143ED900E030A4489D13D207BB119460EC555F4752A477393D303BD",
      INIT_03 => X"61F82FD8CD0EF4DE7637E9BAA2203830D506F8C25DB34F48D1D54FFBE24F12CF",
      INIT_04 => X"7755A7E991CE27AE8E0A28222C8D8D5EE72499D0AFB1A46C3B1C3332F4FB6753",
      INIT_05 => X"1DBA2CBD4B1A6491EB44BCF14F60F2E58B070B290F4DF94756208F445BE07BE2",
      INIT_06 => X"E62C81C10406F59AFE39361EF27651FA832C02FF5F11CAEDE0DEA26FC9ABAF7F",
      INIT_07 => X"C8979C8FB8D1DE7BED111609384C5A34D351B610A00BAE5DE84153AE390D703B",
      INIT_08 => X"5373B23AA352211780AFE0BC787A9CA2F22B7BB600E11DF381456B4A0590A49D",
      INIT_09 => X"AABA578BC24B376CDF2BD47C6F6EDCD8689C494D4B75662DB79006B76CA4FD7B",
      INIT_0A => X"EFCE6ECDDDC53D3F733C82223EAB0E6D4D7E0200CC9098186F0504C281987C40",
      INIT_0B => X"CF9A68FBE1BD31790900872B396426D8E11D8C41F96631900641565F0C117D41",
      INIT_0C => X"7F5E893D0FCD0B3DAEF703170E7FA2C2BC392B621FAD537A5A8FCD2BD26F7A4F",
      INIT_0D => X"22D1B59DB7EC532AA89D43B942A177E151A055C57E62D77397B3B1461F26E13D",
      INIT_0E => X"78391AF894A6FBB5FFCE48F756472358358F51436D5794A721D834DB7D3867FA",
      INIT_0F => X"B664967F8E3CE1CC5363DA2944DEAF3CCC6917B99DA2EC4CBE91F594C9CB9F79",
      INIT_10 => X"B17E3D5E9535CC6DCF557C2C55DDB8BEADA76BA66CB12E6420E431F7A7EB9DF0",
      INIT_11 => X"EA27DBA50C6A9F9CA4639E2169178FCCE0DA317AA3E64573BD29E8C23B647455",
      INIT_12 => X"6C5B361BC4F133F065298A8826E082331282405034939CE4AF9A07D5214C4145",
      INIT_13 => X"2A53D01780A33393D006159345F4CE56FA3ECB6C0DFC589CB1587BD375B65C28",
      INIT_14 => X"808C4123A47AB9A66A4311A542588C9763C4810FDBD5A5F2D51330597592AFCF",
      INIT_15 => X"9ED8F798911D17AE3E2B17F8784A63F78D7869BE45F58D91755C86792774B8D2",
      INIT_16 => X"22100145E9812EBBFD89280953A530080FC9D471D557A05B480971CBA82741AB",
      INIT_17 => X"0B2B2CC94157F80EACFBBE134CEA25E747135993B29D79C5F4081F6C3A340CDC",
      INIT_18 => X"F82E38FB23B5088311ED22D963B17D5B93904DCDB9B333583FC9A3535C33765E",
      INIT_19 => X"A0918CAE898C1C63576BC4A8D1C2E30D9F17EA40C925EF615B873412A6F08870",
      INIT_1A => X"AB36D1652CD6E96D2FC9F06767732FBB27F1ACD0BA99D6C50087FFDE235EB60C",
      INIT_1B => X"D581C40FE0F69B067D488083A4EABB4008A0F392578DE072DCA8591F99F8789B",
      INIT_1C => X"F40AB3635B20BA5916305010915CD817D481D87EDED33352E963C350B323A41C",
      INIT_1D => X"61294D9BD27DAB270E6C25A0CC8F0D9F648C3F1D66D7C269287F4FD8F7168674",
      INIT_1E => X"1D4B432037D7E2780C7EFBF2045D2D64DCF8754FE5F8FA2525C1989701EF0484",
      INIT_1F => X"4AB28A3954911CAEA326A37B383E3FB5A89BC154C2413C13E76A1ED0951552BA",
      INIT_20 => X"084454D355C957A184F06CD19979A9551DDB5EAA4B38D5CF5CE355116D411745",
      INIT_21 => X"E4932521CFF8B91646A17FFAB132D4DFD5DE28FC451FE80C76BE08D3E4D5EE78",
      INIT_22 => X"58FF21DA0A4F572FAE763AF57ED136A5C9BD26736E488741079711C32A4871FD",
      INIT_23 => X"11F3D11A7B0B7DA09AF167A9067898A67D4668B8A782BEB7DC8616B4CAFFDF8A",
      INIT_24 => X"99834D5CB8D1B00C60B5275C6CE18F51013DA3E899C093037B2C32ECC6142884",
      INIT_25 => X"5E0D25DE33CEBB0336605F1326CF7269D975A5A7EEA1BA9B439670472510F1DC",
      INIT_26 => X"9E08A728F0ED26BD271AB860D12BA9D1C11AC83F918D33A4B725037B20B29243",
      INIT_27 => X"C1F1E4BB1C02461C118D275A7837BC2B9D3AB14336F63E54D14397BF059284D5",
      INIT_28 => X"5E06EA4E3EE425A2A1755D9B76C26D1E4E52D7D5160C22B2211115EF4C18983D",
      INIT_29 => X"B33ED7DB934F0037B6AAC6B5CCBB8473F1B6B47C69DD42321D9CAD140C0F1CCC",
      INIT_2A => X"A509C151E108AC92307B7C4EE86DB4CB1C85500D32546F70585AA0BC17BDEECF",
      INIT_2B => X"186205245D42C4114836950DB1F89013FF5611031B10BE9D1AD0F573569C6F49",
      INIT_2C => X"8992263E9B7A1125D556A30AD7A7C7F23272C4E8D30C3ACBFC7275E7767736F9",
      INIT_2D => X"A188DD7075EE2C8F112E042D5A6C705F4F6A25E5F61512C98A8417E4D9619EEC",
      INIT_2E => X"80539C1167DB797DA177E70C468C438556E6AD850B2D54D221285827BBF4496F",
      INIT_2F => X"3BBCDBCD9882992E85C5FA261370E5A241BB7796B13F1B1DEFD1AA9440A81E4C",
      INIT_30 => X"3101114975E31071354E2C2D4D5B453C9E851BA2239CD2858D1CB95CD9F3D80D",
      INIT_31 => X"D86FD3D08ACF7F38840375E8417493A21C1AC3AE63513B100071853492DBA6BE",
      INIT_32 => X"33930DFF11649806135F34D13DE0FDC43BE7E494B0955A5429655060E63C8D32",
      INIT_33 => X"F4D0F3BC137403F28866ACB569BE8EC7F04A4B68B1DF5B133396FA6AC856CD2D",
      INIT_34 => X"B90E99793B2EB034822A172B7AEE39F05720E4DC692C071DF1C097B30BE61CC7",
      INIT_35 => X"0178D8C179996800F09BC245F8EF80A2FEFAA5DC4C00CC461B3C20B2126EF90E",
      INIT_36 => X"37479A2F3F47112A798E0C90824FF57CCE49B562D05F41096D94B30D9CA89FE3",
      INIT_37 => X"BB71CE533CFE66D0D44691480741F4FD6928340B296CBDC40A0D2F78D1C34DD6",
      INIT_38 => X"CFDD55DE8A433F2A0D9F3CDD9A8396ADD0CACE3EFFB0DE14D735958B37918D9B",
      INIT_39 => X"5DC3FC6A60E9928A4828ABC3693D435AC80061F28E4E540D81E122210CAE4CB6",
      INIT_3A => X"00B2EBA745300F9510A2AC3820E6BCEB719A6700207D24C0690A379A6AF8CA98",
      INIT_3B => X"BAD1AC6A55D6CBD52E46CE53D60993B0DE20C9F022313A3DE967C9A1BA8751C4",
      INIT_3C => X"DBC27F9B6A7F2E936BED5B801AE9749AC4C46C8A286B144A1BAD751798251983",
      INIT_3D => X"1D9F393BCC8CDB372A77F536A3025F0C1F9FE22D2B8ADA0607CB0C01EA3A2937",
      INIT_3E => X"D6AFEF76E48DC4B5BDF1F817B3FCC53E8B08705B227645038AC42CB520F9870B",
      INIT_3F => X"4059C57F20C294D98D42F63D2B76556C61B167DC66A1EECA7E0AB76264D183C8",
      INIT_40 => X"0505FA0146812C2A492EF99E9505E810843642220B298DC855644670E745B8E2",
      INIT_41 => X"05F11BAA2CE71BE48930365DAED0BD5F440C9AD024F69C1204DB6012C7831D46",
      INIT_42 => X"44DDFCF12E60E512D146CF5EEBC22051870D542107127CAE8B36D29C00081608",
      INIT_43 => X"08A77E851DD6A5FAC140B1610A660C74F183A16FEE23853E0DF48A06F43F487C",
      INIT_44 => X"5D82BE0083AF002D5247975154B36B018A5447E862AACCCE101D55F4D5A09EB9",
      INIT_45 => X"4AD844BBDCAE02696AF2BF44EC62379BD740FE3B14F18634F30959DA6F07481E",
      INIT_46 => X"427E1CF9C3201D78545B0B1919F476AD036309E8D32A8BD4B06B89B08517930E",
      INIT_47 => X"F10DA48EAEDD75EAA3253066BB220621875C2B7EACD3AF1DF0B7A6AC1C8833B3",
      INIT_48 => X"9EFF9FC0638D1CAC384FDC07A20EB15612C1238A31113B1A57C71F9AEBD68197",
      INIT_49 => X"900C066E88C77C24AD4944B6F94826C7F287DADA2A1659DF56D5644B22124463",
      INIT_4A => X"61425633F14BCC2CE63064430003448AB797264C6EE87885F708277E2F17364D",
      INIT_4B => X"BC115AFE686689E8FD5BF098EC439C6C75CD794BB3FAB5C95FBA652CCE7237BD",
      INIT_4C => X"F3BBA00F18F60667CD27AD87135A03497E7B64B11B201A8BBA97CFF77D4BA6AF",
      INIT_4D => X"CA472CFFEC23363A0677F430F7FE46935AE318E45D952322DBE1C13597B7836E",
      INIT_4E => X"C55C7EBFDDF9FC68C72ED0B2C81ADDD113CEFE96ADC1009C4D118434F523AEF5",
      INIT_4F => X"776251FD82B143ACBDA8374ABED9C58DE9F61D135C215E55C6597BF25126F095",
      INIT_50 => X"B71256552AFE63A019235756C039BBFE6814B2EFD7244F35089E1A2FE7BD0B66",
      INIT_51 => X"6EE3C7B643E165A180A965894EA20B165EC0B8C0F93FEC3AFFEFBB5E1300E981",
      INIT_52 => X"2AC61C36D1F3AECB7AE46741F2CD0D7127DD9D3975C47D3DF6C25E0A9BAA33E6",
      INIT_53 => X"41BF379E13EBFC8F65A2C85DF2426AB3C3616E94AB76310F616E0E29D9ACF3BC",
      INIT_54 => X"E37BF369C1DB496AC2831877DB34551939BF63EF40210CC1C49B1207024D685A",
      INIT_55 => X"40BEC717224C3F9A953B4B845B6BC440308B6EE9FF3DF356806C29EBD8F7BE2A",
      INIT_56 => X"C0424A9C004A435BD40517C050A12D77D68F2F44C35E3946D4EF27552F4BA00C",
      INIT_57 => X"9981D04E2DA8FF5D03AAC32FF0D9AFE72EEDFC5D17E644BA67D1EE5A76F3900C",
      INIT_58 => X"EE350AB8284A16122D426D50A017D1DBD6D446E2FD4B22E3696ECA885A59A0EB",
      INIT_59 => X"7E60C3A3EC8C3E942A96F6C1EA0D5D43FFC2815D597C89E5C9F324DFDCA43EEE",
      INIT_5A => X"8B0106C11210EC3C9489250B383CCCBE876F0BCC2620155AB4FC15AFBBB47872",
      INIT_5B => X"C9F1B9134070807EC10EA0F09461A025BB99F9BED3456D5C943DCB9EBBBCF767",
      INIT_5C => X"C5FED84D9ADF5D53C1163A769AE81B344F2471408B619760D90C8800B5894040",
      INIT_5D => X"6774DAE66B938056A937000EA5D3FAB39F59E60BE51662EBDD34BB8E4A9EE155",
      INIT_5E => X"70FFB4A72C826F7385783214838C7815055F0BCE46E1BDA27116858F75B0E18A",
      INIT_5F => X"7263890EF54CDE11E11E14B87E38A895E98FA3E304B31C1FC957ED0AD3FA4B9E",
      INIT_60 => X"5662E89E13A178D1013E20D6CDA09A61113D0A3B150149025507D819143C4B84",
      INIT_61 => X"1E7BC98D26DD95B72490DE111BB8225D9806533346A08C234B71BB961317AC66",
      INIT_62 => X"D4CD1A2D2833C669642862C2D1B6B63729E428B0A5926A6A259B86AD162F591A",
      INIT_63 => X"074076F1FB579FC345FF7B3C63623415BDE6C4D059A24DCE38655453E5ADA1D4",
      INIT_64 => X"1DB3F719F8B70045677849D0009E7C388E805169D61EA4ED7FCE23C17ADB7CC0",
      INIT_65 => X"01B7854603E2244FA72B69C04A83FF0781190CD9B88CE3A6904204E7A1105559",
      INIT_66 => X"25F71A7BDF64EA67F52EC9A996B0BDF42136C4408DFCAFE6C5FE0A7BD6D6B1C8",
      INIT_67 => X"5E213070B35B1272C077064BF2550018E773DCFA2B770DFDFD37F682CE5FC5DD",
      INIT_68 => X"12F5CC99E409AF25286AAE0BE5CBAE7AFFD5BF8FFE10DEFD63748DE14956F556",
      INIT_69 => X"366B0CAFA021FCED59B6633CEF0F0A34898532C4952E202350691CA7524DB71D",
      INIT_6A => X"36A54F8E241F1665DBD7308BCEB51EE7F1D0C479496C5C5D64EDB2076F0151EA",
      INIT_6B => X"28D17FB6EC4201D12CD1ABF09E563EF73B9EDD13339550C7B004524912A837F0",
      INIT_6C => X"58D9BBD2D2ADA686166326C22D9080E35F4AD44E656EFF7F50CF97342D52C6B5",
      INIT_6D => X"DC0C9CC0291A7B250FD5A3B82F6B1B1229CDD49F7408A7DD5AB3A37B97551350",
      INIT_6E => X"CCBEA82D88BD00237121E59B227ED3E1D19E06F53044D16820887B9689289595",
      INIT_6F => X"880BCDBB5772323AF9B1C2262D8AC414B7F8F0A2F8B23B0AF8A4B31DDB18039C",
      INIT_70 => X"2E39E493A81315740DB7A2923DFAE1B6B158DC8D8FD562157B96C5EB15215DCF",
      INIT_71 => X"C6CD8C6F09545E8BEF638CC74132CEA0228109A981DDD330FADB7A36ADBD7CBB",
      INIT_72 => X"6D1B4DF3F2A26F4A194D704D4A5FA86C01014F02A16EF444356EDA1BE30A88B3",
      INIT_73 => X"3647E1B2ED00D53330C6EBC245F5371068A6A3A2667B4066015EF4EEABD1E42F",
      INIT_74 => X"5AEA983393C81D6DDDC37EC3F5A216566A80BBB16EAE90BB5CCB6B0E930AE33C",
      INIT_75 => X"BE7E0AD27BD387F1A8A5FBF5986FBAC6DF517275231004BC61F4622D23C0113C",
      INIT_76 => X"0659FE754F41649C83ECBD683901D75A4EDA733E4450C04D588AFE7D1B47FA59",
      INIT_77 => X"3AB7C4E59E1BE99BA1B6AC02C25D779584A5AB7DAE8CE715B9E22988564757A8",
      INIT_78 => X"2F0D47EE21422A8B39B2AC72644C68145280954A7A6A7ED33D0D78CF1282283C",
      INIT_79 => X"2AFED0C5D98E5C97CC8C42D7C194698248101F1C6FAE0661C6900AC62E13483E",
      INIT_7A => X"62E7824E9110769625730BB89C423CCE442F27CFD5CE00CDD6C76405B5BF3AC3",
      INIT_7B => X"EE0FB947CB9231A674A2CD5F48358B3F1BFDE9A2E6DF5D3D2AE7911E74A7A2EA",
      INIT_7C => X"037C84498E114E20DFD2772CCE56F4D8E71BB06F597154A4F503BEB900EA8040",
      INIT_7D => X"EDE840D292896FA889B8398E6C1B15DA757B9903FE284FBB855293A4197BDD40",
      INIT_7E => X"1D5ED0193A1A1FD06BA073D06B86582291030ED3DED41368F182C76B0F4D880E",
      INIT_7F => X"B29140D619B7D7ED14FC87A89AF13A3AE8CA6874EE5BA0C83A5055FB820F03AC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AC64348EB254A004314E3455B845ACC1304EAD7329CE36DBAE6EB2E534103601",
      INIT_01 => X"ADF0344830122946B0602EC6B3762FB0B67BB008333534D52B36AEC6AF3031B5",
      INIT_02 => X"2A09B22C2F18AF08B0732D2EB7002B90350B26C0AB21BA0DB216B261B246B52F",
      INIT_03 => X"2C51B09AAD372E64B048B574B5F22C2B2DF7B58326FCB274A2BEA882B5B9A194",
      INIT_04 => X"B41BB6BEB447215CAE69AFCDA9A531BAA9B4AEC934012A761E3CAF8EB37FB3BF",
      INIT_05 => X"B1F0A30EAD6AB092B840B1BCB4CBB228B6FAB5CAB3AEB16DAFE62396AF2CB4F3",
      INIT_06 => X"A47CA67631AF217CB624B265325DADBB2BA6AB26B392B4AE34B7AD9130E12B28",
      INIT_07 => X"B047B0B9328CB065B3591D2A3540B137AE8AB40EB481B1D92A11B5313072B2A4",
      INIT_08 => X"B264AF8EB183B434B32E25F4B3D8B038B232B484B086AC2A3102A919B4AFAFE1",
      INIT_09 => X"A7D7AA90342AAD0EAFAEADD83164AD5330D32C19B0EB2C513647AA4B2D8430E4",
      INIT_0A => X"A4BBB0362F0DB263B4D3AD9B32532F9A32D6B376A8302C633388B0DDA7471EB3",
      INIT_0B => X"B08BAE0CB875B6A8AC5730B9B4672048B184B04CA9422F40B700B116B0EE2B83",
      INIT_0C => X"30BC2DE7B63EB302AC783466B0C6AD1731F0A852AD362A76AFD4ADF2A4EE3274",
      INIT_0D => X"23C429B8B675B2FDAE9F2D012C8F2C2C30F2B474ACE13399AC2FB465B2772F12",
      INIT_0E => X"2D1FB5F73139A59D2E02AFA1AB0F2717AEEEA815AD21B280AF42A5932E77AEB6",
      INIT_0F => X"33652CC0313AAA022249B18AAD31A52429E2B19E1251286524562BAF14081E54",
      INIT_10 => X"2B62B37BB193AF98AEE2B5CCB19FA85BB6DAB20230CAA1E8A0292C0F2C1AB4C5",
      INIT_11 => X"3277AD08343D341D29883124B093AF3CA357ACF9AAB2ADFB19E2ABAEB3B4234B",
      INIT_12 => X"AE26333E36FD3404B42A2503B057ABAE2C8BB210AD52218B33BB27B6B8342884",
      INIT_13 => X"3025B7D8234B30CFB30EA735A956ACB4B6BC229AAA6C23FF354E23E6B0C7ADDE",
      INIT_14 => X"B1B6B44EB0EDAFD7345D2DD5285AB26D2EBA2E13AC632CACB15FAC4F338832CD",
      INIT_15 => X"B5CA30E92661B3EA2D06B07FA8DCB0D93232B6EBA4952C7B258EB024AB9E33AE",
      INIT_16 => X"B689B0D6B4E3B2452B3A2AEAAF43B06FB3CEAE822D5931DF3092B2DC3161324A",
      INIT_17 => X"AC552204B430B5502D1A2FE9ACEA2D83B06B32D02626B020B594B1CE2C7032C7",
      INIT_18 => X"B5D2AE17B515B5CA3405B479A6452DB1B14B151E9866B78AB17CB3EEB16930CE",
      INIT_19 => X"B2DD33CC1F27A1382FDFAE1831D730DA2D3FAD5831D2B402AFB6A2612D293265",
      INIT_1A => X"2D48ACB4B1463064A448AE5A30E6A4D7AC042B2A2C932FBD24D92D05AEA79FE1",
      INIT_1B => X"B146B2A331C9A4DAAD03B590B0A82E06259AB54D2EAAAB16315A3318B54FB2B4",
      INIT_1C => X"2DA3A38433833410A91AB1862C37308B30BFB224B1EB2D2D30BD2F3C2FC6B33C",
      INIT_1D => X"AC9E34FD2EE72807ABFC315BB1842A0DB1813508274932BF2F152DEFB5AAAFD7",
      INIT_1E => X"A7492C6C2C442BC9AFAAB024B48F3133AD5E3818B335350536E9A4A2B46DB1FB",
      INIT_1F => X"2903AD2EB064A1F3A01B2999B5232FB8ACCBA3F5B6B731FD34BDB4EEB4D6B4D8",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"591A161916140C0A175A590E5A1658585A1A1814574A1619585A595B16581A18",
      INIT_01 => X"57181759580C18164E5A595C160F1A17144D59191A585A551A5C191D5A1A595A",
      INIT_02 => X"4F1B165A1A5516591858181C56585C16531A15595416175619591051165A5853",
      INIT_03 => X"17591A1657170E140E5B165616565859165C56565A181715185C545A19565915",
      INIT_04 => X"585A5A585A58195819100C5B5719591A141B1956195654165A581A1716535619",
      INIT_05 => X"591717595316585655181919154C581A5B17161759580418564E185B521A5A1B",
      INIT_06 => X"5A56191A145757185659545A581A59515756591357531A560F56175B54185A16",
      INIT_07 => X"5618455A1919545A5557171A1A571616565A18191B1856525456521A5658195B",
      INIT_08 => X"591217541B5A5A571617581C1A5B195C595612581B505A5056544C1A18591B5B",
      INIT_09 => X"18185A5A19145958581709145A5857181C565359131A595619165A0A5B551856",
      INIT_0A => X"55181759585856175A5856595B1054185A125616164C5A585C131A5458161657",
      INIT_0B => X"595A591A0D570D165C181257561A545B5A191817585A564F5B141A5A5919561A",
      INIT_0C => X"56141816161657565A5556155918181A5956184F191457565A0B16145A57171B",
      INIT_0D => X"5A1B535A181B18185A1A135A180D571859145A19151A54575B5559191718195C",
      INIT_0E => X"585819581A1C1756171A564E1A5619165B52175A161A1710181B59561A141A17",
      INIT_0F => X"525B545A5758565A185A0E14595916125519595A56561559185A545958594F12",
      INIT_10 => X"1658185A4F11165913581A1956565955164E565A571816581558115159581A56",
      INIT_11 => X"5818565A585A571C17191A1A501B5914555A175B16585917555717190F165958",
      INIT_12 => X"185C1818145A5A5656545657501358550C5B58161A1A56141616191C581A5A16",
      INIT_13 => X"585B535912185715145C191A57195A185659185857580E17561A5859165A1C57",
      INIT_14 => X"5B595B5756565215131858581A591C5A5A5C5A561A5A5754171D591257555657",
      INIT_15 => X"185C5414491718161757135A12561653135619165815131157181A17165A1918",
      INIT_16 => X"14165C1558195A165B57181B5756515918594A1656521919555A185918555A16",
      INIT_17 => X"57581951541A58581857591A165315585757590D571B56555A5A5818584E5A59",
      INIT_18 => X"515A5B53591758535614565655195A1416575C164C55155516191916591A591A",
      INIT_19 => X"1819575A185416111B1B1A591752181A55535B55581B115418525818181A5750",
      INIT_1A => X"57185A5712145555571A17581A1B545218585959531415545216195A53195556",
      INIT_1B => X"580D575857545817525811191715180C1956585716151017191A581C19555A58",
      INIT_1C => X"4859555219595814171A15195716591559165316561258185B121A5517561716",
      INIT_1D => X"5A181817155958565B531B59504B161655161616545A555759581B105517121A",
      INIT_1E => X"161A1A19155A12595A561A5A1018171758111918175A545A58175458161B5618",
      INIT_1F => X"1B5B1952165612565B19181A16595A55521A1718565B58585B56105A14505659",
      INIT_20 => X"55101717555A5954191216595518595A0A18585A105A57165A18171A165B595A",
      INIT_21 => X"5A175A595718525658180F16144F185A1A5A18551557145857191A1616555715",
      INIT_22 => X"565A575916165715591A561415541916581A59175819581119591258151A5558",
      INIT_23 => X"5A1B585753585B11145A565A511A53575B195B5954575651591A585753571758",
      INIT_24 => X"18145A50561A0D5451161257504E575C1A19581450105A5956121A5A5454585D",
      INIT_25 => X"18125659145259551A5516595458591A5855591A191356125C1718181558185D",
      INIT_26 => X"5A585618191356005B12551A541911595757585A101258155417564F5913531C",
      INIT_27 => X"5455595659595816121114575612111E58161054585353561956514D0F154E1C",
      INIT_28 => X"195A5957145258551A1A544F5B545819135959165414571957565818181A1718",
      INIT_29 => X"16585B5851525A1615580D595A57175856135A5654585916155953125A585714",
      INIT_2A => X"18591615155A56585A16191359185A5619161A1318195956535616515B185813",
      INIT_2B => X"581A1A52131B58585A1258155B091B5A19575656565A5917545517545B145254",
      INIT_2C => X"1717584A16105658191616585B54175657591957151A5559581A53525A58195A",
      INIT_2D => X"1A575B50551555185218151458565A57161A1959505552130E561A55115A4A59",
      INIT_2E => X"58181D55165750501B5415571658161415595C18171454165A5816575654585A",
      INIT_2F => X"16115B554C52535A581715565716195757581658565415581916544F5A140F1C",
      INIT_30 => X"5A191B1416594F52175955175655131C5A141C0F165756581458581519581A5B",
      INIT_31 => X"5A565A5B571A17581A175A1611171A57120A1616185A14575655511715155617",
      INIT_32 => X"5658595A5818515054565A14145819555B59595B571B1A5A5458591817561359",
      INIT_33 => X"5210580B12581916585C185714505917195B585754585856185A18151850561A",
      INIT_34 => X"1916184C50595952541417574E505A1918571613565B5652525A194D58581514",
      INIT_35 => X"56181758585B58185454131655595A5715181955565A53195A5914520E5A5A14",
      INIT_36 => X"55171A1C175958505A155A5A521758575B195A181A585A185B1755155A525457",
      INIT_37 => X"59565953161157145914161659561856541A1C1B0D5A14585A165C5718595815",
      INIT_38 => X"18181B194D15571516165B191B54570956131719171853145757581418185916",
      INIT_39 => X"155359555056141855175858161A564E585B595A0D5759185A16585610581716",
      INIT_3A => X"195A57191A5B11561A57555C5519581918155650590A1854191659011A175815",
      INIT_3B => X"5A571357561819195657561D1959195956590A1656555855175852154F061A57",
      INIT_3C => X"185C58565459585A571C12575614580E575A1916165958544E1A515D591C5A19",
      INIT_3D => X"1658195B195655161419545B594F0E14125A16165615191A4F5B131D1A551956",
      INIT_3E => X"185C5518581317181016191B18565956525C555957185459581A565A55595C16",
      INIT_3F => X"5A1C5556181B5B56584E10165B175656160F561619595B5A1818151C5A171857",
      INIT_40 => X"58541A54185A5713595A17175857581658165C59171A5A594F19145B5B141712",
      INIT_41 => X"5917595957515B12591A165958561456591719594A5B581659591958595A5B57",
      INIT_42 => X"5A5A18565254141A565852565A5B5659581A1A57171A1818145554555A5B1958",
      INIT_43 => X"1659561817195756174F1852574E185854585955504E5A1A545857165A541558",
      INIT_44 => X"191957565755575858591A1C1A5918581219581617585857544C1A195759585A",
      INIT_45 => X"57181C19575B111A0C59565B5A1B5C15561C5859171C1918135A595A12581A57",
      INIT_46 => X"1A16160E585A145656541B5A5748581A1A5D58530F5910591A16581B1A131A18",
      INIT_47 => X"175A58191A1855155A5854161A5917195B511959581B161957595A5A5A181716",
      INIT_48 => X"545A595918581717565416150E5817565819595557581818555A175850585A57",
      INIT_49 => X"1949521716185610195A17545657540F4E5A5258555216185357581754525A55",
      INIT_4A => X"1A1719125556565A5856550C14165A561A145518541456561058561656175957",
      INIT_4B => X"135718191554585614174A16581A581857521418501856581658161312191418",
      INIT_4C => X"5B181A12165811185B1A50535B581B525456141912155559571657580E1A5713",
      INIT_4D => X"5B1718541959590F5B161719575B17585C1016551A5806565C195558595A1C16",
      INIT_4E => X"5659191752565217565A5756195A1956105A1517551658515A19125818591918",
      INIT_4F => X"161A14155A56135058551A16181858185718165816141817185A571717591658",
      INIT_50 => X"58525858531317561810541656125A5559181314561610511913185516175A14",
      INIT_51 => X"5A58145919141A575654151A1A5819195916191955580F1458591317181B5A13",
      INIT_52 => X"165D171817575650571756161552544C5756551653561759191718590C555A14",
      INIT_53 => X"141D55571655585616595758405758571A505955191854161755531C1A5A1B14",
      INIT_54 => X"181A561158595652581919544F1A5C18165618595A1617545912575959185B56",
      INIT_55 => X"121817191914575557121A1E5814495A581A5955575758581759545B5B1A5C5A",
      INIT_56 => X"51161414535A59565917191C590D175B5819565916545A5356551B205A13145C",
      INIT_57 => X"56155851535358585556581C584E4E5A5659171214171759171857595857585A",
      INIT_58 => X"56144E16185216560F165A5F1A191616580956565A185A58145856591656535A",
      INIT_59 => X"17531753564E17181717595E1A5752575217101A161513561815585E19535511",
      INIT_5A => X"5A1A5958161616135614555A1918155A5A151957165915591958585818055857",
      INIT_5B => X"185B1B5457591458181A1855541859165A5A5A12565A5855591A5A581558595B",
      INIT_5C => X"5A58155A58555758585B575A57585617541C5959141953171A5A165717151C1A",
      INIT_5D => X"1A191B155515131954191B1B59185A191658195A54165812591B561A56155B59",
      INIT_5E => X"5717191A570456565918181C5758545817581B565917511858581718575A1919",
      INIT_5F => X"57195A595B18585A19584F565C1452184D121A145A181658525656175A541958",
      INIT_60 => X"185B1958575419121A1959551358165908571414595A1257554D511C19575756",
      INIT_61 => X"55545959185710551459161B1C1356561758585A581914581B59585C5A59170F",
      INIT_62 => X"171719561518131A0E18555C12565A175658175712551718171815581A595659",
      INIT_63 => X"56181918535C5856585A195C580D5A5314595A5B581817145918185B18561B14",
      INIT_64 => X"151C57165855161A5A5A155C5319141B1A161956155756571952541A19155455",
      INIT_65 => X"5A59535A1A1A58501C1A591B145B1858160B1B194E5B59161A1B135B5A1A5B14",
      INIT_66 => X"585C5A5858140F581A1C581A5755155954120B58560E181018590C191512181A",
      INIT_67 => X"1655161558591856171C195D5653565714125C57130E1917545B571D195A1557",
      INIT_68 => X"1617561914105858115B151C19165A1418145718535757151916550F1758164E",
      INIT_69 => X"12595656165755561B575618160F1B10595B18564E181758181C575B54535818",
      INIT_6A => X"565B1859140F1754550F545A5A150F5554171617181858595659141C17171118",
      INIT_6B => X"1414161757555659595C181A151657511859561756575557125C141255565357",
      INIT_6C => X"19565B5658185950181258181A555A5C19555A55551556575A14560D1617565D",
      INIT_6D => X"18185859505716181B5858165816141654525A57541851175818585252525A5C",
      INIT_6E => X"5A585A57171A1817545759575A54521851595A57511816141B1659135847561B",
      INIT_6F => X"5858185819584E14111A5A16195A161D581918584C58551815565A5619145417",
      INIT_70 => X"581817595416551817571916591A1558571A14541856165358165A55530F191A",
      INIT_71 => X"5816575A180B591A0F12575B5058171717580E58145A58175715185C56165B19",
      INIT_72 => X"12151857511A16595A55585C59195B165B1B130C191C1259175B541A56181C5B",
      INIT_73 => X"5A185959145A19581652191E1459115A585B115316574C151518575B1819591B",
      INIT_74 => X"5218505A590F151852564E1A1A571A1A1817145A5652185A575B101B165B1A57",
      INIT_75 => X"1D5657191853591659191452185952145558105317541617521A5819175B1518",
      INIT_76 => X"1916165258141818185957181A0E15581C1A1716195B551A165513525A585B55",
      INIT_77 => X"5A5758591614170A151915185A56585616195655560F1616520D185516171017",
      INIT_78 => X"5218525A535A1456120D15581756561813171257575A174F1258185219135946",
      INIT_79 => X"5A5854565659191659521A181B184E1458181659185A181852191B575A555A56",
      INIT_7A => X"1917595A561C550C1157141A1B5C1A151B5B1B1A4A5C4E14575318585219111A",
      INIT_7B => X"555D1D1812555956581C595A5B1C5B56581A575316181816595C521A53145259",
      INIT_7C => X"1B525A54195A1858174F161B1959135A1A59561459145A55185612595359581B",
      INIT_7D => X"57184F56195A58541816575A1618571A5A15555A1A1A5615175A58575A18585B",
      INIT_7E => X"5A565858161B5A591856581B5857190D5A585457165B5A581A17565859175958",
      INIT_7F => X"58561358185A5A0D1A1B575A58565418545A5A15131A5A095B19531958561656",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\vcnnbd_output_bram_mem_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end vcnnbd_output_bram_mem_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.vcnnbd_output_bram_mem_0_bindec
     port map (
      addra(2 downto 0) => addra(12 downto 10),
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.vcnnbd_output_bram_mem_0_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(2 downto 0) => addra(12 downto 10),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => ram_ena_n_0,
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[2].ram.r\: entity work.\vcnnbd_output_bram_mem_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => ram_ena_n_0,
      clka => clka,
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end vcnnbd_output_bram_mem_0_blk_mem_gen_top;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.vcnnbd_output_bram_mem_0_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6_synth;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.vcnnbd_output_bram_mem_0_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "Estimated Power for IP     :     3.9932 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "vcnnbd_output_bram_mem_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 5120;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 5120;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 5120;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 5120;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 : entity is "yes";
end vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6;

architecture STRUCTURE of vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vcnnbd_output_bram_mem_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of vcnnbd_output_bram_mem_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vcnnbd_output_bram_mem_0 : entity is "vcnnbd_output_bram_mem_0,blk_mem_gen_v8_3_6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vcnnbd_output_bram_mem_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of vcnnbd_output_bram_mem_0 : entity is "blk_mem_gen_v8_3_6,Vivado 2017.2";
end vcnnbd_output_bram_mem_0;

architecture STRUCTURE of vcnnbd_output_bram_mem_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.9932 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "vcnnbd_output_bram_mem_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 5120;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 5120;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 5120;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 5120;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.vcnnbd_output_bram_mem_0_blk_mem_gen_v8_3_6
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
