#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 20 21:58:44 2020
# Process ID: 11411
# Current directory: /home/ahish/Sem-4/proc
# Command line: vivado
# Log file: /home/ahish/Sem-4/proc/vivado.log
# Journal file: /home/ahish/Sem-4/proc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ahish/Sem-4/proc/execute/execute.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6618.465 ; gain = 198.371 ; free physical = 2025 ; free virtual = 5015
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 22:00:57 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6821.969 ; gain = 124.711 ; free physical = 2087 ; free virtual = 5072
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6947.727 ; gain = 31.008 ; free physical = 2080 ; free virtual = 5069
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6966.734 ; gain = 19.008 ; free physical = 2078 ; free virtual = 5066
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alu_out' is not allowed [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:70]
INFO: [VRFC 10-2458] undeclared symbol datamem_out, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_reg' is not allowed [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:130]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'datamem_out' on this module [/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol datamem_out, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'datamem_out' on this module [/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Feb 20 22:11:34 2020] Launched synth_1...
Run output will be captured here: /home/ahish/Sem-4/proc/execute/execute.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:135]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7066.859 ; gain = 74.105 ; free physical = 1111 ; free virtual = 4104
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol datamem_out, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:73]
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_out' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'alu_ctr' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:182]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7159.984 ; gain = 18.984 ; free physical = 1998 ; free virtual = 4988
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol datamem_out, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:73]
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_out' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:182]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7186.000 ; gain = 18.004 ; free physical = 1985 ; free virtual = 4982
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'execute_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj execute_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/execute_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot execute_tb1_behav xil_defaultlib.execute_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_out' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:182]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 24. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 220. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ahish/Sem-4/proc/execute/src/alu.v" Line 268. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.execute_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot execute_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "execute_tb1_behav -key {Behavioral:sim_1:Functional:execute_tb1} -tclbatch {execute_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source execute_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'execute_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7245.027 ; gain = 32.008 ; free physical = 1993 ; free virtual = 4990
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffg1156-2
Top: alu
INFO: [Device 21-403] Loading part xc7z100ffg1156-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7739.734 ; gain = 199.715 ; free physical = 1417 ; free virtual = 4414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (1#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (2#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7779.672 ; gain = 239.652 ; free physical = 1454 ; free virtual = 4451
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7794.516 ; gain = 254.496 ; free physical = 1449 ; free virtual = 4446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7794.516 ; gain = 254.496 ; free physical = 1449 ; free virtual = 4446
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7794.516 ; gain = 0.000 ; free physical = 1443 ; free virtual = 4440
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7888.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 4357
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 7957.355 ; gain = 417.336 ; free physical = 1259 ; free virtual = 4260
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 7957.355 ; gain = 710.328 ; free physical = 1259 ; free virtual = 4260
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7981.375 ; gain = 0.000 ; free physical = 1160 ; free virtual = 4161
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (1#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (32) of module 'data_memory' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:69]
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:178]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (2#1) [/home/ahish/Sem-4/proc/execute/src/decode_instr.v:59]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_5' [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_5' (3#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v:22]
INFO: [Synth 8-6157] synthesizing module 'registers' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (4#1) [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'extender' [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extender' (5#1) [/home/ahish/Sem-4/proc/execute/src/extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1_32' (6#1) [/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2x1_32' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:172]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder32bit' [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (7#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder32bit' (8#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:220]
WARNING: [Synth 8-7023] instance 'add' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:49]
WARNING: [Synth 8-7023] instance 'sub' of module 'adder32bit' has 7 connections declared, but only 6 given [/home/ahish/Sem-4/proc/execute/src/alu.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/execute/src/alu.v:55]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/ahish/Sem-4/proc/execute/src/alu.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'res' does not match port width (32) of module 'alu' [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:173]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (10#1) [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:22]
WARNING: [Synth 8-3331] design data_memory has unconnected port CLK
WARNING: [Synth 8-3331] design data_memory has unconnected port write_mem
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[8]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[7]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[6]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[5]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[4]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[3]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[2]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[1]
WARNING: [Synth 8-3331] design data_memory has unconnected port addr[0]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[14]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[13]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[12]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[11]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[10]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[9]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[8]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[7]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[6]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[5]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[4]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[3]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[2]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[1]
WARNING: [Synth 8-3331] design data_memory has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8003.367 ; gain = 21.992 ; free physical = 1205 ; free virtual = 4207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8021.180 ; gain = 39.805 ; free physical = 1208 ; free virtual = 4210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8021.180 ; gain = 39.805 ; free physical = 1208 ; free virtual = 4210
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8021.180 ; gain = 0.000 ; free physical = 1239 ; free virtual = 4241
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 8107.000 ; gain = 125.625 ; free physical = 1059 ; free virtual = 4061
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 22:25:17 2020...
