<stg><name>cnn_hls_Pipeline_VITIS_LOOP_165_1</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %clear_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %clear

]]></Node>
<StgValue><ssdm name="clear_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %sext_ln165_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln165

]]></Node>
<StgValue><ssdm name="sext_ln165_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %tmp = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i

]]></Node>
<StgValue><ssdm name="mul_i_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="8">
<![CDATA[
newFuncRoot:6 %sext_ln165_cast = sext i8 %sext_ln165_read

]]></Node>
<StgValue><ssdm name="sext_ln165_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pixel, i64 666, i64 208, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:10 %store_ln163 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body.i94

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body.i94:0 %i_1 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="13">
<![CDATA[
for.body.i94:1 %zext_ln165_1 = zext i13 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i94:2 %icmp_ln165 = icmp_slt  i32 %zext_ln165_1, i32 %mul_i_read

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i94:4 %br_ln165 = br i1 %icmp_ln165, void %_ZN7cnnCore21scalar_matrix_multAddEbc.exit.loopexit.exitStub, void %for.body.i94.split

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i94.split:4 %br_ln166 = br i1 %clear_read, void %for.inc.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="13">
<![CDATA[
for.inc.i:0 %trunc_ln168 = trunc i13 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="12">
<![CDATA[
for.inc.i:1 %zext_ln168 = zext i12 %trunc_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="17" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.i94:3 %add_ln165 = add i13 %i_1, i13 1

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="13">
<![CDATA[
for.body.i94.split:0 %zext_ln165 = zext i13 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i94.split:1 %specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i94.split:2 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i94.split:3 %sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="sum_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="clear_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
if.then.i:0 %store_ln167 = store i32 0, i12 %sum_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
<literal name="clear_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln167 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="16" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="17" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:17 %store_ln163 = store i13 %add_ln165, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="15" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="16" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="14" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="15" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="13" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="14" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="65" st_id="6" stage="12" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="13" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="67" st_id="7" stage="11" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="12" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="69" st_id="8" stage="10" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="11" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="71" st_id="9" stage="9" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="10" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="8" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="9" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="75" st_id="11" stage="7" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="8" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="6" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="7" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="79" st_id="13" stage="5" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="6" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="81" st_id="14" stage="4" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="5" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="83" st_id="15" stage="3" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="4" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="85" st_id="16" stage="2" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="3" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="87" st_id="17" stage="1" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:2 %sdiv_ln168 = sdiv i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="sdiv_ln168"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13">
<![CDATA[
for.inc.i:3 %trunc_ln168_1 = trunc i13 %sdiv_ln168

]]></Node>
<StgValue><ssdm name="trunc_ln168_1"/></StgValue>
</operation>

<operation id="89" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i:4 %mul_ln168 = mul i13 %trunc_ln168_1, i13 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="2" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="91" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i:4 %mul_ln168 = mul i13 %trunc_ln168_1, i13 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="17">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:5 %srem_ln168 = srem i32 %zext_ln168, i32 %width_read

]]></Node>
<StgValue><ssdm name="srem_ln168"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="93" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i:4 %mul_ln168 = mul i13 %trunc_ln168_1, i13 %tmp

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="94" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13">
<![CDATA[
for.inc.i:6 %trunc_ln168_2 = trunc i13 %srem_ln168

]]></Node>
<StgValue><ssdm name="trunc_ln168_2"/></StgValue>
</operation>

<operation id="95" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i:7 %add_ln168 = add i13 %mul_ln168, i13 %trunc_ln168_2

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="96" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i:7 %add_ln168 = add i13 %mul_ln168, i13 %trunc_ln168_2

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i:8 %zext_ln168_1 = zext i13 %add_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:9 %pixel_addr = getelementptr i8 %pixel, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="pixel_addr"/></StgValue>
</operation>

<operation id="99" st_id="20" stage="2" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="13">
<![CDATA[
for.inc.i:10 %pixel_load = load i13 %pixel_addr

]]></Node>
<StgValue><ssdm name="pixel_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="100" st_id="21" stage="1" lat="2">
<core>RAM_2P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="13">
<![CDATA[
for.inc.i:10 %pixel_load = load i13 %pixel_addr

]]></Node>
<StgValue><ssdm name="pixel_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="8">
<![CDATA[
for.inc.i:11 %sext_ln168 = sext i8 %pixel_load

]]></Node>
<StgValue><ssdm name="sext_ln168"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i:12 %mul_ln168_1 = mul i16 %sext_ln168, i16 %sext_ln165_cast

]]></Node>
<StgValue><ssdm name="mul_ln168_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="103" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i:12 %mul_ln168_1 = mul i16 %sext_ln168, i16 %sext_ln165_cast

]]></Node>
<StgValue><ssdm name="mul_ln168_1"/></StgValue>
</operation>

<operation id="104" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc.i:14 %sum_load = load i12 %sum_addr

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="105" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i:12 %mul_ln168_1 = mul i16 %sext_ln168, i16 %sext_ln165_cast

]]></Node>
<StgValue><ssdm name="mul_ln168_1"/></StgValue>
</operation>

<operation id="106" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i:13 %sext_ln168_1 = sext i16 %mul_ln168_1

]]></Node>
<StgValue><ssdm name="sext_ln168_1"/></StgValue>
</operation>

<operation id="107" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc.i:14 %sum_load = load i12 %sum_addr

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="108" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:15 %add_ln168_1 = add i32 %sum_load, i32 %sext_ln168_1

]]></Node>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</operation>

<operation id="112" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
_ZN7cnnCore21scalar_matrix_multAddEbc.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="109" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:15 %add_ln168_1 = add i32 %sum_load, i32 %sext_ln168_1

]]></Node>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="110" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.inc.i:16 %store_ln168 = store i32 %add_ln168_1, i12 %sum_addr

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="111" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:18 %br_ln165 = br void %for.body.i94

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
