`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 01/26/2024 02:03:00 PM
// Design Name: 
// Module Name: RingCounter
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module RingCounter(
    input Advance,
    input clk,
    output [3:0] out
    );
    FDRE #(.INIT(1'b0)) one (.C(clk), .CE(Advance), .D(~out[3]), .Q(out[0]));
    assign out[0] = ~out[0];
    FDRE #(.INIT(1'b0)) one (.C(clk), .CE(Advance), .D(out[0]), .Q(out[1]));
    FDRE #(.INIT(1'b0)) one (.C(clk), .CE(Advance), .D(out[1]), .Q(out[2]));
    FDRE #(.INIT(1'b0)) one (.C(clk), .CE(Advance), .D(out[2]), .Q(out[3]));
endmodule
