
STARTER_KIT_DEMO1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006044  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406044  00406044  00016044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000db8  20000000  0040604c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000104  20000db8  00406e04  00020db8  2**2
                  ALLOC
  4 .stack        00003004  20000ebc  00406f08  00020db8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00020db8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020de2  2**0
                  CONTENTS, READONLY
  7 .debug_line   0000c3ca  00000000  00000000  00020e3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00014484  00000000  00000000  0002d205  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002d70  00000000  00000000  00041689  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000007b0  00000000  00000000  00044400  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014624  00000000  00000000  00044bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00055b1f  00000000  00000000  000591d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000044c9  00000000  00000000  000aecf3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000007a8  00000000  00000000  000b31bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001b94  00000000  00000000  000b3964  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 3e 00 20 19 0f 40 00 15 0f 40 00 15 0f 40 00     .>. ..@...@...@.
  400010:	15 0f 40 00 15 0f 40 00 15 0f 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	15 0f 40 00 15 0f 40 00 00 00 00 00 15 0f 40 00     ..@...@.......@.
  40003c:	15 0f 40 00 15 0f 40 00 15 0f 40 00 15 0f 40 00     ..@...@...@...@.
  40004c:	15 0f 40 00 15 0f 40 00 15 0f 40 00 15 0f 40 00     ..@...@...@...@.
  40005c:	15 0f 40 00 15 0f 40 00 15 0f 40 00 00 00 00 00     ..@...@...@.....
  40006c:	7d 0a 40 00 91 0a 40 00 a5 0a 40 00 15 0f 40 00     }.@...@...@...@.
  40007c:	15 0f 40 00 00 00 00 00 00 00 00 00 15 0f 40 00     ..@...........@.
  40008c:	15 0f 40 00 15 0f 40 00 15 0f 40 00 15 0f 40 00     ..@...@...@...@.
  40009c:	15 0f 40 00 15 0f 40 00 15 0f 40 00 15 0f 40 00     ..@...@...@...@.
  4000ac:	15 0f 40 00 15 0f 40 00 15 0f 40 00 15 0f 40 00     ..@...@...@...@.
  4000bc:	15 0f 40 00 15 0f 40 00 15 0f 40 00 15 0f 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000db8 	.word	0x20000db8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040604c 	.word	0x0040604c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	0040604c 	.word	0x0040604c
  40012c:	20000dbc 	.word	0x20000dbc
  400130:	0040604c 	.word	0x0040604c
  400134:	00000000 	.word	0x00000000

00400138 <turnOnPC20>:
		initialized and the machine is 
		ready for execution 
	*/

	/* init pioc */
	ldr r0, =(PMC + PCER0)
  400138:	485d      	ldr	r0, [pc, #372]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  40013a:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID13
  40013e:	ea4f 3141 	mov.w	r1, r1, lsl #13
	str r1, [r0] /* PCER0.bit13 = 1 */
  400142:	6001      	str	r1, [r0, #0]
	ldr r0, =(PMC + PCER0)
  400144:	485a      	ldr	r0, [pc, #360]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  400146:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID11
  40014a:	ea4f 21c1 	mov.w	r1, r1, lsl #11
	str r1, [r0] /* PCER0.bit11 = 1 */
  40014e:	6001      	str	r1, [r0, #0]
	
	/* configure PC20 as output */
	mov r0, OUTPUT_DIR
  400150:	f04f 0000 	mov.w	r0, #0
	mov r1, 20
  400154:	f04f 0114 	mov.w	r1, #20

00400158 <pioc_dir_set>:
	pioc_dir_set:	
	cmp r0, OUTPUT_DIR
  400158:	2800      	cmp	r0, #0
	bne else_d
  40015a:	d101      	bne.n	400160 <else_d>
	ldr r0, =(PIOC + OER_OFFSET) 
  40015c:	4855      	ldr	r0, [pc, #340]	; (4002b4 <end_l_ao+0x10>)
	b end_d
  40015e:	e000      	b.n	400162 <end_d>

00400160 <else_d>:
	else_d:
	ldr r0, =(PIOC + ODR_OFFSET) 
  400160:	4855      	ldr	r0, [pc, #340]	; (4002b8 <end_l_ao+0x14>)

00400162 <end_d>:
	end_d:
	mov r2, #1
  400162:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1			
  400166:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OxR.bitx = 1 */
  40016a:	6002      	str	r2, [r0, #0]

0040016c <enable_writing>:
	enable_writing:
	ldr r0, =(PIOC + OWER_OFFSET) 
  40016c:	4853      	ldr	r0, [pc, #332]	; (4002bc <end_l_ao+0x18>)
	mov r2, #1
  40016e:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1
  400172:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OWER.bitx = 1 */
  400176:	6002      	str	r2, [r0, #0]

	/* set PC20 high (logic is inverted) */
	mov r0, LEVEL_LOW
  400178:	f04f 0000 	mov.w	r0, #0
	mov r1, 20
  40017c:	f04f 0114 	mov.w	r1, #20

00400180 <pioc_level_set>:
	pioc_level_set:
	cmp r0, LEVEL_HIGH
  400180:	2801      	cmp	r0, #1
	bne else_l
  400182:	d101      	bne.n	400188 <else_l>
	ldr r0, =(PIOC + SODR_OFFSET) 
  400184:	484e      	ldr	r0, [pc, #312]	; (4002c0 <end_l_ao+0x1c>)
	b end_l
  400186:	e000      	b.n	40018a <end_l>

00400188 <else_l>:
	else_l:
	ldr r0, =(PIOC + CODR_OFFSET) 
  400188:	484e      	ldr	r0, [pc, #312]	; (4002c4 <end_l_ao+0x20>)

0040018a <end_l>:
	end_l:
	mov r2, #1
  40018a:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1  
  40018e:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* xODR.bitx = 1 */
  400192:	6002      	str	r2, [r0, #0]

	bx lr
  400194:	4770      	bx	lr

00400196 <turnOffPC20>:

.thumb_func
.global turnOffPC20
turnOffPC20:
	/* init pioc */
	ldr r0, =(PMC + PCER0)
  400196:	4846      	ldr	r0, [pc, #280]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  400198:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID13
  40019c:	ea4f 3141 	mov.w	r1, r1, lsl #13
	str r1, [r0] /* PCER0.bit13 = 1 */
  4001a0:	6001      	str	r1, [r0, #0]
	ldr r0, =(PMC + PCER0)
  4001a2:	4843      	ldr	r0, [pc, #268]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  4001a4:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID11
  4001a8:	ea4f 21c1 	mov.w	r1, r1, lsl #11
	str r1, [r0] /* PCER0.bit11 = 1 */
  4001ac:	6001      	str	r1, [r0, #0]

	/* configure PC20 as output */
	mov r0, OUTPUT_DIR
  4001ae:	f04f 0000 	mov.w	r0, #0
	mov r1, 20
  4001b2:	f04f 0114 	mov.w	r1, #20

004001b6 <pioc_dir_seto>:
	pioc_dir_seto:	
	cmp r0, OUTPUT_DIR
  4001b6:	2800      	cmp	r0, #0
	bne else_do
  4001b8:	d101      	bne.n	4001be <else_do>
	ldr r0, =(PIOC + OER_OFFSET) 
  4001ba:	483e      	ldr	r0, [pc, #248]	; (4002b4 <end_l_ao+0x10>)
	b end_do
  4001bc:	e000      	b.n	4001c0 <end_do>

004001be <else_do>:
	else_do:
	ldr r0, =(PIOC + ODR_OFFSET) 
  4001be:	483e      	ldr	r0, [pc, #248]	; (4002b8 <end_l_ao+0x14>)

004001c0 <end_do>:
	end_do:
	mov r2, #1
  4001c0:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1			
  4001c4:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OxR.bitx = 1 */
  4001c8:	6002      	str	r2, [r0, #0]

004001ca <enable_writingo>:
	enable_writingo:
	ldr r0, =(PIOC + OWER_OFFSET) 
  4001ca:	483c      	ldr	r0, [pc, #240]	; (4002bc <end_l_ao+0x18>)
	mov r2, #1
  4001cc:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1
  4001d0:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OWER.bitx = 1 */
  4001d4:	6002      	str	r2, [r0, #0]

	/* set PC20 low (logic is inverted) */
	mov r0, LEVEL_HIGH
  4001d6:	f04f 0001 	mov.w	r0, #1
	mov r1, 20
  4001da:	f04f 0114 	mov.w	r1, #20

004001de <pioc_level_seto>:
	pioc_level_seto:
	cmp r0, LEVEL_HIGH
  4001de:	2801      	cmp	r0, #1
	bne else_lo
  4001e0:	d101      	bne.n	4001e6 <else_lo>
	ldr r0, =(PIOC + SODR_OFFSET) 
  4001e2:	4837      	ldr	r0, [pc, #220]	; (4002c0 <end_l_ao+0x1c>)
	b end_lo
  4001e4:	e000      	b.n	4001e8 <end_lo>

004001e6 <else_lo>:
	else_lo:
	ldr r0, =(PIOC + CODR_OFFSET) 
  4001e6:	4837      	ldr	r0, [pc, #220]	; (4002c4 <end_l_ao+0x20>)

004001e8 <end_lo>:
	end_lo:
	mov r2, #1
  4001e8:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1  
  4001ec:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* xODR.bitx = 1 */
  4001f0:	6002      	str	r2, [r0, #0]

	bx lr
  4001f2:	4770      	bx	lr

004001f4 <turnOnPC16>:

.thumb_func
.global turnOnPC16
	turnOnPC16:
	/* init pioc */
	ldr r0, =(PMC + PCER0)
  4001f4:	482e      	ldr	r0, [pc, #184]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  4001f6:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID13
  4001fa:	ea4f 3141 	mov.w	r1, r1, lsl #13
	str r1, [r0] /* PCER0.bit13 = 1 */
  4001fe:	6001      	str	r1, [r0, #0]
	ldr r0, =(PMC + PCER0)
  400200:	482b      	ldr	r0, [pc, #172]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  400202:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID11
  400206:	ea4f 21c1 	mov.w	r1, r1, lsl #11
	str r1, [r0] /* PCER0.bit11 = 1 */
  40020a:	6001      	str	r1, [r0, #0]

	/* configure PC16 as output */
	mov r0, OUTPUT_DIR
  40020c:	f04f 0000 	mov.w	r0, #0
	mov r1, 16
  400210:	f04f 0110 	mov.w	r1, #16

00400214 <pioa_dir_set>:
	pioa_dir_set:	
	cmp r0, OUTPUT_DIR
  400214:	2800      	cmp	r0, #0
	bne else_d_a
  400216:	d101      	bne.n	40021c <else_d_a>
	ldr r0, =(PIOA + OER_OFFSET) 
  400218:	482b      	ldr	r0, [pc, #172]	; (4002c8 <end_l_ao+0x24>)
	b end_d_a
  40021a:	e000      	b.n	40021e <end_d_a>

0040021c <else_d_a>:
	else_d_a:
	ldr r0, =(PIOA + ODR_OFFSET) 
  40021c:	482b      	ldr	r0, [pc, #172]	; (4002cc <end_l_ao+0x28>)

0040021e <end_d_a>:
	end_d_a:
	mov r2, #1
  40021e:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1			
  400222:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OxR.bitx = 1 */
  400226:	6002      	str	r2, [r0, #0]

00400228 <enable_writing_a>:
	enable_writing_a:
	ldr r0, =(PIOA + OWER_OFFSET) 
  400228:	4829      	ldr	r0, [pc, #164]	; (4002d0 <end_l_ao+0x2c>)
	mov r2, #1
  40022a:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1
  40022e:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OWER.bitx = 1 */
  400232:	6002      	str	r2, [r0, #0]

	/* set PC16 low (logic is inverted) */
	mov r0, LEVEL_LOW
  400234:	f04f 0000 	mov.w	r0, #0
	mov r1, 16
  400238:	f04f 0110 	mov.w	r1, #16

0040023c <pioa_level_set>:
	pioa_level_set:
	cmp r0, LEVEL_HIGH
  40023c:	2801      	cmp	r0, #1
	bne else_l_a
  40023e:	d101      	bne.n	400244 <else_l_a>
	ldr r0, =(PIOA + SODR_OFFSET) 
  400240:	4824      	ldr	r0, [pc, #144]	; (4002d4 <end_l_ao+0x30>)
	b end_l_a
  400242:	e000      	b.n	400246 <end_l_a>

00400244 <else_l_a>:
	else_l_a:
	ldr r0, =(PIOA + CODR_OFFSET) 
  400244:	4824      	ldr	r0, [pc, #144]	; (4002d8 <end_l_ao+0x34>)

00400246 <end_l_a>:
	end_l_a:
	mov r2, #1
  400246:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1  
  40024a:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* xODR.bitx = 1 */
  40024e:	6002      	str	r2, [r0, #0]
	bx lr
  400250:	4770      	bx	lr

00400252 <turnOffPC16>:

.thumb_func
.global turnOffPC16
turnOffPC16:
	/* init pioc */
	ldr r0, =(PMC + PCER0)
  400252:	4817      	ldr	r0, [pc, #92]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  400254:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID13
  400258:	ea4f 3141 	mov.w	r1, r1, lsl #13
	str r1, [r0] /* PCER0.bit13 = 1 */
  40025c:	6001      	str	r1, [r0, #0]
	ldr r0, =(PMC + PCER0)
  40025e:	4814      	ldr	r0, [pc, #80]	; (4002b0 <end_l_ao+0xc>)
	mov r1, #1
  400260:	f04f 0101 	mov.w	r1, #1
	lsl r1, r1, PID11
  400264:	ea4f 21c1 	mov.w	r1, r1, lsl #11
	str r1, [r0] /* PCER0.bit11 = 1 */
  400268:	6001      	str	r1, [r0, #0]

	/* configure PC16 as output */
	mov r0, OUTPUT_DIR
  40026a:	f04f 0000 	mov.w	r0, #0
	mov r1, 16
  40026e:	f04f 0110 	mov.w	r1, #16

00400272 <pioa_dir_seto>:
	pioa_dir_seto:	
	cmp r0, OUTPUT_DIR
  400272:	2800      	cmp	r0, #0
	bne else_d_ao
  400274:	d101      	bne.n	40027a <else_d_ao>
	ldr r0, =(PIOA + OER_OFFSET) 
  400276:	4814      	ldr	r0, [pc, #80]	; (4002c8 <end_l_ao+0x24>)
	b end_d_ao
  400278:	e000      	b.n	40027c <end_d_ao>

0040027a <else_d_ao>:
	else_d_ao:
	ldr r0, =(PIOA + ODR_OFFSET) 
  40027a:	4814      	ldr	r0, [pc, #80]	; (4002cc <end_l_ao+0x28>)

0040027c <end_d_ao>:
	end_d_ao:
	mov r2, #1
  40027c:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1			
  400280:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OxR.bitx = 1 */
  400284:	6002      	str	r2, [r0, #0]

00400286 <enable_writing_ao>:
	enable_writing_ao:
	ldr r0, =(PIOA + OWER_OFFSET) 
  400286:	4812      	ldr	r0, [pc, #72]	; (4002d0 <end_l_ao+0x2c>)
	mov r2, #1
  400288:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1
  40028c:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* OWER.bitx = 1 */
  400290:	6002      	str	r2, [r0, #0]

	/* set PC16 low (logic is inverted) */
	mov r0, LEVEL_HIGH
  400292:	f04f 0001 	mov.w	r0, #1
	mov r1, 16
  400296:	f04f 0110 	mov.w	r1, #16

0040029a <pioa_level_seto>:
	pioa_level_seto:
	cmp r0, LEVEL_HIGH
  40029a:	2801      	cmp	r0, #1
	bne else_l_ao
  40029c:	d101      	bne.n	4002a2 <else_l_ao>
	ldr r0, =(PIOA + SODR_OFFSET) 
  40029e:	480d      	ldr	r0, [pc, #52]	; (4002d4 <end_l_ao+0x30>)
	b end_l_ao
  4002a0:	e000      	b.n	4002a4 <end_l_ao>

004002a2 <else_l_ao>:
	else_l_ao:
	ldr r0, =(PIOA + CODR_OFFSET) 
  4002a2:	480d      	ldr	r0, [pc, #52]	; (4002d8 <end_l_ao+0x34>)

004002a4 <end_l_ao>:
	end_l_ao:
	mov r2, #1
  4002a4:	f04f 0201 	mov.w	r2, #1
	lsl r2, r2, r1  
  4002a8:	fa02 f201 	lsl.w	r2, r2, r1
	str r2, [r0]	/* xODR.bitx = 1 */
  4002ac:	6002      	str	r2, [r0, #0]
	bx lr
  4002ae:	4770      	bx	lr
	ldr r0, =(PMC + PCER0)
  4002b0:	400e0410 	.word	0x400e0410
	ldr r0, =(PIOC + OER_OFFSET) 
  4002b4:	400e1210 	.word	0x400e1210
	ldr r0, =(PIOC + ODR_OFFSET) 
  4002b8:	400e1214 	.word	0x400e1214
	ldr r0, =(PIOC + OWER_OFFSET) 
  4002bc:	400e12a0 	.word	0x400e12a0
	ldr r0, =(PIOC + SODR_OFFSET) 
  4002c0:	400e1230 	.word	0x400e1230
	ldr r0, =(PIOC + CODR_OFFSET) 
  4002c4:	400e1234 	.word	0x400e1234
	ldr r0, =(PIOA + OER_OFFSET) 
  4002c8:	400e0e10 	.word	0x400e0e10
	ldr r0, =(PIOA + ODR_OFFSET) 
  4002cc:	400e0e14 	.word	0x400e0e14
	ldr r0, =(PIOA + OWER_OFFSET) 
  4002d0:	400e0ea0 	.word	0x400e0ea0
	ldr r0, =(PIOA + SODR_OFFSET) 
  4002d4:	400e0e30 	.word	0x400e0e30
	ldr r0, =(PIOA + CODR_OFFSET) 
  4002d8:	400e0e34 	.word	0x400e0e34

004002dc <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
static void ssd1306_write_command(uint8_t command)
{
  4002dc:	b570      	push	{r4, r5, r6, lr}
  4002de:	b082      	sub	sp, #8
  4002e0:	4606      	mov	r6, r0
	usart_spi_select_device(SSD1306_USART_SPI, &device);
	ssd1306_sel_cmd();
	usart_spi_transmit(SSD1306_USART_SPI, command);
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4002e2:	ac02      	add	r4, sp, #8
  4002e4:	2302      	movs	r3, #2
  4002e6:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4002ea:	4d09      	ldr	r5, [pc, #36]	; (400310 <ssd1306_write_command+0x34>)
  4002ec:	4621      	mov	r1, r4
  4002ee:	4628      	mov	r0, r5
  4002f0:	4b08      	ldr	r3, [pc, #32]	; (400314 <ssd1306_write_command+0x38>)
  4002f2:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4002f4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4002f8:	4b07      	ldr	r3, [pc, #28]	; (400318 <ssd1306_write_command+0x3c>)
  4002fa:	635a      	str	r2, [r3, #52]	; 0x34
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4002fc:	60ee      	str	r6, [r5, #12]
	ssd1306_sel_cmd();
	spi_write_single(SSD1306_SPI, command);
	delay_us(SSD1306_LATENCY); // At least 3us
  4002fe:	2056      	movs	r0, #86	; 0x56
  400300:	4b06      	ldr	r3, [pc, #24]	; (40031c <ssd1306_write_command+0x40>)
  400302:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  400304:	4621      	mov	r1, r4
  400306:	4628      	mov	r0, r5
  400308:	4b05      	ldr	r3, [pc, #20]	; (400320 <ssd1306_write_command+0x44>)
  40030a:	4798      	blx	r3
#endif
}
  40030c:	b002      	add	sp, #8
  40030e:	bd70      	pop	{r4, r5, r6, pc}
  400310:	40008000 	.word	0x40008000
  400314:	004005cd 	.word	0x004005cd
  400318:	400e1200 	.word	0x400e1200
  40031c:	20000001 	.word	0x20000001
  400320:	004005fd 	.word	0x004005fd

00400324 <ssd1306_init>:
 * Call this function to initialize the hardware interface and the OLED
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void ssd1306_init(void)
{
  400324:	b5f0      	push	{r4, r5, r6, r7, lr}
  400326:	b085      	sub	sp, #20
  400328:	4d25      	ldr	r5, [pc, #148]	; (4003c0 <ssd1306_init+0x9c>)
  40032a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
  40032e:	636e      	str	r6, [r5, #52]	; 0x34
 * function, this command will control the RST pin.
 */
static inline void ssd1306_hard_reset(void)
{
	arch_ioport_set_pin_level(SSD1306_RES_PIN, false);
	delay_us(SSD1306_LATENCY); // At least 3us
  400330:	2056      	movs	r0, #86	; 0x56
  400332:	4c24      	ldr	r4, [pc, #144]	; (4003c4 <ssd1306_init+0xa0>)
  400334:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400336:	632e      	str	r6, [r5, #48]	; 0x30
	arch_ioport_set_pin_level(SSD1306_RES_PIN, true);
	delay_us(SSD1306_LATENCY); // At least 3us
  400338:	2056      	movs	r0, #86	; 0x56
  40033a:	47a0      	blx	r4
	struct spi_device device = {
  40033c:	2702      	movs	r7, #2
  40033e:	ae04      	add	r6, sp, #16
  400340:	f846 7d04 	str.w	r7, [r6, #-4]!
	spi_master_init(SSD1306_SPI);
  400344:	4c20      	ldr	r4, [pc, #128]	; (4003c8 <ssd1306_init+0xa4>)
  400346:	4620      	mov	r0, r4
  400348:	4b20      	ldr	r3, [pc, #128]	; (4003cc <ssd1306_init+0xa8>)
  40034a:	4798      	blx	r3
	spi_master_setup_device(SSD1306_SPI, &device, spi_flags,
  40034c:	2500      	movs	r5, #0
  40034e:	9500      	str	r5, [sp, #0]
  400350:	4b1f      	ldr	r3, [pc, #124]	; (4003d0 <ssd1306_init+0xac>)
  400352:	462a      	mov	r2, r5
  400354:	4631      	mov	r1, r6
  400356:	4620      	mov	r0, r4
  400358:	4e1e      	ldr	r6, [pc, #120]	; (4003d4 <ssd1306_init+0xb0>)
  40035a:	47b0      	blx	r6
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40035c:	2301      	movs	r3, #1
  40035e:	6023      	str	r3, [r4, #0]

	// Initialize the interface
	ssd1306_interface_init();

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400360:	20a8      	movs	r0, #168	; 0xa8
  400362:	4c1d      	ldr	r4, [pc, #116]	; (4003d8 <ssd1306_init+0xb4>)
  400364:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400366:	201f      	movs	r0, #31
  400368:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  40036a:	20d3      	movs	r0, #211	; 0xd3
  40036c:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40036e:	4628      	mov	r0, r5
  400370:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_START_LINE(0x00));
  400372:	2040      	movs	r0, #64	; 0x40
  400374:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400376:	20a1      	movs	r0, #161	; 0xa1
  400378:	47a0      	blx	r4

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  40037a:	20c8      	movs	r0, #200	; 0xc8
  40037c:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40037e:	20da      	movs	r0, #218	; 0xda
  400380:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400382:	4638      	mov	r0, r7
  400384:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400386:	2081      	movs	r0, #129	; 0x81
  400388:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  40038a:	208f      	movs	r0, #143	; 0x8f
  40038c:	47a0      	blx	r4

	ssd1306_set_contrast(0x8F);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40038e:	20a4      	movs	r0, #164	; 0xa4
  400390:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400392:	20a6      	movs	r0, #166	; 0xa6
  400394:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400396:	20d5      	movs	r0, #213	; 0xd5
  400398:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  40039a:	2080      	movs	r0, #128	; 0x80
  40039c:	47a0      	blx	r4

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40039e:	208d      	movs	r0, #141	; 0x8d
  4003a0:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4003a2:	2014      	movs	r0, #20
  4003a4:	47a0      	blx	r4

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4003a6:	20db      	movs	r0, #219	; 0xdb
  4003a8:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4003aa:	2040      	movs	r0, #64	; 0x40
  4003ac:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4003ae:	20d9      	movs	r0, #217	; 0xd9
  4003b0:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4003b2:	20f1      	movs	r0, #241	; 0xf1
  4003b4:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4003b6:	20af      	movs	r0, #175	; 0xaf
  4003b8:	47a0      	blx	r4

	ssd1306_display_on();
}
  4003ba:	b005      	add	sp, #20
  4003bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4003be:	bf00      	nop
  4003c0:	400e1200 	.word	0x400e1200
  4003c4:	20000001 	.word	0x20000001
  4003c8:	40008000 	.word	0x40008000
  4003cc:	004004f9 	.word	0x004004f9
  4003d0:	004c4b40 	.word	0x004c4b40
  4003d4:	0040054d 	.word	0x0040054d
  4003d8:	004002dd 	.word	0x004002dd

004003dc <ssd1306_write_text>:
void ssd1306_write_text(const char *string)
{
	uint8_t *char_ptr;
	uint8_t i;

	while (*string != 0) {
  4003dc:	7803      	ldrb	r3, [r0, #0]
  4003de:	2b00      	cmp	r3, #0
  4003e0:	d04a      	beq.n	400478 <ssd1306_write_text+0x9c>
{
  4003e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4003e6:	b083      	sub	sp, #12
  4003e8:	4683      	mov	fp, r0
	spi_select_device(SSD1306_SPI, &device);
  4003ea:	4e24      	ldr	r6, [pc, #144]	; (40047c <ssd1306_write_text+0xa0>)
  4003ec:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 400490 <ssd1306_write_text+0xb4>
  4003f0:	e017      	b.n	400422 <ssd1306_write_text+0x46>
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4003f2:	ac02      	add	r4, sp, #8
  4003f4:	2302      	movs	r3, #2
  4003f6:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4003fa:	4621      	mov	r1, r4
  4003fc:	4630      	mov	r0, r6
  4003fe:	4b20      	ldr	r3, [pc, #128]	; (400480 <ssd1306_write_text+0xa4>)
  400400:	4798      	blx	r3
  400402:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400406:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40040a:	2300      	movs	r3, #0
  40040c:	60f3      	str	r3, [r6, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  40040e:	2056      	movs	r0, #86	; 0x56
  400410:	4b1c      	ldr	r3, [pc, #112]	; (400484 <ssd1306_write_text+0xa8>)
  400412:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  400414:	4621      	mov	r1, r4
  400416:	4630      	mov	r0, r6
  400418:	4b1b      	ldr	r3, [pc, #108]	; (400488 <ssd1306_write_text+0xac>)
  40041a:	4798      	blx	r3
	while (*string != 0) {
  40041c:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
  400420:	b33b      	cbz	r3, 400472 <ssd1306_write_text+0x96>
		if (*string < 0x7F) {
  400422:	2b7e      	cmp	r3, #126	; 0x7e
  400424:	d8fa      	bhi.n	40041c <ssd1306_write_text+0x40>
			char_ptr = font_table[*string - 32];
  400426:	3b20      	subs	r3, #32
  400428:	4a18      	ldr	r2, [pc, #96]	; (40048c <ssd1306_write_text+0xb0>)
  40042a:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
			for (i = 1; i <= char_ptr[0]; i++) {
  40042e:	783b      	ldrb	r3, [r7, #0]
  400430:	2b00      	cmp	r3, #0
  400432:	d0de      	beq.n	4003f2 <ssd1306_write_text+0x16>
  400434:	2401      	movs	r4, #1
	spi_select_device(SSD1306_SPI, &device);
  400436:	f8df a048 	ldr.w	sl, [pc, #72]	; 400480 <ssd1306_write_text+0xa4>
				ssd1306_write_data(char_ptr[i]);
  40043a:	f817 8004 	ldrb.w	r8, [r7, r4]
	struct spi_device device = {.id = SSD1306_CS_PIN};
  40043e:	ad02      	add	r5, sp, #8
  400440:	2302      	movs	r3, #2
  400442:	f845 3d04 	str.w	r3, [r5, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  400446:	4629      	mov	r1, r5
  400448:	4630      	mov	r0, r6
  40044a:	47d0      	blx	sl
  40044c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400450:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
  400454:	f8c6 800c 	str.w	r8, [r6, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  400458:	2056      	movs	r0, #86	; 0x56
  40045a:	4b0a      	ldr	r3, [pc, #40]	; (400484 <ssd1306_write_text+0xa8>)
  40045c:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  40045e:	4629      	mov	r1, r5
  400460:	4630      	mov	r0, r6
  400462:	4b09      	ldr	r3, [pc, #36]	; (400488 <ssd1306_write_text+0xac>)
  400464:	4798      	blx	r3
			for (i = 1; i <= char_ptr[0]; i++) {
  400466:	3401      	adds	r4, #1
  400468:	b2e4      	uxtb	r4, r4
  40046a:	783b      	ldrb	r3, [r7, #0]
  40046c:	42a3      	cmp	r3, r4
  40046e:	d2e4      	bcs.n	40043a <ssd1306_write_text+0x5e>
  400470:	e7bf      	b.n	4003f2 <ssd1306_write_text+0x16>
			}
			ssd1306_write_data(0x00);
		}
			string++;
	}
}
  400472:	b003      	add	sp, #12
  400474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400478:	4770      	bx	lr
  40047a:	bf00      	nop
  40047c:	40008000 	.word	0x40008000
  400480:	004005cd 	.word	0x004005cd
  400484:	20000001 	.word	0x20000001
  400488:	004005fd 	.word	0x004005fd
  40048c:	2000028c 	.word	0x2000028c
  400490:	400e1200 	.word	0x400e1200

00400494 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400494:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400496:	480e      	ldr	r0, [pc, #56]	; (4004d0 <sysclk_init+0x3c>)
  400498:	4b0e      	ldr	r3, [pc, #56]	; (4004d4 <sysclk_init+0x40>)
  40049a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40049c:	213e      	movs	r1, #62	; 0x3e
  40049e:	2000      	movs	r0, #0
  4004a0:	4b0d      	ldr	r3, [pc, #52]	; (4004d8 <sysclk_init+0x44>)
  4004a2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4004a4:	4c0d      	ldr	r4, [pc, #52]	; (4004dc <sysclk_init+0x48>)
  4004a6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4004a8:	2800      	cmp	r0, #0
  4004aa:	d0fc      	beq.n	4004a6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4004ac:	4b0c      	ldr	r3, [pc, #48]	; (4004e0 <sysclk_init+0x4c>)
  4004ae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4004b0:	4a0c      	ldr	r2, [pc, #48]	; (4004e4 <sysclk_init+0x50>)
  4004b2:	4b0d      	ldr	r3, [pc, #52]	; (4004e8 <sysclk_init+0x54>)
  4004b4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4004b6:	4c0d      	ldr	r4, [pc, #52]	; (4004ec <sysclk_init+0x58>)
  4004b8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4004ba:	2800      	cmp	r0, #0
  4004bc:	d0fc      	beq.n	4004b8 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004be:	2010      	movs	r0, #16
  4004c0:	4b0b      	ldr	r3, [pc, #44]	; (4004f0 <sysclk_init+0x5c>)
  4004c2:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004c4:	4b0b      	ldr	r3, [pc, #44]	; (4004f4 <sysclk_init+0x60>)
  4004c6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004c8:	4801      	ldr	r0, [pc, #4]	; (4004d0 <sysclk_init+0x3c>)
  4004ca:	4b02      	ldr	r3, [pc, #8]	; (4004d4 <sysclk_init+0x40>)
  4004cc:	4798      	blx	r3
  4004ce:	bd10      	pop	{r4, pc}
  4004d0:	07270e00 	.word	0x07270e00
  4004d4:	004010d5 	.word	0x004010d5
  4004d8:	00400b1d 	.word	0x00400b1d
  4004dc:	00400b71 	.word	0x00400b71
  4004e0:	00400b81 	.word	0x00400b81
  4004e4:	20133f01 	.word	0x20133f01
  4004e8:	400e0400 	.word	0x400e0400
  4004ec:	00400b91 	.word	0x00400b91
  4004f0:	00400ab9 	.word	0x00400ab9
  4004f4:	00400fc5 	.word	0x00400fc5

004004f8 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  4004f8:	b510      	push	{r4, lr}
  4004fa:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4004fc:	4b10      	ldr	r3, [pc, #64]	; (400540 <spi_master_init+0x48>)
  4004fe:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SWRST;
  400500:	2380      	movs	r3, #128	; 0x80
  400502:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400504:	6863      	ldr	r3, [r4, #4]
  400506:	f043 0301 	orr.w	r3, r3, #1
  40050a:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40050c:	6863      	ldr	r3, [r4, #4]
  40050e:	f043 0310 	orr.w	r3, r3, #16
  400512:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400514:	6863      	ldr	r3, [r4, #4]
  400516:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40051a:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40051c:	2100      	movs	r1, #0
  40051e:	4620      	mov	r0, r4
  400520:	4b08      	ldr	r3, [pc, #32]	; (400544 <spi_master_init+0x4c>)
  400522:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400524:	6863      	ldr	r3, [r4, #4]
  400526:	f023 0302 	bic.w	r3, r3, #2
  40052a:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  40052c:	6863      	ldr	r3, [r4, #4]
  40052e:	f023 0304 	bic.w	r3, r3, #4
  400532:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400534:	2100      	movs	r1, #0
  400536:	4620      	mov	r0, r4
  400538:	4b03      	ldr	r3, [pc, #12]	; (400548 <spi_master_init+0x50>)
  40053a:	4798      	blx	r3
  40053c:	bd10      	pop	{r4, pc}
  40053e:	bf00      	nop
  400540:	00400bf5 	.word	0x00400bf5
  400544:	00400c05 	.word	0x00400c05
  400548:	00400c1b 	.word	0x00400c1b

0040054c <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  40054c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400550:	4604      	mov	r4, r0
  400552:	460d      	mov	r5, r1
  400554:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  400556:	4915      	ldr	r1, [pc, #84]	; (4005ac <spi_master_setup_device+0x60>)
  400558:	4618      	mov	r0, r3
  40055a:	4b15      	ldr	r3, [pc, #84]	; (4005b0 <spi_master_setup_device+0x64>)
  40055c:	4798      	blx	r3
  40055e:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400560:	2300      	movs	r3, #0
  400562:	461a      	mov	r2, r3
  400564:	6829      	ldr	r1, [r5, #0]
  400566:	4620      	mov	r0, r4
  400568:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4005c8 <spi_master_setup_device+0x7c>
  40056c:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40056e:	2208      	movs	r2, #8
  400570:	6829      	ldr	r1, [r5, #0]
  400572:	4620      	mov	r0, r4
  400574:	4b0f      	ldr	r3, [pc, #60]	; (4005b4 <spi_master_setup_device+0x68>)
  400576:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400578:	b2fa      	uxtb	r2, r7
  40057a:	6829      	ldr	r1, [r5, #0]
  40057c:	4620      	mov	r0, r4
  40057e:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <spi_master_setup_device+0x6c>)
  400580:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400582:	2208      	movs	r2, #8
  400584:	6829      	ldr	r1, [r5, #0]
  400586:	4620      	mov	r0, r4
  400588:	4b0c      	ldr	r3, [pc, #48]	; (4005bc <spi_master_setup_device+0x70>)
  40058a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  40058c:	0872      	lsrs	r2, r6, #1
  40058e:	6829      	ldr	r1, [r5, #0]
  400590:	4620      	mov	r0, r4
  400592:	4b0b      	ldr	r3, [pc, #44]	; (4005c0 <spi_master_setup_device+0x74>)
  400594:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400596:	f086 0201 	eor.w	r2, r6, #1
  40059a:	f002 0201 	and.w	r2, r2, #1
  40059e:	6829      	ldr	r1, [r5, #0]
  4005a0:	4620      	mov	r0, r4
  4005a2:	4b08      	ldr	r3, [pc, #32]	; (4005c4 <spi_master_setup_device+0x78>)
  4005a4:	4798      	blx	r3
  4005a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005aa:	bf00      	nop
  4005ac:	07270e00 	.word	0x07270e00
  4005b0:	00400cc3 	.word	0x00400cc3
  4005b4:	00400caf 	.word	0x00400caf
  4005b8:	00400cd9 	.word	0x00400cd9
  4005bc:	00400c69 	.word	0x00400c69
  4005c0:	00400c2d 	.word	0x00400c2d
  4005c4:	00400c4b 	.word	0x00400c4b
  4005c8:	00400cff 	.word	0x00400cff

004005cc <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4005cc:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4005ce:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4005d0:	f013 0f04 	tst.w	r3, #4
  4005d4:	d006      	beq.n	4005e4 <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4005d6:	6809      	ldr	r1, [r1, #0]
  4005d8:	290f      	cmp	r1, #15
  4005da:	d900      	bls.n	4005de <spi_select_device+0x12>
  4005dc:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4005de:	4b06      	ldr	r3, [pc, #24]	; (4005f8 <spi_select_device+0x2c>)
  4005e0:	4798      	blx	r3
  4005e2:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4005e4:	6809      	ldr	r1, [r1, #0]
  4005e6:	2903      	cmp	r1, #3
  4005e8:	d8f8      	bhi.n	4005dc <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4005ea:	2301      	movs	r3, #1
  4005ec:	fa03 f101 	lsl.w	r1, r3, r1
  4005f0:	43c9      	mvns	r1, r1
  4005f2:	4b01      	ldr	r3, [pc, #4]	; (4005f8 <spi_select_device+0x2c>)
  4005f4:	4798      	blx	r3
		}
	}
}
  4005f6:	e7f1      	b.n	4005dc <spi_select_device+0x10>
  4005f8:	00400c05 	.word	0x00400c05

004005fc <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  4005fc:	b510      	push	{r4, lr}
  4005fe:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  400600:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  400602:	f413 7f00 	tst.w	r3, #512	; 0x200
  400606:	d0fb      	beq.n	400600 <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  400608:	210f      	movs	r1, #15
  40060a:	4620      	mov	r0, r4
  40060c:	4b02      	ldr	r3, [pc, #8]	; (400618 <spi_deselect_device+0x1c>)
  40060e:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400610:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400614:	6023      	str	r3, [r4, #0]
  400616:	bd10      	pop	{r4, pc}
  400618:	00400c05 	.word	0x00400c05

0040061c <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  40061c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  40061e:	4838      	ldr	r0, [pc, #224]	; (400700 <board_init+0xe4>)
  400620:	4b38      	ldr	r3, [pc, #224]	; (400704 <board_init+0xe8>)
  400622:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400624:	200b      	movs	r0, #11
  400626:	4c38      	ldr	r4, [pc, #224]	; (400708 <board_init+0xec>)
  400628:	47a0      	blx	r4
  40062a:	200c      	movs	r0, #12
  40062c:	47a0      	blx	r4
  40062e:	200d      	movs	r0, #13
  400630:	47a0      	blx	r4
  400632:	4b36      	ldr	r3, [pc, #216]	; (40070c <board_init+0xf0>)
  400634:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400638:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40063a:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40063c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400640:	4c33      	ldr	r4, [pc, #204]	; (400710 <board_init+0xf4>)
  400642:	2504      	movs	r5, #4
  400644:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400646:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  40064a:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40064c:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400650:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400652:	6265      	str	r5, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400654:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400658:	6f22      	ldr	r2, [r4, #112]	; 0x70
  40065a:	f022 0204 	bic.w	r2, r2, #4
  40065e:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400660:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400662:	f022 0204 	bic.w	r2, r2, #4
  400666:	6762      	str	r2, [r4, #116]	; 0x74
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400668:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  40066c:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40066e:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400670:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400674:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400678:	6322      	str	r2, [r4, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40067a:	6122      	str	r2, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40067c:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400680:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400684:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400686:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400688:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  40068c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400690:	210c      	movs	r1, #12
  400692:	4820      	ldr	r0, [pc, #128]	; (400714 <board_init+0xf8>)
  400694:	4b20      	ldr	r3, [pc, #128]	; (400718 <board_init+0xfc>)
  400696:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400698:	4f20      	ldr	r7, [pc, #128]	; (40071c <board_init+0x100>)
  40069a:	4639      	mov	r1, r7
  40069c:	2003      	movs	r0, #3
  40069e:	4e20      	ldr	r6, [pc, #128]	; (400720 <board_init+0x104>)
  4006a0:	47b0      	blx	r6
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4006a2:	4639      	mov	r1, r7
  4006a4:	4628      	mov	r0, r5
  4006a6:	47b0      	blx	r6
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4006a8:	4639      	mov	r1, r7
  4006aa:	200c      	movs	r0, #12
  4006ac:	47b0      	blx	r6
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4006ae:	4639      	mov	r1, r7
  4006b0:	200d      	movs	r0, #13
  4006b2:	47b0      	blx	r6
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4006b4:	4639      	mov	r1, r7
  4006b6:	200e      	movs	r0, #14
  4006b8:	47b0      	blx	r6

#ifdef CONF_BOARD_SPI_NPCS1
#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
	gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
#else
	gpio_configure_pin(SPI_NPCS1_PA9_GPIO, SPI_NPCS1_PA9_FLAGS);
  4006ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006be:	2009      	movs	r0, #9
  4006c0:	47b0      	blx	r6

#ifdef CONF_BOARD_SPI_NPCS2
#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
	gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
#else
	gpio_configure_pin(SPI_NPCS2_PA10_GPIO, SPI_NPCS2_PA10_FLAGS);
  4006c2:	4918      	ldr	r1, [pc, #96]	; (400724 <board_init+0x108>)
  4006c4:	200a      	movs	r0, #10
  4006c6:	47b0      	blx	r6
#endif
#endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_OLED_UG_2832HSWEG04
	gpio_configure_pin(UG_2832HSWEG04_DATA_CMD_GPIO, UG_2832HSWEG04_DATA_CMD_FLAGS);
  4006c8:	f107 5740 	add.w	r7, r7, #805306368	; 0x30000000
  4006cc:	4639      	mov	r1, r7
  4006ce:	2055      	movs	r0, #85	; 0x55
  4006d0:	47b0      	blx	r6
	gpio_configure_pin(UG_2832HSWEG04_RESET_GPIO, UG_2832HSWEG04_RESET_FLAGS);
  4006d2:	4639      	mov	r1, r7
  4006d4:	205f      	movs	r0, #95	; 0x5f
  4006d6:	47b0      	blx	r6
#endif

#ifdef CONF_BOARD_SD_MMC_SPI
	gpio_configure_pin(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
  4006d8:	4913      	ldr	r1, [pc, #76]	; (400728 <board_init+0x10c>)
  4006da:	204c      	movs	r0, #76	; 0x4c
  4006dc:	47b0      	blx	r6
		base->PIO_PUER = mask;
  4006de:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006e0:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006e4:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006e6:	6265      	str	r5, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4006e8:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4006ec:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4006ee:	f023 0304 	bic.w	r3, r3, #4
  4006f2:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006f4:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4006f6:	f023 0304 	bic.w	r3, r3, #4
  4006fa:	6763      	str	r3, [r4, #116]	; 0x74
  4006fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4006fe:	bf00      	nop
  400700:	400e1450 	.word	0x400e1450
  400704:	00400f0d 	.word	0x00400f0d
  400708:	00400ba1 	.word	0x00400ba1
  40070c:	400e1200 	.word	0x400e1200
  400710:	400e0e00 	.word	0x400e0e00
  400714:	400e1000 	.word	0x400e1000
  400718:	0040093d 	.word	0x0040093d
  40071c:	08000001 	.word	0x08000001
  400720:	0040081d 	.word	0x0040081d
  400724:	10000001 	.word	0x10000001
  400728:	28000001 	.word	0x28000001

0040072c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40072c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40072e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400732:	d039      	beq.n	4007a8 <pio_set_peripheral+0x7c>
  400734:	d813      	bhi.n	40075e <pio_set_peripheral+0x32>
  400736:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40073a:	d025      	beq.n	400788 <pio_set_peripheral+0x5c>
  40073c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400740:	d10a      	bne.n	400758 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400742:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400744:	4313      	orrs	r3, r2
  400746:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400748:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40074a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40074c:	400b      	ands	r3, r1
  40074e:	ea23 0302 	bic.w	r3, r3, r2
  400752:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400754:	6042      	str	r2, [r0, #4]
  400756:	4770      	bx	lr
	switch (ul_type) {
  400758:	2900      	cmp	r1, #0
  40075a:	d1fb      	bne.n	400754 <pio_set_peripheral+0x28>
  40075c:	4770      	bx	lr
  40075e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400762:	d020      	beq.n	4007a6 <pio_set_peripheral+0x7a>
  400764:	d809      	bhi.n	40077a <pio_set_peripheral+0x4e>
  400766:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40076a:	d1f3      	bne.n	400754 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40076c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40076e:	4313      	orrs	r3, r2
  400770:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400772:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400774:	4313      	orrs	r3, r2
  400776:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400778:	e7ec      	b.n	400754 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40077a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40077e:	d012      	beq.n	4007a6 <pio_set_peripheral+0x7a>
  400780:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400784:	d00f      	beq.n	4007a6 <pio_set_peripheral+0x7a>
  400786:	e7e5      	b.n	400754 <pio_set_peripheral+0x28>
{
  400788:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40078a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40078c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40078e:	43d3      	mvns	r3, r2
  400790:	4021      	ands	r1, r4
  400792:	461c      	mov	r4, r3
  400794:	4019      	ands	r1, r3
  400796:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400798:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40079a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40079c:	400b      	ands	r3, r1
  40079e:	4023      	ands	r3, r4
  4007a0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4007a2:	6042      	str	r2, [r0, #4]
}
  4007a4:	bc10      	pop	{r4}
  4007a6:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007a8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4007aa:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4007ac:	400b      	ands	r3, r1
  4007ae:	ea23 0302 	bic.w	r3, r3, r2
  4007b2:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4007b4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4007b6:	4313      	orrs	r3, r2
  4007b8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4007ba:	e7cb      	b.n	400754 <pio_set_peripheral+0x28>

004007bc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4007bc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4007be:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4007c2:	bf14      	ite	ne
  4007c4:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4007c6:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4007c8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4007cc:	bf14      	ite	ne
  4007ce:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  4007d0:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  4007d2:	f012 0f02 	tst.w	r2, #2
  4007d6:	d107      	bne.n	4007e8 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4007d8:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4007dc:	bf18      	it	ne
  4007de:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4007e2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4007e4:	6001      	str	r1, [r0, #0]
  4007e6:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4007e8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4007ec:	e7f9      	b.n	4007e2 <pio_set_input+0x26>

004007ee <pio_set_output>:
{
  4007ee:	b410      	push	{r4}
  4007f0:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4007f2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4007f4:	b944      	cbnz	r4, 400808 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4007f6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4007f8:	b143      	cbz	r3, 40080c <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4007fa:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4007fc:	b942      	cbnz	r2, 400810 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4007fe:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400800:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400802:	6001      	str	r1, [r0, #0]
}
  400804:	bc10      	pop	{r4}
  400806:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400808:	6641      	str	r1, [r0, #100]	; 0x64
  40080a:	e7f5      	b.n	4007f8 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40080c:	6541      	str	r1, [r0, #84]	; 0x54
  40080e:	e7f5      	b.n	4007fc <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400810:	6301      	str	r1, [r0, #48]	; 0x30
  400812:	e7f5      	b.n	400800 <pio_set_output+0x12>

00400814 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400814:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400816:	4770      	bx	lr

00400818 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400818:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40081a:	4770      	bx	lr

0040081c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40081c:	b570      	push	{r4, r5, r6, lr}
  40081e:	b082      	sub	sp, #8
  400820:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400822:	0943      	lsrs	r3, r0, #5
  400824:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400828:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40082c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40082e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400832:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400836:	d053      	beq.n	4008e0 <pio_configure_pin+0xc4>
  400838:	d80a      	bhi.n	400850 <pio_configure_pin+0x34>
  40083a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40083e:	d02d      	beq.n	40089c <pio_configure_pin+0x80>
  400840:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400844:	d03b      	beq.n	4008be <pio_configure_pin+0xa2>
  400846:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40084a:	d015      	beq.n	400878 <pio_configure_pin+0x5c>
		return 0;
  40084c:	2000      	movs	r0, #0
  40084e:	e023      	b.n	400898 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400850:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400854:	d055      	beq.n	400902 <pio_configure_pin+0xe6>
  400856:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40085a:	d052      	beq.n	400902 <pio_configure_pin+0xe6>
  40085c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400860:	d1f4      	bne.n	40084c <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400862:	f000 011f 	and.w	r1, r0, #31
  400866:	2601      	movs	r6, #1
  400868:	462a      	mov	r2, r5
  40086a:	fa06 f101 	lsl.w	r1, r6, r1
  40086e:	4620      	mov	r0, r4
  400870:	4b2f      	ldr	r3, [pc, #188]	; (400930 <pio_configure_pin+0x114>)
  400872:	4798      	blx	r3
	return 1;
  400874:	4630      	mov	r0, r6
		break;
  400876:	e00f      	b.n	400898 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400878:	f000 001f 	and.w	r0, r0, #31
  40087c:	2601      	movs	r6, #1
  40087e:	4086      	lsls	r6, r0
  400880:	4632      	mov	r2, r6
  400882:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400886:	4620      	mov	r0, r4
  400888:	4b2a      	ldr	r3, [pc, #168]	; (400934 <pio_configure_pin+0x118>)
  40088a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40088c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400890:	bf14      	ite	ne
  400892:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400894:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400896:	2001      	movs	r0, #1
}
  400898:	b002      	add	sp, #8
  40089a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40089c:	f000 001f 	and.w	r0, r0, #31
  4008a0:	2601      	movs	r6, #1
  4008a2:	4086      	lsls	r6, r0
  4008a4:	4632      	mov	r2, r6
  4008a6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008aa:	4620      	mov	r0, r4
  4008ac:	4b21      	ldr	r3, [pc, #132]	; (400934 <pio_configure_pin+0x118>)
  4008ae:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4008b0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008b4:	bf14      	ite	ne
  4008b6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4008b8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4008ba:	2001      	movs	r0, #1
  4008bc:	e7ec      	b.n	400898 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4008be:	f000 001f 	and.w	r0, r0, #31
  4008c2:	2601      	movs	r6, #1
  4008c4:	4086      	lsls	r6, r0
  4008c6:	4632      	mov	r2, r6
  4008c8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4008cc:	4620      	mov	r0, r4
  4008ce:	4b19      	ldr	r3, [pc, #100]	; (400934 <pio_configure_pin+0x118>)
  4008d0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4008d2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008d6:	bf14      	ite	ne
  4008d8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4008da:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4008dc:	2001      	movs	r0, #1
  4008de:	e7db      	b.n	400898 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4008e0:	f000 001f 	and.w	r0, r0, #31
  4008e4:	2601      	movs	r6, #1
  4008e6:	4086      	lsls	r6, r0
  4008e8:	4632      	mov	r2, r6
  4008ea:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4008ee:	4620      	mov	r0, r4
  4008f0:	4b10      	ldr	r3, [pc, #64]	; (400934 <pio_configure_pin+0x118>)
  4008f2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4008f4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008f8:	bf14      	ite	ne
  4008fa:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4008fc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4008fe:	2001      	movs	r0, #1
  400900:	e7ca      	b.n	400898 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400902:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400906:	f000 011f 	and.w	r1, r0, #31
  40090a:	2601      	movs	r6, #1
  40090c:	ea05 0306 	and.w	r3, r5, r6
  400910:	9300      	str	r3, [sp, #0]
  400912:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400916:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40091a:	bf14      	ite	ne
  40091c:	2200      	movne	r2, #0
  40091e:	2201      	moveq	r2, #1
  400920:	fa06 f101 	lsl.w	r1, r6, r1
  400924:	4620      	mov	r0, r4
  400926:	4c04      	ldr	r4, [pc, #16]	; (400938 <pio_configure_pin+0x11c>)
  400928:	47a0      	blx	r4
	return 1;
  40092a:	4630      	mov	r0, r6
		break;
  40092c:	e7b4      	b.n	400898 <pio_configure_pin+0x7c>
  40092e:	bf00      	nop
  400930:	004007bd 	.word	0x004007bd
  400934:	0040072d 	.word	0x0040072d
  400938:	004007ef 	.word	0x004007ef

0040093c <pio_configure_pin_group>:
{
  40093c:	b570      	push	{r4, r5, r6, lr}
  40093e:	b082      	sub	sp, #8
  400940:	4605      	mov	r5, r0
  400942:	460e      	mov	r6, r1
  400944:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400946:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40094a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40094e:	d03d      	beq.n	4009cc <pio_configure_pin_group+0x90>
  400950:	d80a      	bhi.n	400968 <pio_configure_pin_group+0x2c>
  400952:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400956:	d021      	beq.n	40099c <pio_configure_pin_group+0x60>
  400958:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40095c:	d02a      	beq.n	4009b4 <pio_configure_pin_group+0x78>
  40095e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400962:	d00e      	beq.n	400982 <pio_configure_pin_group+0x46>
		return 0;
  400964:	2000      	movs	r0, #0
  400966:	e017      	b.n	400998 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400968:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40096c:	d03a      	beq.n	4009e4 <pio_configure_pin_group+0xa8>
  40096e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400972:	d037      	beq.n	4009e4 <pio_configure_pin_group+0xa8>
  400974:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400978:	d1f4      	bne.n	400964 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  40097a:	4b23      	ldr	r3, [pc, #140]	; (400a08 <pio_configure_pin_group+0xcc>)
  40097c:	4798      	blx	r3
	return 1;
  40097e:	2001      	movs	r0, #1
		break;
  400980:	e00a      	b.n	400998 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400982:	460a      	mov	r2, r1
  400984:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400988:	4b20      	ldr	r3, [pc, #128]	; (400a0c <pio_configure_pin_group+0xd0>)
  40098a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40098c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400990:	bf14      	ite	ne
  400992:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400994:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400996:	2001      	movs	r0, #1
}
  400998:	b002      	add	sp, #8
  40099a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40099c:	460a      	mov	r2, r1
  40099e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009a2:	4b1a      	ldr	r3, [pc, #104]	; (400a0c <pio_configure_pin_group+0xd0>)
  4009a4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009a6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4009aa:	bf14      	ite	ne
  4009ac:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4009ae:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4009b0:	2001      	movs	r0, #1
  4009b2:	e7f1      	b.n	400998 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4009b4:	460a      	mov	r2, r1
  4009b6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4009ba:	4b14      	ldr	r3, [pc, #80]	; (400a0c <pio_configure_pin_group+0xd0>)
  4009bc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009be:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4009c2:	bf14      	ite	ne
  4009c4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4009c6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4009c8:	2001      	movs	r0, #1
  4009ca:	e7e5      	b.n	400998 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4009cc:	460a      	mov	r2, r1
  4009ce:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4009d2:	4b0e      	ldr	r3, [pc, #56]	; (400a0c <pio_configure_pin_group+0xd0>)
  4009d4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4009d6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4009da:	bf14      	ite	ne
  4009dc:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4009de:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4009e0:	2001      	movs	r0, #1
  4009e2:	e7d9      	b.n	400998 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4009e4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4009e8:	f004 0301 	and.w	r3, r4, #1
  4009ec:	9300      	str	r3, [sp, #0]
  4009ee:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4009f2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4009f6:	bf14      	ite	ne
  4009f8:	2200      	movne	r2, #0
  4009fa:	2201      	moveq	r2, #1
  4009fc:	4631      	mov	r1, r6
  4009fe:	4628      	mov	r0, r5
  400a00:	4c03      	ldr	r4, [pc, #12]	; (400a10 <pio_configure_pin_group+0xd4>)
  400a02:	47a0      	blx	r4
	return 1;
  400a04:	2001      	movs	r0, #1
		break;
  400a06:	e7c7      	b.n	400998 <pio_configure_pin_group+0x5c>
  400a08:	004007bd 	.word	0x004007bd
  400a0c:	0040072d 	.word	0x0040072d
  400a10:	004007ef 	.word	0x004007ef

00400a14 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400a18:	4681      	mov	r9, r0
  400a1a:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a1c:	4b12      	ldr	r3, [pc, #72]	; (400a68 <pio_handler_process+0x54>)
  400a1e:	4798      	blx	r3
  400a20:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400a22:	4648      	mov	r0, r9
  400a24:	4b11      	ldr	r3, [pc, #68]	; (400a6c <pio_handler_process+0x58>)
  400a26:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a28:	4005      	ands	r5, r0
  400a2a:	d013      	beq.n	400a54 <pio_handler_process+0x40>
  400a2c:	4c10      	ldr	r4, [pc, #64]	; (400a70 <pio_handler_process+0x5c>)
  400a2e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400a32:	e003      	b.n	400a3c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a34:	42b4      	cmp	r4, r6
  400a36:	d00d      	beq.n	400a54 <pio_handler_process+0x40>
  400a38:	3410      	adds	r4, #16
		while (status != 0) {
  400a3a:	b15d      	cbz	r5, 400a54 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400a3c:	6820      	ldr	r0, [r4, #0]
  400a3e:	42b8      	cmp	r0, r7
  400a40:	d1f8      	bne.n	400a34 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a42:	6861      	ldr	r1, [r4, #4]
  400a44:	4229      	tst	r1, r5
  400a46:	d0f5      	beq.n	400a34 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a48:	68e3      	ldr	r3, [r4, #12]
  400a4a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400a4c:	6863      	ldr	r3, [r4, #4]
  400a4e:	ea25 0503 	bic.w	r5, r5, r3
  400a52:	e7ef      	b.n	400a34 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400a54:	4b07      	ldr	r3, [pc, #28]	; (400a74 <pio_handler_process+0x60>)
  400a56:	681b      	ldr	r3, [r3, #0]
  400a58:	b123      	cbz	r3, 400a64 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400a5a:	4b07      	ldr	r3, [pc, #28]	; (400a78 <pio_handler_process+0x64>)
  400a5c:	681b      	ldr	r3, [r3, #0]
  400a5e:	b10b      	cbz	r3, 400a64 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400a60:	4648      	mov	r0, r9
  400a62:	4798      	blx	r3
  400a64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a68:	00400815 	.word	0x00400815
  400a6c:	00400819 	.word	0x00400819
  400a70:	20000dd4 	.word	0x20000dd4
  400a74:	20000e80 	.word	0x20000e80
  400a78:	20000e44 	.word	0x20000e44

00400a7c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a7c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400a7e:	210b      	movs	r1, #11
  400a80:	4801      	ldr	r0, [pc, #4]	; (400a88 <PIOA_Handler+0xc>)
  400a82:	4b02      	ldr	r3, [pc, #8]	; (400a8c <PIOA_Handler+0x10>)
  400a84:	4798      	blx	r3
  400a86:	bd08      	pop	{r3, pc}
  400a88:	400e0e00 	.word	0x400e0e00
  400a8c:	00400a15 	.word	0x00400a15

00400a90 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a90:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400a92:	210c      	movs	r1, #12
  400a94:	4801      	ldr	r0, [pc, #4]	; (400a9c <PIOB_Handler+0xc>)
  400a96:	4b02      	ldr	r3, [pc, #8]	; (400aa0 <PIOB_Handler+0x10>)
  400a98:	4798      	blx	r3
  400a9a:	bd08      	pop	{r3, pc}
  400a9c:	400e1000 	.word	0x400e1000
  400aa0:	00400a15 	.word	0x00400a15

00400aa4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400aa4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400aa6:	210d      	movs	r1, #13
  400aa8:	4801      	ldr	r0, [pc, #4]	; (400ab0 <PIOC_Handler+0xc>)
  400aaa:	4b02      	ldr	r3, [pc, #8]	; (400ab4 <PIOC_Handler+0x10>)
  400aac:	4798      	blx	r3
  400aae:	bd08      	pop	{r3, pc}
  400ab0:	400e1200 	.word	0x400e1200
  400ab4:	00400a15 	.word	0x00400a15

00400ab8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ab8:	4a17      	ldr	r2, [pc, #92]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400aba:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400abc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ac0:	4318      	orrs	r0, r3
  400ac2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ac4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ac6:	f013 0f08 	tst.w	r3, #8
  400aca:	d10a      	bne.n	400ae2 <pmc_switch_mck_to_pllack+0x2a>
  400acc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ad0:	4911      	ldr	r1, [pc, #68]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400ad2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ad4:	f012 0f08 	tst.w	r2, #8
  400ad8:	d103      	bne.n	400ae2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ada:	3b01      	subs	r3, #1
  400adc:	d1f9      	bne.n	400ad2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400ade:	2001      	movs	r0, #1
  400ae0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ae2:	4a0d      	ldr	r2, [pc, #52]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400ae4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ae6:	f023 0303 	bic.w	r3, r3, #3
  400aea:	f043 0302 	orr.w	r3, r3, #2
  400aee:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400af0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400af2:	f013 0f08 	tst.w	r3, #8
  400af6:	d10a      	bne.n	400b0e <pmc_switch_mck_to_pllack+0x56>
  400af8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400afc:	4906      	ldr	r1, [pc, #24]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400afe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b00:	f012 0f08 	tst.w	r2, #8
  400b04:	d105      	bne.n	400b12 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b06:	3b01      	subs	r3, #1
  400b08:	d1f9      	bne.n	400afe <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400b0a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400b0c:	4770      	bx	lr
	return 0;
  400b0e:	2000      	movs	r0, #0
  400b10:	4770      	bx	lr
  400b12:	2000      	movs	r0, #0
  400b14:	4770      	bx	lr
  400b16:	bf00      	nop
  400b18:	400e0400 	.word	0x400e0400

00400b1c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b1c:	b9c8      	cbnz	r0, 400b52 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b1e:	4a11      	ldr	r2, [pc, #68]	; (400b64 <pmc_switch_mainck_to_xtal+0x48>)
  400b20:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b22:	0209      	lsls	r1, r1, #8
  400b24:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b26:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400b2a:	f023 0303 	bic.w	r3, r3, #3
  400b2e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400b32:	f043 0301 	orr.w	r3, r3, #1
  400b36:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b38:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b3a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b3c:	f013 0f01 	tst.w	r3, #1
  400b40:	d0fb      	beq.n	400b3a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b42:	4a08      	ldr	r2, [pc, #32]	; (400b64 <pmc_switch_mainck_to_xtal+0x48>)
  400b44:	6a13      	ldr	r3, [r2, #32]
  400b46:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400b4e:	6213      	str	r3, [r2, #32]
  400b50:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b52:	4904      	ldr	r1, [pc, #16]	; (400b64 <pmc_switch_mainck_to_xtal+0x48>)
  400b54:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b56:	4a04      	ldr	r2, [pc, #16]	; (400b68 <pmc_switch_mainck_to_xtal+0x4c>)
  400b58:	401a      	ands	r2, r3
  400b5a:	4b04      	ldr	r3, [pc, #16]	; (400b6c <pmc_switch_mainck_to_xtal+0x50>)
  400b5c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b5e:	620b      	str	r3, [r1, #32]
  400b60:	4770      	bx	lr
  400b62:	bf00      	nop
  400b64:	400e0400 	.word	0x400e0400
  400b68:	fec8fffc 	.word	0xfec8fffc
  400b6c:	01370002 	.word	0x01370002

00400b70 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400b70:	4b02      	ldr	r3, [pc, #8]	; (400b7c <pmc_osc_is_ready_mainck+0xc>)
  400b72:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b74:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400b78:	4770      	bx	lr
  400b7a:	bf00      	nop
  400b7c:	400e0400 	.word	0x400e0400

00400b80 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400b80:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400b84:	4b01      	ldr	r3, [pc, #4]	; (400b8c <pmc_disable_pllack+0xc>)
  400b86:	629a      	str	r2, [r3, #40]	; 0x28
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop
  400b8c:	400e0400 	.word	0x400e0400

00400b90 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400b90:	4b02      	ldr	r3, [pc, #8]	; (400b9c <pmc_is_locked_pllack+0xc>)
  400b92:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b94:	f000 0002 	and.w	r0, r0, #2
  400b98:	4770      	bx	lr
  400b9a:	bf00      	nop
  400b9c:	400e0400 	.word	0x400e0400

00400ba0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400ba0:	2822      	cmp	r0, #34	; 0x22
  400ba2:	d81e      	bhi.n	400be2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400ba4:	281f      	cmp	r0, #31
  400ba6:	d80c      	bhi.n	400bc2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400ba8:	4b11      	ldr	r3, [pc, #68]	; (400bf0 <pmc_enable_periph_clk+0x50>)
  400baa:	699a      	ldr	r2, [r3, #24]
  400bac:	2301      	movs	r3, #1
  400bae:	4083      	lsls	r3, r0
  400bb0:	4393      	bics	r3, r2
  400bb2:	d018      	beq.n	400be6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400bb4:	2301      	movs	r3, #1
  400bb6:	fa03 f000 	lsl.w	r0, r3, r0
  400bba:	4b0d      	ldr	r3, [pc, #52]	; (400bf0 <pmc_enable_periph_clk+0x50>)
  400bbc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400bbe:	2000      	movs	r0, #0
  400bc0:	4770      	bx	lr
		ul_id -= 32;
  400bc2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400bc4:	4b0a      	ldr	r3, [pc, #40]	; (400bf0 <pmc_enable_periph_clk+0x50>)
  400bc6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400bca:	2301      	movs	r3, #1
  400bcc:	4083      	lsls	r3, r0
  400bce:	4393      	bics	r3, r2
  400bd0:	d00b      	beq.n	400bea <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400bd2:	2301      	movs	r3, #1
  400bd4:	fa03 f000 	lsl.w	r0, r3, r0
  400bd8:	4b05      	ldr	r3, [pc, #20]	; (400bf0 <pmc_enable_periph_clk+0x50>)
  400bda:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400bde:	2000      	movs	r0, #0
  400be0:	4770      	bx	lr
		return 1;
  400be2:	2001      	movs	r0, #1
  400be4:	4770      	bx	lr
	return 0;
  400be6:	2000      	movs	r0, #0
  400be8:	4770      	bx	lr
  400bea:	2000      	movs	r0, #0
}
  400bec:	4770      	bx	lr
  400bee:	bf00      	nop
  400bf0:	400e0400 	.word	0x400e0400

00400bf4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400bf4:	b508      	push	{r3, lr}
  400bf6:	2015      	movs	r0, #21
  400bf8:	4b01      	ldr	r3, [pc, #4]	; (400c00 <spi_enable_clock+0xc>)
  400bfa:	4798      	blx	r3
  400bfc:	bd08      	pop	{r3, pc}
  400bfe:	bf00      	nop
  400c00:	00400ba1 	.word	0x00400ba1

00400c04 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400c04:	6843      	ldr	r3, [r0, #4]
  400c06:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400c0a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400c0c:	6843      	ldr	r3, [r0, #4]
  400c0e:	0409      	lsls	r1, r1, #16
  400c10:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400c14:	4319      	orrs	r1, r3
  400c16:	6041      	str	r1, [r0, #4]
  400c18:	4770      	bx	lr

00400c1a <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400c1a:	6843      	ldr	r3, [r0, #4]
  400c1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400c20:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  400c22:	6843      	ldr	r3, [r0, #4]
  400c24:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400c28:	6041      	str	r1, [r0, #4]
  400c2a:	4770      	bx	lr

00400c2c <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400c2c:	b932      	cbnz	r2, 400c3c <spi_set_clock_polarity+0x10>
  400c2e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400c32:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c34:	f023 0301 	bic.w	r3, r3, #1
  400c38:	6303      	str	r3, [r0, #48]	; 0x30
  400c3a:	4770      	bx	lr
  400c3c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400c40:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c42:	f043 0301 	orr.w	r3, r3, #1
  400c46:	6303      	str	r3, [r0, #48]	; 0x30
  400c48:	4770      	bx	lr

00400c4a <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400c4a:	b932      	cbnz	r2, 400c5a <spi_set_clock_phase+0x10>
  400c4c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400c50:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c52:	f023 0302 	bic.w	r3, r3, #2
  400c56:	6303      	str	r3, [r0, #48]	; 0x30
  400c58:	4770      	bx	lr
  400c5a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400c5e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c60:	f043 0302 	orr.w	r3, r3, #2
  400c64:	6303      	str	r3, [r0, #48]	; 0x30
  400c66:	4770      	bx	lr

00400c68 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400c68:	2a04      	cmp	r2, #4
  400c6a:	d003      	beq.n	400c74 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400c6c:	b16a      	cbz	r2, 400c8a <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400c6e:	2a08      	cmp	r2, #8
  400c70:	d016      	beq.n	400ca0 <spi_configure_cs_behavior+0x38>
  400c72:	4770      	bx	lr
  400c74:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400c78:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c7a:	f023 0308 	bic.w	r3, r3, #8
  400c7e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400c80:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c82:	f043 0304 	orr.w	r3, r3, #4
  400c86:	6303      	str	r3, [r0, #48]	; 0x30
  400c88:	4770      	bx	lr
  400c8a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400c8e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c90:	f023 0308 	bic.w	r3, r3, #8
  400c94:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400c96:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c98:	f023 0304 	bic.w	r3, r3, #4
  400c9c:	6303      	str	r3, [r0, #48]	; 0x30
  400c9e:	4770      	bx	lr
  400ca0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400ca4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400ca6:	f043 0308 	orr.w	r3, r3, #8
  400caa:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400cac:	e7e1      	b.n	400c72 <spi_configure_cs_behavior+0xa>

00400cae <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400cae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400cb2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400cb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400cb8:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400cba:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400cbc:	431a      	orrs	r2, r3
  400cbe:	630a      	str	r2, [r1, #48]	; 0x30
  400cc0:	4770      	bx	lr

00400cc2 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400cc2:	1e43      	subs	r3, r0, #1
  400cc4:	4419      	add	r1, r3
  400cc6:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400cca:	1e43      	subs	r3, r0, #1
  400ccc:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400cce:	bf94      	ite	ls
  400cd0:	b200      	sxthls	r0, r0
		return -1;
  400cd2:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400cd6:	4770      	bx	lr

00400cd8 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400cd8:	b172      	cbz	r2, 400cf8 <spi_set_baudrate_div+0x20>
{
  400cda:	b410      	push	{r4}
  400cdc:	4614      	mov	r4, r2
  400cde:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400ce2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400ce4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400ce8:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400cea:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400cec:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400cf0:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400cf2:	2000      	movs	r0, #0
}
  400cf4:	bc10      	pop	{r4}
  400cf6:	4770      	bx	lr
        return -1;
  400cf8:	f04f 30ff 	mov.w	r0, #4294967295
  400cfc:	4770      	bx	lr

00400cfe <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400cfe:	b410      	push	{r4}
  400d00:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400d04:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400d06:	b280      	uxth	r0, r0
  400d08:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400d0a:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  400d0c:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  400d10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400d14:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  400d16:	bc10      	pop	{r4}
  400d18:	4770      	bx	lr
	...

00400d1c <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400d1c:	4b0f      	ldr	r3, [pc, #60]	; (400d5c <twi_set_speed+0x40>)
  400d1e:	4299      	cmp	r1, r3
  400d20:	d819      	bhi.n	400d56 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400d22:	0049      	lsls	r1, r1, #1
  400d24:	fbb2 f2f1 	udiv	r2, r2, r1
  400d28:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d2a:	2aff      	cmp	r2, #255	; 0xff
  400d2c:	d911      	bls.n	400d52 <twi_set_speed+0x36>
  400d2e:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  400d30:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400d32:	0852      	lsrs	r2, r2, #1
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d34:	2aff      	cmp	r2, #255	; 0xff
  400d36:	d901      	bls.n	400d3c <twi_set_speed+0x20>
  400d38:	2b07      	cmp	r3, #7
  400d3a:	d1f9      	bne.n	400d30 <twi_set_speed+0x14>
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400d3c:	0211      	lsls	r1, r2, #8
  400d3e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400d40:	041b      	lsls	r3, r3, #16
  400d42:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400d46:	430b      	orrs	r3, r1
  400d48:	b2d2      	uxtb	r2, r2
  400d4a:	431a      	orrs	r2, r3
	p_twi->TWI_CWGR =
  400d4c:	6102      	str	r2, [r0, #16]

	return PASS;
  400d4e:	2000      	movs	r0, #0
  400d50:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400d52:	2300      	movs	r3, #0
  400d54:	e7f2      	b.n	400d3c <twi_set_speed+0x20>
		return FAIL;
  400d56:	2001      	movs	r0, #1
}
  400d58:	4770      	bx	lr
  400d5a:	bf00      	nop
  400d5c:	00061a80 	.word	0x00061a80

00400d60 <twi_master_init>:
{
  400d60:	b538      	push	{r3, r4, r5, lr}
  400d62:	4604      	mov	r4, r0
  400d64:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
  400d66:	f04f 33ff 	mov.w	r3, #4294967295
  400d6a:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
  400d6c:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400d6e:	2380      	movs	r3, #128	; 0x80
  400d70:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400d72:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400d74:	2308      	movs	r3, #8
  400d76:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400d78:	2320      	movs	r3, #32
  400d7a:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
  400d7c:	2304      	movs	r3, #4
  400d7e:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400d80:	680a      	ldr	r2, [r1, #0]
  400d82:	6849      	ldr	r1, [r1, #4]
  400d84:	4b05      	ldr	r3, [pc, #20]	; (400d9c <twi_master_init+0x3c>)
  400d86:	4798      	blx	r3
  400d88:	2801      	cmp	r0, #1
  400d8a:	bf14      	ite	ne
  400d8c:	2000      	movne	r0, #0
  400d8e:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
  400d90:	7a6b      	ldrb	r3, [r5, #9]
  400d92:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400d94:	bf04      	itt	eq
  400d96:	2340      	moveq	r3, #64	; 0x40
  400d98:	6023      	streq	r3, [r4, #0]
}
  400d9a:	bd38      	pop	{r3, r4, r5, pc}
  400d9c:	00400d1d 	.word	0x00400d1d

00400da0 <twi_mk_addr>:
	if (len == 0)
  400da0:	460a      	mov	r2, r1
  400da2:	b159      	cbz	r1, 400dbc <twi_mk_addr+0x1c>
	val = addr[0];
  400da4:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  400da6:	2901      	cmp	r1, #1
		val |= addr[1];
  400da8:	bfc4      	itt	gt
  400daa:	7841      	ldrbgt	r1, [r0, #1]
  400dac:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	if (len > 2) {
  400db0:	2a02      	cmp	r2, #2
  400db2:	dd04      	ble.n	400dbe <twi_mk_addr+0x1e>
		val |= addr[2];
  400db4:	7882      	ldrb	r2, [r0, #2]
  400db6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  400dba:	e000      	b.n	400dbe <twi_mk_addr+0x1e>
		return 0;
  400dbc:	2300      	movs	r3, #0
}
  400dbe:	4618      	mov	r0, r3
  400dc0:	4770      	bx	lr
	...

00400dc4 <twi_master_read>:
{
  400dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cnt = p_packet->length;
  400dc6:	68cc      	ldr	r4, [r1, #12]
	if (cnt == 0) {
  400dc8:	2c00      	cmp	r4, #0
  400dca:	d04f      	beq.n	400e6c <twi_master_read+0xa8>
  400dcc:	460b      	mov	r3, r1
  400dce:	4605      	mov	r5, r0
	uint8_t *buffer = p_packet->buffer;
  400dd0:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
  400dd2:	2000      	movs	r0, #0
  400dd4:	6068      	str	r0, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400dd6:	684a      	ldr	r2, [r1, #4]
  400dd8:	0212      	lsls	r2, r2, #8
  400dda:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400dde:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400de2:	7c09      	ldrb	r1, [r1, #16]
  400de4:	0409      	lsls	r1, r1, #16
  400de6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
  400dea:	430a      	orrs	r2, r1
  400dec:	606a      	str	r2, [r5, #4]
	p_twi->TWI_IADR = 0;
  400dee:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400df0:	6859      	ldr	r1, [r3, #4]
  400df2:	4618      	mov	r0, r3
  400df4:	4b22      	ldr	r3, [pc, #136]	; (400e80 <twi_master_read+0xbc>)
  400df6:	4798      	blx	r3
  400df8:	60e8      	str	r0, [r5, #12]
	if (cnt == 1) {
  400dfa:	2c01      	cmp	r4, #1
  400dfc:	d00f      	beq.n	400e1e <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START;
  400dfe:	2301      	movs	r3, #1
  400e00:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  400e02:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
  400e04:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400e06:	f413 7f80 	tst.w	r3, #256	; 0x100
  400e0a:	d136      	bne.n	400e7a <twi_master_read+0xb6>
  400e0c:	f643 2197 	movw	r1, #14999	; 0x3a97
		timeout = TWI_TIMEOUT;
  400e10:	f643 2798 	movw	r7, #15000	; 0x3a98
		if (!(status & TWI_SR_RXRDY)) {
  400e14:	f04f 0e01 	mov.w	lr, #1
			p_twi->TWI_CR = TWI_CR_STOP;
  400e18:	f04f 0c02 	mov.w	ip, #2
  400e1c:	e019      	b.n	400e52 <twi_master_read+0x8e>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400e1e:	2303      	movs	r3, #3
  400e20:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  400e22:	2001      	movs	r0, #1
  400e24:	e7ee      	b.n	400e04 <twi_master_read+0x40>
		if (!(status & TWI_SR_RXRDY)) {
  400e26:	460a      	mov	r2, r1
  400e28:	4670      	mov	r0, lr
  400e2a:	e00c      	b.n	400e46 <twi_master_read+0x82>
		if (cnt == 1  && !stop_sent) {
  400e2c:	b908      	cbnz	r0, 400e32 <twi_master_read+0x6e>
			p_twi->TWI_CR = TWI_CR_STOP;
  400e2e:	f8c5 c000 	str.w	ip, [r5]
		if (!(status & TWI_SR_RXRDY)) {
  400e32:	f013 0f02 	tst.w	r3, #2
  400e36:	d0f6      	beq.n	400e26 <twi_master_read+0x62>
  400e38:	4670      	mov	r0, lr
		*buffer++ = p_twi->TWI_RHR;
  400e3a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400e3c:	7033      	strb	r3, [r6, #0]
		cnt--;
  400e3e:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
  400e40:	3601      	adds	r6, #1
		timeout = TWI_TIMEOUT;
  400e42:	463a      	mov	r2, r7
	while (cnt > 0) {
  400e44:	b164      	cbz	r4, 400e60 <twi_master_read+0x9c>
		status = p_twi->TWI_SR;
  400e46:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400e48:	f413 7f80 	tst.w	r3, #256	; 0x100
  400e4c:	d111      	bne.n	400e72 <twi_master_read+0xae>
		if (!timeout--) {
  400e4e:	1e51      	subs	r1, r2, #1
  400e50:	b18a      	cbz	r2, 400e76 <twi_master_read+0xb2>
		if (cnt == 1  && !stop_sent) {
  400e52:	2c01      	cmp	r4, #1
  400e54:	d0ea      	beq.n	400e2c <twi_master_read+0x68>
		if (!(status & TWI_SR_RXRDY)) {
  400e56:	f013 0f02 	tst.w	r3, #2
  400e5a:	d1ee      	bne.n	400e3a <twi_master_read+0x76>
  400e5c:	460a      	mov	r2, r1
  400e5e:	e7f1      	b.n	400e44 <twi_master_read+0x80>
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400e60:	6a2b      	ldr	r3, [r5, #32]
  400e62:	f013 0f01 	tst.w	r3, #1
  400e66:	d0fb      	beq.n	400e60 <twi_master_read+0x9c>
	p_twi->TWI_SR;
  400e68:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
  400e6a:	e000      	b.n	400e6e <twi_master_read+0xaa>
		return TWI_INVALID_ARGUMENT;
  400e6c:	2401      	movs	r4, #1
}
  400e6e:	4620      	mov	r0, r4
  400e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return TWI_RECEIVE_NACK;
  400e72:	2405      	movs	r4, #5
  400e74:	e7fb      	b.n	400e6e <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
  400e76:	2409      	movs	r4, #9
  400e78:	e7f9      	b.n	400e6e <twi_master_read+0xaa>
			return TWI_RECEIVE_NACK;
  400e7a:	2405      	movs	r4, #5
  400e7c:	e7f7      	b.n	400e6e <twi_master_read+0xaa>
  400e7e:	bf00      	nop
  400e80:	00400da1 	.word	0x00400da1

00400e84 <twi_master_write>:
{
  400e84:	b570      	push	{r4, r5, r6, lr}
	uint32_t cnt = p_packet->length;
  400e86:	68cd      	ldr	r5, [r1, #12]
	if (cnt == 0) {
  400e88:	2d00      	cmp	r5, #0
  400e8a:	d035      	beq.n	400ef8 <twi_master_write+0x74>
  400e8c:	460b      	mov	r3, r1
  400e8e:	4604      	mov	r4, r0
	uint8_t *buffer = p_packet->buffer;
  400e90:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
  400e92:	2000      	movs	r0, #0
  400e94:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400e96:	7c0a      	ldrb	r2, [r1, #16]
  400e98:	0412      	lsls	r2, r2, #16
  400e9a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400e9e:	6849      	ldr	r1, [r1, #4]
  400ea0:	0209      	lsls	r1, r1, #8
  400ea2:	f401 7140 	and.w	r1, r1, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400ea6:	430a      	orrs	r2, r1
  400ea8:	6062      	str	r2, [r4, #4]
	p_twi->TWI_IADR = 0;
  400eaa:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400eac:	6859      	ldr	r1, [r3, #4]
  400eae:	4618      	mov	r0, r3
  400eb0:	4b15      	ldr	r3, [pc, #84]	; (400f08 <twi_master_write+0x84>)
  400eb2:	4798      	blx	r3
  400eb4:	60e0      	str	r0, [r4, #12]
		status = p_twi->TWI_SR;
  400eb6:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  400eb8:	f413 7f80 	tst.w	r3, #256	; 0x100
  400ebc:	d006      	beq.n	400ecc <twi_master_write+0x48>
			return TWI_RECEIVE_NACK;
  400ebe:	2505      	movs	r5, #5
  400ec0:	e01b      	b.n	400efa <twi_master_write+0x76>
	while (cnt > 0) {
  400ec2:	b15d      	cbz	r5, 400edc <twi_master_write+0x58>
		status = p_twi->TWI_SR;
  400ec4:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  400ec6:	f413 7f80 	tst.w	r3, #256	; 0x100
  400eca:	d118      	bne.n	400efe <twi_master_write+0x7a>
		if (!(status & TWI_SR_TXRDY)) {
  400ecc:	f013 0f04 	tst.w	r3, #4
  400ed0:	d0f7      	beq.n	400ec2 <twi_master_write+0x3e>
		p_twi->TWI_THR = *buffer++;
  400ed2:	7833      	ldrb	r3, [r6, #0]
  400ed4:	6363      	str	r3, [r4, #52]	; 0x34
		cnt--;
  400ed6:	3d01      	subs	r5, #1
		p_twi->TWI_THR = *buffer++;
  400ed8:	3601      	adds	r6, #1
  400eda:	e7f2      	b.n	400ec2 <twi_master_write+0x3e>
		status = p_twi->TWI_SR;
  400edc:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  400ede:	f413 7f80 	tst.w	r3, #256	; 0x100
  400ee2:	d10e      	bne.n	400f02 <twi_master_write+0x7e>
		if (status & TWI_SR_TXRDY) {
  400ee4:	f013 0f04 	tst.w	r3, #4
  400ee8:	d0f8      	beq.n	400edc <twi_master_write+0x58>
	p_twi->TWI_CR = TWI_CR_STOP;
  400eea:	2302      	movs	r3, #2
  400eec:	6023      	str	r3, [r4, #0]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400eee:	6a23      	ldr	r3, [r4, #32]
  400ef0:	f013 0f01 	tst.w	r3, #1
  400ef4:	d0fb      	beq.n	400eee <twi_master_write+0x6a>
  400ef6:	e000      	b.n	400efa <twi_master_write+0x76>
		return TWI_INVALID_ARGUMENT;
  400ef8:	2501      	movs	r5, #1
}
  400efa:	4628      	mov	r0, r5
  400efc:	bd70      	pop	{r4, r5, r6, pc}
			return TWI_RECEIVE_NACK;
  400efe:	2505      	movs	r5, #5
  400f00:	e7fb      	b.n	400efa <twi_master_write+0x76>
			return TWI_RECEIVE_NACK;
  400f02:	2505      	movs	r5, #5
  400f04:	e7f9      	b.n	400efa <twi_master_write+0x76>
  400f06:	bf00      	nop
  400f08:	00400da1 	.word	0x00400da1

00400f0c <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400f0c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400f10:	6043      	str	r3, [r0, #4]
  400f12:	4770      	bx	lr

00400f14 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f14:	e7fe      	b.n	400f14 <Dummy_Handler>
	...

00400f18 <Reset_Handler>:
{
  400f18:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  400f1a:	4b21      	ldr	r3, [pc, #132]	; (400fa0 <Reset_Handler+0x88>)
  400f1c:	4a21      	ldr	r2, [pc, #132]	; (400fa4 <Reset_Handler+0x8c>)
  400f1e:	429a      	cmp	r2, r3
  400f20:	d928      	bls.n	400f74 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  400f22:	4b21      	ldr	r3, [pc, #132]	; (400fa8 <Reset_Handler+0x90>)
  400f24:	4a1e      	ldr	r2, [pc, #120]	; (400fa0 <Reset_Handler+0x88>)
  400f26:	429a      	cmp	r2, r3
  400f28:	d20c      	bcs.n	400f44 <Reset_Handler+0x2c>
  400f2a:	3b01      	subs	r3, #1
  400f2c:	1a9b      	subs	r3, r3, r2
  400f2e:	f023 0303 	bic.w	r3, r3, #3
  400f32:	3304      	adds	r3, #4
  400f34:	4413      	add	r3, r2
  400f36:	491b      	ldr	r1, [pc, #108]	; (400fa4 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  400f38:	f851 0b04 	ldr.w	r0, [r1], #4
  400f3c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400f40:	429a      	cmp	r2, r3
  400f42:	d1f9      	bne.n	400f38 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400f44:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  400f46:	4b19      	ldr	r3, [pc, #100]	; (400fac <Reset_Handler+0x94>)
  400f48:	4a19      	ldr	r2, [pc, #100]	; (400fb0 <Reset_Handler+0x98>)
  400f4a:	429a      	cmp	r2, r3
  400f4c:	d20a      	bcs.n	400f64 <Reset_Handler+0x4c>
  400f4e:	3b01      	subs	r3, #1
  400f50:	1a9b      	subs	r3, r3, r2
  400f52:	f023 0303 	bic.w	r3, r3, #3
  400f56:	3304      	adds	r3, #4
  400f58:	4413      	add	r3, r2
		*pDest++ = 0;
  400f5a:	2100      	movs	r1, #0
  400f5c:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400f60:	429a      	cmp	r2, r3
  400f62:	d1fb      	bne.n	400f5c <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400f64:	4b13      	ldr	r3, [pc, #76]	; (400fb4 <Reset_Handler+0x9c>)
  400f66:	4a14      	ldr	r2, [pc, #80]	; (400fb8 <Reset_Handler+0xa0>)
  400f68:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  400f6a:	4b14      	ldr	r3, [pc, #80]	; (400fbc <Reset_Handler+0xa4>)
  400f6c:	4798      	blx	r3
	main();
  400f6e:	4b14      	ldr	r3, [pc, #80]	; (400fc0 <Reset_Handler+0xa8>)
  400f70:	4798      	blx	r3
  400f72:	e7fe      	b.n	400f72 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400f74:	4b0a      	ldr	r3, [pc, #40]	; (400fa0 <Reset_Handler+0x88>)
  400f76:	4a0b      	ldr	r2, [pc, #44]	; (400fa4 <Reset_Handler+0x8c>)
  400f78:	429a      	cmp	r2, r3
  400f7a:	d2e3      	bcs.n	400f44 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400f7c:	4b0a      	ldr	r3, [pc, #40]	; (400fa8 <Reset_Handler+0x90>)
  400f7e:	4808      	ldr	r0, [pc, #32]	; (400fa0 <Reset_Handler+0x88>)
  400f80:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400f82:	4611      	mov	r1, r2
  400f84:	3a04      	subs	r2, #4
  400f86:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400f88:	2800      	cmp	r0, #0
  400f8a:	d0db      	beq.n	400f44 <Reset_Handler+0x2c>
  400f8c:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400f90:	f852 0904 	ldr.w	r0, [r2], #-4
  400f94:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400f98:	42ca      	cmn	r2, r1
  400f9a:	d1f9      	bne.n	400f90 <Reset_Handler+0x78>
  400f9c:	e7d2      	b.n	400f44 <Reset_Handler+0x2c>
  400f9e:	bf00      	nop
  400fa0:	20000000 	.word	0x20000000
  400fa4:	0040604c 	.word	0x0040604c
  400fa8:	20000db8 	.word	0x20000db8
  400fac:	20000ebc 	.word	0x20000ebc
  400fb0:	20000db8 	.word	0x20000db8
  400fb4:	e000ed00 	.word	0xe000ed00
  400fb8:	00400000 	.word	0x00400000
  400fbc:	00401bfd 	.word	0x00401bfd
  400fc0:	004011e9 	.word	0x004011e9

00400fc4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400fc4:	4b3c      	ldr	r3, [pc, #240]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  400fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fc8:	f003 0303 	and.w	r3, r3, #3
  400fcc:	2b03      	cmp	r3, #3
  400fce:	d80e      	bhi.n	400fee <SystemCoreClockUpdate+0x2a>
  400fd0:	e8df f003 	tbb	[pc, r3]
  400fd4:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400fd8:	4b38      	ldr	r3, [pc, #224]	; (4010bc <SystemCoreClockUpdate+0xf8>)
  400fda:	695b      	ldr	r3, [r3, #20]
  400fdc:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400fe0:	bf14      	ite	ne
  400fe2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400fe6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400fea:	4b35      	ldr	r3, [pc, #212]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  400fec:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400fee:	4b32      	ldr	r3, [pc, #200]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  400ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ff2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ff6:	2b70      	cmp	r3, #112	; 0x70
  400ff8:	d055      	beq.n	4010a6 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400ffa:	4b2f      	ldr	r3, [pc, #188]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  400ffc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  400ffe:	4930      	ldr	r1, [pc, #192]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401000:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  401004:	680b      	ldr	r3, [r1, #0]
  401006:	40d3      	lsrs	r3, r2
  401008:	600b      	str	r3, [r1, #0]
  40100a:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40100c:	4b2a      	ldr	r3, [pc, #168]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  40100e:	6a1b      	ldr	r3, [r3, #32]
  401010:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401014:	d003      	beq.n	40101e <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401016:	4a2b      	ldr	r2, [pc, #172]	; (4010c4 <SystemCoreClockUpdate+0x100>)
  401018:	4b29      	ldr	r3, [pc, #164]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  40101a:	601a      	str	r2, [r3, #0]
  40101c:	e7e7      	b.n	400fee <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40101e:	4a2a      	ldr	r2, [pc, #168]	; (4010c8 <SystemCoreClockUpdate+0x104>)
  401020:	4b27      	ldr	r3, [pc, #156]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401022:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401024:	4b24      	ldr	r3, [pc, #144]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401026:	6a1b      	ldr	r3, [r3, #32]
  401028:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40102c:	2b10      	cmp	r3, #16
  40102e:	d005      	beq.n	40103c <SystemCoreClockUpdate+0x78>
  401030:	2b20      	cmp	r3, #32
  401032:	d1dc      	bne.n	400fee <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401034:	4a23      	ldr	r2, [pc, #140]	; (4010c4 <SystemCoreClockUpdate+0x100>)
  401036:	4b22      	ldr	r3, [pc, #136]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401038:	601a      	str	r2, [r3, #0]
			break;
  40103a:	e7d8      	b.n	400fee <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40103c:	4a23      	ldr	r2, [pc, #140]	; (4010cc <SystemCoreClockUpdate+0x108>)
  40103e:	4b20      	ldr	r3, [pc, #128]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401040:	601a      	str	r2, [r3, #0]
			break;
  401042:	e7d4      	b.n	400fee <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401044:	4b1c      	ldr	r3, [pc, #112]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401046:	6a1b      	ldr	r3, [r3, #32]
  401048:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40104c:	d018      	beq.n	401080 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40104e:	4a1d      	ldr	r2, [pc, #116]	; (4010c4 <SystemCoreClockUpdate+0x100>)
  401050:	4b1b      	ldr	r3, [pc, #108]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401052:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401054:	4b18      	ldr	r3, [pc, #96]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401058:	f003 0303 	and.w	r3, r3, #3
  40105c:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40105e:	4a16      	ldr	r2, [pc, #88]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401060:	bf07      	ittee	eq
  401062:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401064:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401066:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401068:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40106a:	4815      	ldr	r0, [pc, #84]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40106c:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401070:	6803      	ldr	r3, [r0, #0]
  401072:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  401076:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401078:	fbb3 f3f2 	udiv	r3, r3, r2
  40107c:	6003      	str	r3, [r0, #0]
  40107e:	e7b6      	b.n	400fee <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401080:	4a11      	ldr	r2, [pc, #68]	; (4010c8 <SystemCoreClockUpdate+0x104>)
  401082:	4b0f      	ldr	r3, [pc, #60]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  401084:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401086:	4b0c      	ldr	r3, [pc, #48]	; (4010b8 <SystemCoreClockUpdate+0xf4>)
  401088:	6a1b      	ldr	r3, [r3, #32]
  40108a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40108e:	2b10      	cmp	r3, #16
  401090:	d005      	beq.n	40109e <SystemCoreClockUpdate+0xda>
  401092:	2b20      	cmp	r3, #32
  401094:	d1de      	bne.n	401054 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401096:	4a0b      	ldr	r2, [pc, #44]	; (4010c4 <SystemCoreClockUpdate+0x100>)
  401098:	4b09      	ldr	r3, [pc, #36]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  40109a:	601a      	str	r2, [r3, #0]
					break;
  40109c:	e7da      	b.n	401054 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40109e:	4a0b      	ldr	r2, [pc, #44]	; (4010cc <SystemCoreClockUpdate+0x108>)
  4010a0:	4b07      	ldr	r3, [pc, #28]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  4010a2:	601a      	str	r2, [r3, #0]
					break;
  4010a4:	e7d6      	b.n	401054 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  4010a6:	4a06      	ldr	r2, [pc, #24]	; (4010c0 <SystemCoreClockUpdate+0xfc>)
  4010a8:	6813      	ldr	r3, [r2, #0]
  4010aa:	4909      	ldr	r1, [pc, #36]	; (4010d0 <SystemCoreClockUpdate+0x10c>)
  4010ac:	fba1 1303 	umull	r1, r3, r1, r3
  4010b0:	085b      	lsrs	r3, r3, #1
  4010b2:	6013      	str	r3, [r2, #0]
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0400 	.word	0x400e0400
  4010bc:	400e1410 	.word	0x400e1410
  4010c0:	20000408 	.word	0x20000408
  4010c4:	00b71b00 	.word	0x00b71b00
  4010c8:	003d0900 	.word	0x003d0900
  4010cc:	007a1200 	.word	0x007a1200
  4010d0:	aaaaaaab 	.word	0xaaaaaaab

004010d4 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4010d4:	4b1a      	ldr	r3, [pc, #104]	; (401140 <system_init_flash+0x6c>)
  4010d6:	4298      	cmp	r0, r3
  4010d8:	d914      	bls.n	401104 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4010da:	4b1a      	ldr	r3, [pc, #104]	; (401144 <system_init_flash+0x70>)
  4010dc:	4298      	cmp	r0, r3
  4010de:	d919      	bls.n	401114 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4010e0:	4b19      	ldr	r3, [pc, #100]	; (401148 <system_init_flash+0x74>)
  4010e2:	4298      	cmp	r0, r3
  4010e4:	d91d      	bls.n	401122 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4010e6:	4b19      	ldr	r3, [pc, #100]	; (40114c <system_init_flash+0x78>)
  4010e8:	4298      	cmp	r0, r3
  4010ea:	d921      	bls.n	401130 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4010ec:	4b18      	ldr	r3, [pc, #96]	; (401150 <system_init_flash+0x7c>)
  4010ee:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4010f0:	bf94      	ite	ls
  4010f2:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4010f6:	4b17      	ldrhi	r3, [pc, #92]	; (401154 <system_init_flash+0x80>)
  4010f8:	4a17      	ldr	r2, [pc, #92]	; (401158 <system_init_flash+0x84>)
  4010fa:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4010fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401100:	6013      	str	r3, [r2, #0]
  401102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401104:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  401108:	4a13      	ldr	r2, [pc, #76]	; (401158 <system_init_flash+0x84>)
  40110a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40110c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401110:	6013      	str	r3, [r2, #0]
  401112:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401114:	4b11      	ldr	r3, [pc, #68]	; (40115c <system_init_flash+0x88>)
  401116:	4a10      	ldr	r2, [pc, #64]	; (401158 <system_init_flash+0x84>)
  401118:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40111a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40111e:	6013      	str	r3, [r2, #0]
  401120:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401122:	4b0f      	ldr	r3, [pc, #60]	; (401160 <system_init_flash+0x8c>)
  401124:	4a0c      	ldr	r2, [pc, #48]	; (401158 <system_init_flash+0x84>)
  401126:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401128:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40112c:	6013      	str	r3, [r2, #0]
  40112e:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401130:	4b0c      	ldr	r3, [pc, #48]	; (401164 <system_init_flash+0x90>)
  401132:	4a09      	ldr	r2, [pc, #36]	; (401158 <system_init_flash+0x84>)
  401134:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401136:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40113a:	6013      	str	r3, [r2, #0]
  40113c:	4770      	bx	lr
  40113e:	bf00      	nop
  401140:	01312cff 	.word	0x01312cff
  401144:	026259ff 	.word	0x026259ff
  401148:	039386ff 	.word	0x039386ff
  40114c:	04c4b3ff 	.word	0x04c4b3ff
  401150:	05f5e0ff 	.word	0x05f5e0ff
  401154:	04000500 	.word	0x04000500
  401158:	400e0a00 	.word	0x400e0a00
  40115c:	04000100 	.word	0x04000100
  401160:	04000200 	.word	0x04000200
  401164:	04000300 	.word	0x04000300

00401168 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401168:	4b0a      	ldr	r3, [pc, #40]	; (401194 <_sbrk+0x2c>)
  40116a:	681b      	ldr	r3, [r3, #0]
  40116c:	b153      	cbz	r3, 401184 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40116e:	4b09      	ldr	r3, [pc, #36]	; (401194 <_sbrk+0x2c>)
  401170:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401172:	181a      	adds	r2, r3, r0
  401174:	4908      	ldr	r1, [pc, #32]	; (401198 <_sbrk+0x30>)
  401176:	4291      	cmp	r1, r2
  401178:	db08      	blt.n	40118c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40117a:	4610      	mov	r0, r2
  40117c:	4a05      	ldr	r2, [pc, #20]	; (401194 <_sbrk+0x2c>)
  40117e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401180:	4618      	mov	r0, r3
  401182:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401184:	4a05      	ldr	r2, [pc, #20]	; (40119c <_sbrk+0x34>)
  401186:	4b03      	ldr	r3, [pc, #12]	; (401194 <_sbrk+0x2c>)
  401188:	601a      	str	r2, [r3, #0]
  40118a:	e7f0      	b.n	40116e <_sbrk+0x6>
		return (caddr_t) -1;	
  40118c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401190:	4770      	bx	lr
  401192:	bf00      	nop
  401194:	20000e48 	.word	0x20000e48
  401198:	20027ffc 	.word	0x20027ffc
  40119c:	20003ec0 	.word	0x20003ec0

004011a0 <ssd1306_write_command>:
{
  4011a0:	b570      	push	{r4, r5, r6, lr}
  4011a2:	b082      	sub	sp, #8
  4011a4:	4606      	mov	r6, r0
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4011a6:	ac02      	add	r4, sp, #8
  4011a8:	2302      	movs	r3, #2
  4011aa:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4011ae:	4d09      	ldr	r5, [pc, #36]	; (4011d4 <ssd1306_write_command+0x34>)
  4011b0:	4621      	mov	r1, r4
  4011b2:	4628      	mov	r0, r5
  4011b4:	4b08      	ldr	r3, [pc, #32]	; (4011d8 <ssd1306_write_command+0x38>)
  4011b6:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4011b8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011bc:	4b07      	ldr	r3, [pc, #28]	; (4011dc <ssd1306_write_command+0x3c>)
  4011be:	635a      	str	r2, [r3, #52]	; 0x34
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4011c0:	60ee      	str	r6, [r5, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  4011c2:	2056      	movs	r0, #86	; 0x56
  4011c4:	4b06      	ldr	r3, [pc, #24]	; (4011e0 <ssd1306_write_command+0x40>)
  4011c6:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4011c8:	4621      	mov	r1, r4
  4011ca:	4628      	mov	r0, r5
  4011cc:	4b05      	ldr	r3, [pc, #20]	; (4011e4 <ssd1306_write_command+0x44>)
  4011ce:	4798      	blx	r3
}
  4011d0:	b002      	add	sp, #8
  4011d2:	bd70      	pop	{r4, r5, r6, pc}
  4011d4:	40008000 	.word	0x40008000
  4011d8:	004005cd 	.word	0x004005cd
  4011dc:	400e1200 	.word	0x400e1200
  4011e0:	20000001 	.word	0x20000001
  4011e4:	004005fd 	.word	0x004005fd

004011e8 <main>:
	while(twi_master_write(TWI0, &packet_write2) != TWI_SUCCESS);
	
}

int main(void)
{
  4011e8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  4011ec:	b08f      	sub	sp, #60	; 0x3c
	sysclk_init();
  4011ee:	4b80      	ldr	r3, [pc, #512]	; (4013f0 <main+0x208>)
  4011f0:	4798      	blx	r3
	board_init();
  4011f2:	4b80      	ldr	r3, [pc, #512]	; (4013f4 <main+0x20c>)
  4011f4:	4798      	blx	r3
	ssd1306_init();
  4011f6:	4b80      	ldr	r3, [pc, #512]	; (4013f8 <main+0x210>)
  4011f8:	4798      	blx	r3
  4011fa:	f04f 0800 	mov.w	r8, #0
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4011fe:	f8df a224 	ldr.w	sl, [pc, #548]	; 401424 <main+0x23c>
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  401202:	4647      	mov	r7, r8
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401204:	f8df 9218 	ldr.w	r9, [pc, #536]	; 401420 <main+0x238>
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  401208:	f008 0007 	and.w	r0, r8, #7
  40120c:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  401210:	47d0      	blx	sl
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  401212:	2010      	movs	r0, #16
  401214:	47d0      	blx	sl
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  401216:	4638      	mov	r0, r7
  401218:	47d0      	blx	sl
  40121a:	2680      	movs	r6, #128	; 0x80
	spi_select_device(SSD1306_SPI, &device);
  40121c:	4d77      	ldr	r5, [pc, #476]	; (4013fc <main+0x214>)
  40121e:	f8df b238 	ldr.w	fp, [pc, #568]	; 401458 <main+0x270>
	struct spi_device device = {.id = SSD1306_CS_PIN};
  401222:	ac0e      	add	r4, sp, #56	; 0x38
  401224:	2302      	movs	r3, #2
  401226:	f844 3d14 	str.w	r3, [r4, #-20]!
	spi_select_device(SSD1306_SPI, &device);
  40122a:	4621      	mov	r1, r4
  40122c:	4628      	mov	r0, r5
  40122e:	47d8      	blx	fp
  401230:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  401234:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
  401238:	60ef      	str	r7, [r5, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  40123a:	2056      	movs	r0, #86	; 0x56
  40123c:	4b70      	ldr	r3, [pc, #448]	; (401400 <main+0x218>)
  40123e:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  401240:	4621      	mov	r1, r4
  401242:	4628      	mov	r0, r5
  401244:	4b6f      	ldr	r3, [pc, #444]	; (401404 <main+0x21c>)
  401246:	4798      	blx	r3

	for (page = 0; page < 4; ++page)
	{
		ssd1306_set_page_address(page);
		ssd1306_set_column_address(0);
		for (col = 0; col < 128; ++col)
  401248:	3e01      	subs	r6, #1
  40124a:	d1ea      	bne.n	401222 <main+0x3a>
  40124c:	f108 0801 	add.w	r8, r8, #1
	for (page = 0; page < 4; ++page)
  401250:	f1b8 0f04 	cmp.w	r8, #4
  401254:	d1d8      	bne.n	401208 <main+0x20>
	twi_master_options_t opt =
  401256:	2400      	movs	r4, #0
  401258:	940b      	str	r4, [sp, #44]	; 0x2c
  40125a:	4b6b      	ldr	r3, [pc, #428]	; (401408 <main+0x220>)
  40125c:	930a      	str	r3, [sp, #40]	; 0x28
  40125e:	2552      	movs	r5, #82	; 0x52
  401260:	f88d 502c 	strb.w	r5, [sp, #44]	; 0x2c
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
  401264:	4b69      	ldr	r3, [pc, #420]	; (40140c <main+0x224>)
  401266:	9309      	str	r3, [sp, #36]	; 0x24
  401268:	2013      	movs	r0, #19
  40126a:	4b69      	ldr	r3, [pc, #420]	; (401410 <main+0x228>)
  40126c:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
  40126e:	a909      	add	r1, sp, #36	; 0x24
  401270:	4868      	ldr	r0, [pc, #416]	; (401414 <main+0x22c>)
  401272:	4b69      	ldr	r3, [pc, #420]	; (401418 <main+0x230>)
  401274:	4798      	blx	r3
	const uint8_t handshake1[] = {0x40, 0x00};
  401276:	2340      	movs	r3, #64	; 0x40
  401278:	f88d 3008 	strb.w	r3, [sp, #8]
  40127c:	f88d 4009 	strb.w	r4, [sp, #9]
	const uint8_t handshake2[] = {0x00};
  401280:	f88d 4004 	strb.w	r4, [sp, #4]
	twi_packet_t packet_write1 =
  401284:	9404      	str	r4, [sp, #16]
  401286:	9408      	str	r4, [sp, #32]
  401288:	2302      	movs	r3, #2
  40128a:	9305      	str	r3, [sp, #20]
  40128c:	aa02      	add	r2, sp, #8
  40128e:	9206      	str	r2, [sp, #24]
  401290:	9307      	str	r3, [sp, #28]
  401292:	f88d 5020 	strb.w	r5, [sp, #32]
	twi_packet_t packet_write2 =
  401296:	9409      	str	r4, [sp, #36]	; 0x24
  401298:	940d      	str	r4, [sp, #52]	; 0x34
  40129a:	930a      	str	r3, [sp, #40]	; 0x28
  40129c:	ab01      	add	r3, sp, #4
  40129e:	930b      	str	r3, [sp, #44]	; 0x2c
  4012a0:	2301      	movs	r3, #1
  4012a2:	930c      	str	r3, [sp, #48]	; 0x30
  4012a4:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
	while(twi_master_write(TWI0, &packet_write1) != TWI_SUCCESS);
  4012a8:	4d5a      	ldr	r5, [pc, #360]	; (401414 <main+0x22c>)
  4012aa:	4c5c      	ldr	r4, [pc, #368]	; (40141c <main+0x234>)
  4012ac:	a904      	add	r1, sp, #16
  4012ae:	4628      	mov	r0, r5
  4012b0:	47a0      	blx	r4
  4012b2:	2800      	cmp	r0, #0
  4012b4:	d1fa      	bne.n	4012ac <main+0xc4>
	while(twi_master_write(TWI0, &packet_write2) != TWI_SUCCESS);
  4012b6:	4d57      	ldr	r5, [pc, #348]	; (401414 <main+0x22c>)
  4012b8:	4c58      	ldr	r4, [pc, #352]	; (40141c <main+0x234>)
  4012ba:	a909      	add	r1, sp, #36	; 0x24
  4012bc:	4628      	mov	r0, r5
  4012be:	47a0      	blx	r4
  4012c0:	2800      	cmp	r0, #0
  4012c2:	d1fa      	bne.n	4012ba <main+0xd2>
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4012c4:	4b56      	ldr	r3, [pc, #344]	; (401420 <main+0x238>)
  4012c6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4012ca:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012cc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	
	while(true)
	{
		//ssd1306_clear();
		//ssd1306_set_column_address(95);
		ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(0));
  4012d0:	4c54      	ldr	r4, [pc, #336]	; (401424 <main+0x23c>)
	twi_packet_t packet_read =
  4012d2:	2600      	movs	r6, #0
	while(twi_master_read(TWI0, &packet_read) != TWI_SUCCESS);
  4012d4:	4d4f      	ldr	r5, [pc, #316]	; (401414 <main+0x22c>)
	return nunchuck_data[0];
  4012d6:	f8df 915c 	ldr.w	r9, [pc, #348]	; 401434 <main+0x24c>
  4012da:	e004      	b.n	4012e6 <main+0xfe>
		{
			turnOffPC16();
		}
		if(nunchuck_buttonC() == 1)
		{
			turnOnPC20();
  4012dc:	4b52      	ldr	r3, [pc, #328]	; (401428 <main+0x240>)
  4012de:	4798      	blx	r3
		}
		else
		{
			turnOffPC20();
		}
		delay_ms(50);
  4012e0:	4852      	ldr	r0, [pc, #328]	; (40142c <main+0x244>)
  4012e2:	4b47      	ldr	r3, [pc, #284]	; (401400 <main+0x218>)
  4012e4:	4798      	blx	r3
		ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(0));
  4012e6:	20b0      	movs	r0, #176	; 0xb0
  4012e8:	47a0      	blx	r4
	twi_packet_t packet_read =
  4012ea:	9604      	str	r6, [sp, #16]
  4012ec:	9608      	str	r6, [sp, #32]
  4012ee:	2302      	movs	r3, #2
  4012f0:	9305      	str	r3, [sp, #20]
  4012f2:	ab02      	add	r3, sp, #8
  4012f4:	9306      	str	r3, [sp, #24]
  4012f6:	2306      	movs	r3, #6
  4012f8:	9307      	str	r3, [sp, #28]
  4012fa:	2352      	movs	r3, #82	; 0x52
  4012fc:	f88d 3020 	strb.w	r3, [sp, #32]
	while(twi_master_read(TWI0, &packet_read) != TWI_SUCCESS);
  401300:	4f4b      	ldr	r7, [pc, #300]	; (401430 <main+0x248>)
  401302:	a904      	add	r1, sp, #16
  401304:	4628      	mov	r0, r5
  401306:	47b8      	blx	r7
  401308:	2800      	cmp	r0, #0
  40130a:	d1fa      	bne.n	401302 <main+0x11a>
  40130c:	ab02      	add	r3, sp, #8
  40130e:	4a49      	ldr	r2, [pc, #292]	; (401434 <main+0x24c>)
  401310:	f10d 000e 	add.w	r0, sp, #14
		nunchuck_data[i] = data_received[i];
  401314:	f813 1b01 	ldrb.w	r1, [r3], #1
  401318:	f802 1b01 	strb.w	r1, [r2], #1
	for (i=0; i<6; i++)
  40131c:	4283      	cmp	r3, r0
  40131e:	d1f9      	bne.n	401314 <main+0x12c>
	const uint8_t emptyByte[] = {0x00};
  401320:	f88d 6004 	strb.w	r6, [sp, #4]
	twi_packet_t packet_write =
  401324:	9609      	str	r6, [sp, #36]	; 0x24
  401326:	960d      	str	r6, [sp, #52]	; 0x34
  401328:	2302      	movs	r3, #2
  40132a:	930a      	str	r3, [sp, #40]	; 0x28
  40132c:	ab01      	add	r3, sp, #4
  40132e:	930b      	str	r3, [sp, #44]	; 0x2c
  401330:	2301      	movs	r3, #1
  401332:	930c      	str	r3, [sp, #48]	; 0x30
  401334:	2352      	movs	r3, #82	; 0x52
  401336:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
	twi_master_write(TWI0, &packet_write);
  40133a:	a909      	add	r1, sp, #36	; 0x24
  40133c:	4628      	mov	r0, r5
  40133e:	4b37      	ldr	r3, [pc, #220]	; (40141c <main+0x234>)
  401340:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  401342:	20b0      	movs	r0, #176	; 0xb0
  401344:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  401346:	2010      	movs	r0, #16
  401348:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  40134a:	4630      	mov	r0, r6
  40134c:	47a0      	blx	r4
		sprintf(display_value, "%03d", nunchuck_x_axis());
  40134e:	f8df b10c 	ldr.w	fp, [pc, #268]	; 40145c <main+0x274>
  401352:	f8df 810c 	ldr.w	r8, [pc, #268]	; 401460 <main+0x278>
  401356:	f899 2000 	ldrb.w	r2, [r9]
  40135a:	4659      	mov	r1, fp
  40135c:	4640      	mov	r0, r8
  40135e:	f8df a104 	ldr.w	sl, [pc, #260]	; 401464 <main+0x27c>
  401362:	47d0      	blx	sl
		ssd1306_write_text("X-axis: ");
  401364:	4834      	ldr	r0, [pc, #208]	; (401438 <main+0x250>)
  401366:	4f35      	ldr	r7, [pc, #212]	; (40143c <main+0x254>)
  401368:	47b8      	blx	r7
		ssd1306_write_text(display_value);
  40136a:	4640      	mov	r0, r8
  40136c:	47b8      	blx	r7
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40136e:	20b1      	movs	r0, #177	; 0xb1
  401370:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  401372:	2010      	movs	r0, #16
  401374:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  401376:	4630      	mov	r0, r6
  401378:	47a0      	blx	r4
		sprintf(display_value, "%03d", nunchuck_x_accel());
  40137a:	f899 2001 	ldrb.w	r2, [r9, #1]
  40137e:	4659      	mov	r1, fp
  401380:	4640      	mov	r0, r8
  401382:	47d0      	blx	sl
		ssd1306_write_text("X-accel: ");
  401384:	482e      	ldr	r0, [pc, #184]	; (401440 <main+0x258>)
  401386:	47b8      	blx	r7
		ssd1306_write_text(display_value);
  401388:	4640      	mov	r0, r8
  40138a:	47b8      	blx	r7
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40138c:	20b2      	movs	r0, #178	; 0xb2
  40138e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  401390:	2010      	movs	r0, #16
  401392:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  401394:	4630      	mov	r0, r6
  401396:	47a0      	blx	r4
		sprintf(display_value, "%03d", nunchuck_y_accel());
  401398:	f899 2002 	ldrb.w	r2, [r9, #2]
  40139c:	4659      	mov	r1, fp
  40139e:	4640      	mov	r0, r8
  4013a0:	47d0      	blx	sl
		ssd1306_write_text("Y-accel: ");
  4013a2:	4828      	ldr	r0, [pc, #160]	; (401444 <main+0x25c>)
  4013a4:	47b8      	blx	r7
		ssd1306_write_text(display_value);
  4013a6:	4640      	mov	r0, r8
  4013a8:	47b8      	blx	r7
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4013aa:	20b3      	movs	r0, #179	; 0xb3
  4013ac:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4013ae:	2010      	movs	r0, #16
  4013b0:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4013b2:	4630      	mov	r0, r6
  4013b4:	47a0      	blx	r4
		sprintf(display_value, "%03d", nunchuck_z_accel());
  4013b6:	f899 2003 	ldrb.w	r2, [r9, #3]
  4013ba:	4659      	mov	r1, fp
  4013bc:	4640      	mov	r0, r8
  4013be:	47d0      	blx	sl
		ssd1306_write_text("Z-accel: ");
  4013c0:	4821      	ldr	r0, [pc, #132]	; (401448 <main+0x260>)
  4013c2:	47b8      	blx	r7
		ssd1306_write_text(display_value);
  4013c4:	4640      	mov	r0, r8
  4013c6:	47b8      	blx	r7
		if(nunchuck_buttonZ() == 1)
  4013c8:	f899 3004 	ldrb.w	r3, [r9, #4]
  4013cc:	f013 0f01 	tst.w	r3, #1
			turnOnPC16();
  4013d0:	bf0c      	ite	eq
  4013d2:	4b1e      	ldreq	r3, [pc, #120]	; (40144c <main+0x264>)
			turnOffPC16();
  4013d4:	4b1e      	ldrne	r3, [pc, #120]	; (401450 <main+0x268>)
  4013d6:	4798      	blx	r3
	return (~nunchuck_data[4] >> 0) & 1;
  4013d8:	f899 3004 	ldrb.w	r3, [r9, #4]
		return (~nunchuck_data[4] >> 1) & 1;
  4013dc:	ea6f 0353 	mvn.w	r3, r3, lsr #1
  4013e0:	f003 0301 	and.w	r3, r3, #1
		if(nunchuck_buttonC() == 1)
  4013e4:	2b00      	cmp	r3, #0
  4013e6:	f47f af79 	bne.w	4012dc <main+0xf4>
			turnOffPC20();
  4013ea:	4b1a      	ldr	r3, [pc, #104]	; (401454 <main+0x26c>)
  4013ec:	4798      	blx	r3
  4013ee:	e777      	b.n	4012e0 <main+0xf8>
  4013f0:	00400495 	.word	0x00400495
  4013f4:	0040061d 	.word	0x0040061d
  4013f8:	00400325 	.word	0x00400325
  4013fc:	40008000 	.word	0x40008000
  401400:	20000001 	.word	0x20000001
  401404:	004005fd 	.word	0x004005fd
  401408:	000186a0 	.word	0x000186a0
  40140c:	07270e00 	.word	0x07270e00
  401410:	00400ba1 	.word	0x00400ba1
  401414:	40018000 	.word	0x40018000
  401418:	00400d61 	.word	0x00400d61
  40141c:	00400e85 	.word	0x00400e85
  401420:	400e1200 	.word	0x400e1200
  401424:	004011a1 	.word	0x004011a1
  401428:	00400139 	.word	0x00400139
  40142c:	00068a1c 	.word	0x00068a1c
  401430:	00400dc5 	.word	0x00400dc5
  401434:	20000e8c 	.word	0x20000e8c
  401438:	00405d68 	.word	0x00405d68
  40143c:	004003dd 	.word	0x004003dd
  401440:	00405d74 	.word	0x00405d74
  401444:	00405d80 	.word	0x00405d80
  401448:	00405d8c 	.word	0x00405d8c
  40144c:	004001f5 	.word	0x004001f5
  401450:	00400253 	.word	0x00400253
  401454:	00400197 	.word	0x00400197
  401458:	004005cd 	.word	0x004005cd
  40145c:	00405d60 	.word	0x00405d60
  401460:	20000e84 	.word	0x20000e84
  401464:	00401ce9 	.word	0x00401ce9

00401468 <__aeabi_drsub>:
  401468:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40146c:	e002      	b.n	401474 <__adddf3>
  40146e:	bf00      	nop

00401470 <__aeabi_dsub>:
  401470:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401474 <__adddf3>:
  401474:	b530      	push	{r4, r5, lr}
  401476:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40147a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40147e:	ea94 0f05 	teq	r4, r5
  401482:	bf08      	it	eq
  401484:	ea90 0f02 	teqeq	r0, r2
  401488:	bf1f      	itttt	ne
  40148a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40148e:	ea55 0c02 	orrsne.w	ip, r5, r2
  401492:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401496:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40149a:	f000 80e2 	beq.w	401662 <__adddf3+0x1ee>
  40149e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4014a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4014a6:	bfb8      	it	lt
  4014a8:	426d      	neglt	r5, r5
  4014aa:	dd0c      	ble.n	4014c6 <__adddf3+0x52>
  4014ac:	442c      	add	r4, r5
  4014ae:	ea80 0202 	eor.w	r2, r0, r2
  4014b2:	ea81 0303 	eor.w	r3, r1, r3
  4014b6:	ea82 0000 	eor.w	r0, r2, r0
  4014ba:	ea83 0101 	eor.w	r1, r3, r1
  4014be:	ea80 0202 	eor.w	r2, r0, r2
  4014c2:	ea81 0303 	eor.w	r3, r1, r3
  4014c6:	2d36      	cmp	r5, #54	; 0x36
  4014c8:	bf88      	it	hi
  4014ca:	bd30      	pophi	{r4, r5, pc}
  4014cc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4014d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4014d4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4014d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4014dc:	d002      	beq.n	4014e4 <__adddf3+0x70>
  4014de:	4240      	negs	r0, r0
  4014e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4014e4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4014e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4014ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4014f0:	d002      	beq.n	4014f8 <__adddf3+0x84>
  4014f2:	4252      	negs	r2, r2
  4014f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4014f8:	ea94 0f05 	teq	r4, r5
  4014fc:	f000 80a7 	beq.w	40164e <__adddf3+0x1da>
  401500:	f1a4 0401 	sub.w	r4, r4, #1
  401504:	f1d5 0e20 	rsbs	lr, r5, #32
  401508:	db0d      	blt.n	401526 <__adddf3+0xb2>
  40150a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40150e:	fa22 f205 	lsr.w	r2, r2, r5
  401512:	1880      	adds	r0, r0, r2
  401514:	f141 0100 	adc.w	r1, r1, #0
  401518:	fa03 f20e 	lsl.w	r2, r3, lr
  40151c:	1880      	adds	r0, r0, r2
  40151e:	fa43 f305 	asr.w	r3, r3, r5
  401522:	4159      	adcs	r1, r3
  401524:	e00e      	b.n	401544 <__adddf3+0xd0>
  401526:	f1a5 0520 	sub.w	r5, r5, #32
  40152a:	f10e 0e20 	add.w	lr, lr, #32
  40152e:	2a01      	cmp	r2, #1
  401530:	fa03 fc0e 	lsl.w	ip, r3, lr
  401534:	bf28      	it	cs
  401536:	f04c 0c02 	orrcs.w	ip, ip, #2
  40153a:	fa43 f305 	asr.w	r3, r3, r5
  40153e:	18c0      	adds	r0, r0, r3
  401540:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401544:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401548:	d507      	bpl.n	40155a <__adddf3+0xe6>
  40154a:	f04f 0e00 	mov.w	lr, #0
  40154e:	f1dc 0c00 	rsbs	ip, ip, #0
  401552:	eb7e 0000 	sbcs.w	r0, lr, r0
  401556:	eb6e 0101 	sbc.w	r1, lr, r1
  40155a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40155e:	d31b      	bcc.n	401598 <__adddf3+0x124>
  401560:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401564:	d30c      	bcc.n	401580 <__adddf3+0x10c>
  401566:	0849      	lsrs	r1, r1, #1
  401568:	ea5f 0030 	movs.w	r0, r0, rrx
  40156c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401570:	f104 0401 	add.w	r4, r4, #1
  401574:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401578:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40157c:	f080 809a 	bcs.w	4016b4 <__adddf3+0x240>
  401580:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401584:	bf08      	it	eq
  401586:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40158a:	f150 0000 	adcs.w	r0, r0, #0
  40158e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401592:	ea41 0105 	orr.w	r1, r1, r5
  401596:	bd30      	pop	{r4, r5, pc}
  401598:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40159c:	4140      	adcs	r0, r0
  40159e:	eb41 0101 	adc.w	r1, r1, r1
  4015a2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4015a6:	f1a4 0401 	sub.w	r4, r4, #1
  4015aa:	d1e9      	bne.n	401580 <__adddf3+0x10c>
  4015ac:	f091 0f00 	teq	r1, #0
  4015b0:	bf04      	itt	eq
  4015b2:	4601      	moveq	r1, r0
  4015b4:	2000      	moveq	r0, #0
  4015b6:	fab1 f381 	clz	r3, r1
  4015ba:	bf08      	it	eq
  4015bc:	3320      	addeq	r3, #32
  4015be:	f1a3 030b 	sub.w	r3, r3, #11
  4015c2:	f1b3 0220 	subs.w	r2, r3, #32
  4015c6:	da0c      	bge.n	4015e2 <__adddf3+0x16e>
  4015c8:	320c      	adds	r2, #12
  4015ca:	dd08      	ble.n	4015de <__adddf3+0x16a>
  4015cc:	f102 0c14 	add.w	ip, r2, #20
  4015d0:	f1c2 020c 	rsb	r2, r2, #12
  4015d4:	fa01 f00c 	lsl.w	r0, r1, ip
  4015d8:	fa21 f102 	lsr.w	r1, r1, r2
  4015dc:	e00c      	b.n	4015f8 <__adddf3+0x184>
  4015de:	f102 0214 	add.w	r2, r2, #20
  4015e2:	bfd8      	it	le
  4015e4:	f1c2 0c20 	rsble	ip, r2, #32
  4015e8:	fa01 f102 	lsl.w	r1, r1, r2
  4015ec:	fa20 fc0c 	lsr.w	ip, r0, ip
  4015f0:	bfdc      	itt	le
  4015f2:	ea41 010c 	orrle.w	r1, r1, ip
  4015f6:	4090      	lslle	r0, r2
  4015f8:	1ae4      	subs	r4, r4, r3
  4015fa:	bfa2      	ittt	ge
  4015fc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401600:	4329      	orrge	r1, r5
  401602:	bd30      	popge	{r4, r5, pc}
  401604:	ea6f 0404 	mvn.w	r4, r4
  401608:	3c1f      	subs	r4, #31
  40160a:	da1c      	bge.n	401646 <__adddf3+0x1d2>
  40160c:	340c      	adds	r4, #12
  40160e:	dc0e      	bgt.n	40162e <__adddf3+0x1ba>
  401610:	f104 0414 	add.w	r4, r4, #20
  401614:	f1c4 0220 	rsb	r2, r4, #32
  401618:	fa20 f004 	lsr.w	r0, r0, r4
  40161c:	fa01 f302 	lsl.w	r3, r1, r2
  401620:	ea40 0003 	orr.w	r0, r0, r3
  401624:	fa21 f304 	lsr.w	r3, r1, r4
  401628:	ea45 0103 	orr.w	r1, r5, r3
  40162c:	bd30      	pop	{r4, r5, pc}
  40162e:	f1c4 040c 	rsb	r4, r4, #12
  401632:	f1c4 0220 	rsb	r2, r4, #32
  401636:	fa20 f002 	lsr.w	r0, r0, r2
  40163a:	fa01 f304 	lsl.w	r3, r1, r4
  40163e:	ea40 0003 	orr.w	r0, r0, r3
  401642:	4629      	mov	r1, r5
  401644:	bd30      	pop	{r4, r5, pc}
  401646:	fa21 f004 	lsr.w	r0, r1, r4
  40164a:	4629      	mov	r1, r5
  40164c:	bd30      	pop	{r4, r5, pc}
  40164e:	f094 0f00 	teq	r4, #0
  401652:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401656:	bf06      	itte	eq
  401658:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40165c:	3401      	addeq	r4, #1
  40165e:	3d01      	subne	r5, #1
  401660:	e74e      	b.n	401500 <__adddf3+0x8c>
  401662:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401666:	bf18      	it	ne
  401668:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40166c:	d029      	beq.n	4016c2 <__adddf3+0x24e>
  40166e:	ea94 0f05 	teq	r4, r5
  401672:	bf08      	it	eq
  401674:	ea90 0f02 	teqeq	r0, r2
  401678:	d005      	beq.n	401686 <__adddf3+0x212>
  40167a:	ea54 0c00 	orrs.w	ip, r4, r0
  40167e:	bf04      	itt	eq
  401680:	4619      	moveq	r1, r3
  401682:	4610      	moveq	r0, r2
  401684:	bd30      	pop	{r4, r5, pc}
  401686:	ea91 0f03 	teq	r1, r3
  40168a:	bf1e      	ittt	ne
  40168c:	2100      	movne	r1, #0
  40168e:	2000      	movne	r0, #0
  401690:	bd30      	popne	{r4, r5, pc}
  401692:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401696:	d105      	bne.n	4016a4 <__adddf3+0x230>
  401698:	0040      	lsls	r0, r0, #1
  40169a:	4149      	adcs	r1, r1
  40169c:	bf28      	it	cs
  40169e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4016a2:	bd30      	pop	{r4, r5, pc}
  4016a4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4016a8:	bf3c      	itt	cc
  4016aa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4016ae:	bd30      	popcc	{r4, r5, pc}
  4016b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4016b4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4016b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4016bc:	f04f 0000 	mov.w	r0, #0
  4016c0:	bd30      	pop	{r4, r5, pc}
  4016c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4016c6:	bf1a      	itte	ne
  4016c8:	4619      	movne	r1, r3
  4016ca:	4610      	movne	r0, r2
  4016cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4016d0:	bf1c      	itt	ne
  4016d2:	460b      	movne	r3, r1
  4016d4:	4602      	movne	r2, r0
  4016d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4016da:	bf06      	itte	eq
  4016dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4016e0:	ea91 0f03 	teqeq	r1, r3
  4016e4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4016e8:	bd30      	pop	{r4, r5, pc}
  4016ea:	bf00      	nop

004016ec <__aeabi_ui2d>:
  4016ec:	f090 0f00 	teq	r0, #0
  4016f0:	bf04      	itt	eq
  4016f2:	2100      	moveq	r1, #0
  4016f4:	4770      	bxeq	lr
  4016f6:	b530      	push	{r4, r5, lr}
  4016f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4016fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401700:	f04f 0500 	mov.w	r5, #0
  401704:	f04f 0100 	mov.w	r1, #0
  401708:	e750      	b.n	4015ac <__adddf3+0x138>
  40170a:	bf00      	nop

0040170c <__aeabi_i2d>:
  40170c:	f090 0f00 	teq	r0, #0
  401710:	bf04      	itt	eq
  401712:	2100      	moveq	r1, #0
  401714:	4770      	bxeq	lr
  401716:	b530      	push	{r4, r5, lr}
  401718:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40171c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401720:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401724:	bf48      	it	mi
  401726:	4240      	negmi	r0, r0
  401728:	f04f 0100 	mov.w	r1, #0
  40172c:	e73e      	b.n	4015ac <__adddf3+0x138>
  40172e:	bf00      	nop

00401730 <__aeabi_f2d>:
  401730:	0042      	lsls	r2, r0, #1
  401732:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401736:	ea4f 0131 	mov.w	r1, r1, rrx
  40173a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40173e:	bf1f      	itttt	ne
  401740:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401744:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401748:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40174c:	4770      	bxne	lr
  40174e:	f092 0f00 	teq	r2, #0
  401752:	bf14      	ite	ne
  401754:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401758:	4770      	bxeq	lr
  40175a:	b530      	push	{r4, r5, lr}
  40175c:	f44f 7460 	mov.w	r4, #896	; 0x380
  401760:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401764:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401768:	e720      	b.n	4015ac <__adddf3+0x138>
  40176a:	bf00      	nop

0040176c <__aeabi_ul2d>:
  40176c:	ea50 0201 	orrs.w	r2, r0, r1
  401770:	bf08      	it	eq
  401772:	4770      	bxeq	lr
  401774:	b530      	push	{r4, r5, lr}
  401776:	f04f 0500 	mov.w	r5, #0
  40177a:	e00a      	b.n	401792 <__aeabi_l2d+0x16>

0040177c <__aeabi_l2d>:
  40177c:	ea50 0201 	orrs.w	r2, r0, r1
  401780:	bf08      	it	eq
  401782:	4770      	bxeq	lr
  401784:	b530      	push	{r4, r5, lr}
  401786:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40178a:	d502      	bpl.n	401792 <__aeabi_l2d+0x16>
  40178c:	4240      	negs	r0, r0
  40178e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401792:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401796:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40179a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40179e:	f43f aedc 	beq.w	40155a <__adddf3+0xe6>
  4017a2:	f04f 0203 	mov.w	r2, #3
  4017a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017aa:	bf18      	it	ne
  4017ac:	3203      	addne	r2, #3
  4017ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017b2:	bf18      	it	ne
  4017b4:	3203      	addne	r2, #3
  4017b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4017ba:	f1c2 0320 	rsb	r3, r2, #32
  4017be:	fa00 fc03 	lsl.w	ip, r0, r3
  4017c2:	fa20 f002 	lsr.w	r0, r0, r2
  4017c6:	fa01 fe03 	lsl.w	lr, r1, r3
  4017ca:	ea40 000e 	orr.w	r0, r0, lr
  4017ce:	fa21 f102 	lsr.w	r1, r1, r2
  4017d2:	4414      	add	r4, r2
  4017d4:	e6c1      	b.n	40155a <__adddf3+0xe6>
  4017d6:	bf00      	nop

004017d8 <__aeabi_dmul>:
  4017d8:	b570      	push	{r4, r5, r6, lr}
  4017da:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4017de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4017e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4017e6:	bf1d      	ittte	ne
  4017e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4017ec:	ea94 0f0c 	teqne	r4, ip
  4017f0:	ea95 0f0c 	teqne	r5, ip
  4017f4:	f000 f8de 	bleq	4019b4 <__aeabi_dmul+0x1dc>
  4017f8:	442c      	add	r4, r5
  4017fa:	ea81 0603 	eor.w	r6, r1, r3
  4017fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401802:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401806:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40180a:	bf18      	it	ne
  40180c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401810:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401814:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401818:	d038      	beq.n	40188c <__aeabi_dmul+0xb4>
  40181a:	fba0 ce02 	umull	ip, lr, r0, r2
  40181e:	f04f 0500 	mov.w	r5, #0
  401822:	fbe1 e502 	umlal	lr, r5, r1, r2
  401826:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40182a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40182e:	f04f 0600 	mov.w	r6, #0
  401832:	fbe1 5603 	umlal	r5, r6, r1, r3
  401836:	f09c 0f00 	teq	ip, #0
  40183a:	bf18      	it	ne
  40183c:	f04e 0e01 	orrne.w	lr, lr, #1
  401840:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401844:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401848:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40184c:	d204      	bcs.n	401858 <__aeabi_dmul+0x80>
  40184e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401852:	416d      	adcs	r5, r5
  401854:	eb46 0606 	adc.w	r6, r6, r6
  401858:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40185c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401860:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401864:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401868:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40186c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401870:	bf88      	it	hi
  401872:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401876:	d81e      	bhi.n	4018b6 <__aeabi_dmul+0xde>
  401878:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40187c:	bf08      	it	eq
  40187e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401882:	f150 0000 	adcs.w	r0, r0, #0
  401886:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40188a:	bd70      	pop	{r4, r5, r6, pc}
  40188c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401890:	ea46 0101 	orr.w	r1, r6, r1
  401894:	ea40 0002 	orr.w	r0, r0, r2
  401898:	ea81 0103 	eor.w	r1, r1, r3
  40189c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4018a0:	bfc2      	ittt	gt
  4018a2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4018a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4018aa:	bd70      	popgt	{r4, r5, r6, pc}
  4018ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4018b0:	f04f 0e00 	mov.w	lr, #0
  4018b4:	3c01      	subs	r4, #1
  4018b6:	f300 80ab 	bgt.w	401a10 <__aeabi_dmul+0x238>
  4018ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4018be:	bfde      	ittt	le
  4018c0:	2000      	movle	r0, #0
  4018c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4018c6:	bd70      	pople	{r4, r5, r6, pc}
  4018c8:	f1c4 0400 	rsb	r4, r4, #0
  4018cc:	3c20      	subs	r4, #32
  4018ce:	da35      	bge.n	40193c <__aeabi_dmul+0x164>
  4018d0:	340c      	adds	r4, #12
  4018d2:	dc1b      	bgt.n	40190c <__aeabi_dmul+0x134>
  4018d4:	f104 0414 	add.w	r4, r4, #20
  4018d8:	f1c4 0520 	rsb	r5, r4, #32
  4018dc:	fa00 f305 	lsl.w	r3, r0, r5
  4018e0:	fa20 f004 	lsr.w	r0, r0, r4
  4018e4:	fa01 f205 	lsl.w	r2, r1, r5
  4018e8:	ea40 0002 	orr.w	r0, r0, r2
  4018ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4018f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4018f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4018f8:	fa21 f604 	lsr.w	r6, r1, r4
  4018fc:	eb42 0106 	adc.w	r1, r2, r6
  401900:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401904:	bf08      	it	eq
  401906:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40190a:	bd70      	pop	{r4, r5, r6, pc}
  40190c:	f1c4 040c 	rsb	r4, r4, #12
  401910:	f1c4 0520 	rsb	r5, r4, #32
  401914:	fa00 f304 	lsl.w	r3, r0, r4
  401918:	fa20 f005 	lsr.w	r0, r0, r5
  40191c:	fa01 f204 	lsl.w	r2, r1, r4
  401920:	ea40 0002 	orr.w	r0, r0, r2
  401924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401928:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40192c:	f141 0100 	adc.w	r1, r1, #0
  401930:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401934:	bf08      	it	eq
  401936:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40193a:	bd70      	pop	{r4, r5, r6, pc}
  40193c:	f1c4 0520 	rsb	r5, r4, #32
  401940:	fa00 f205 	lsl.w	r2, r0, r5
  401944:	ea4e 0e02 	orr.w	lr, lr, r2
  401948:	fa20 f304 	lsr.w	r3, r0, r4
  40194c:	fa01 f205 	lsl.w	r2, r1, r5
  401950:	ea43 0302 	orr.w	r3, r3, r2
  401954:	fa21 f004 	lsr.w	r0, r1, r4
  401958:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40195c:	fa21 f204 	lsr.w	r2, r1, r4
  401960:	ea20 0002 	bic.w	r0, r0, r2
  401964:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401968:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40196c:	bf08      	it	eq
  40196e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401972:	bd70      	pop	{r4, r5, r6, pc}
  401974:	f094 0f00 	teq	r4, #0
  401978:	d10f      	bne.n	40199a <__aeabi_dmul+0x1c2>
  40197a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40197e:	0040      	lsls	r0, r0, #1
  401980:	eb41 0101 	adc.w	r1, r1, r1
  401984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401988:	bf08      	it	eq
  40198a:	3c01      	subeq	r4, #1
  40198c:	d0f7      	beq.n	40197e <__aeabi_dmul+0x1a6>
  40198e:	ea41 0106 	orr.w	r1, r1, r6
  401992:	f095 0f00 	teq	r5, #0
  401996:	bf18      	it	ne
  401998:	4770      	bxne	lr
  40199a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40199e:	0052      	lsls	r2, r2, #1
  4019a0:	eb43 0303 	adc.w	r3, r3, r3
  4019a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4019a8:	bf08      	it	eq
  4019aa:	3d01      	subeq	r5, #1
  4019ac:	d0f7      	beq.n	40199e <__aeabi_dmul+0x1c6>
  4019ae:	ea43 0306 	orr.w	r3, r3, r6
  4019b2:	4770      	bx	lr
  4019b4:	ea94 0f0c 	teq	r4, ip
  4019b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4019bc:	bf18      	it	ne
  4019be:	ea95 0f0c 	teqne	r5, ip
  4019c2:	d00c      	beq.n	4019de <__aeabi_dmul+0x206>
  4019c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4019c8:	bf18      	it	ne
  4019ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4019ce:	d1d1      	bne.n	401974 <__aeabi_dmul+0x19c>
  4019d0:	ea81 0103 	eor.w	r1, r1, r3
  4019d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019d8:	f04f 0000 	mov.w	r0, #0
  4019dc:	bd70      	pop	{r4, r5, r6, pc}
  4019de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4019e2:	bf06      	itte	eq
  4019e4:	4610      	moveq	r0, r2
  4019e6:	4619      	moveq	r1, r3
  4019e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4019ec:	d019      	beq.n	401a22 <__aeabi_dmul+0x24a>
  4019ee:	ea94 0f0c 	teq	r4, ip
  4019f2:	d102      	bne.n	4019fa <__aeabi_dmul+0x222>
  4019f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4019f8:	d113      	bne.n	401a22 <__aeabi_dmul+0x24a>
  4019fa:	ea95 0f0c 	teq	r5, ip
  4019fe:	d105      	bne.n	401a0c <__aeabi_dmul+0x234>
  401a00:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401a04:	bf1c      	itt	ne
  401a06:	4610      	movne	r0, r2
  401a08:	4619      	movne	r1, r3
  401a0a:	d10a      	bne.n	401a22 <__aeabi_dmul+0x24a>
  401a0c:	ea81 0103 	eor.w	r1, r1, r3
  401a10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a14:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a18:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401a1c:	f04f 0000 	mov.w	r0, #0
  401a20:	bd70      	pop	{r4, r5, r6, pc}
  401a22:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a26:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401a2a:	bd70      	pop	{r4, r5, r6, pc}

00401a2c <__aeabi_ddiv>:
  401a2c:	b570      	push	{r4, r5, r6, lr}
  401a2e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401a32:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401a36:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401a3a:	bf1d      	ittte	ne
  401a3c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401a40:	ea94 0f0c 	teqne	r4, ip
  401a44:	ea95 0f0c 	teqne	r5, ip
  401a48:	f000 f8a7 	bleq	401b9a <__aeabi_ddiv+0x16e>
  401a4c:	eba4 0405 	sub.w	r4, r4, r5
  401a50:	ea81 0e03 	eor.w	lr, r1, r3
  401a54:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401a58:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401a5c:	f000 8088 	beq.w	401b70 <__aeabi_ddiv+0x144>
  401a60:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401a64:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401a68:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401a6c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401a70:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401a74:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401a78:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401a7c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401a80:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401a84:	429d      	cmp	r5, r3
  401a86:	bf08      	it	eq
  401a88:	4296      	cmpeq	r6, r2
  401a8a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401a8e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401a92:	d202      	bcs.n	401a9a <__aeabi_ddiv+0x6e>
  401a94:	085b      	lsrs	r3, r3, #1
  401a96:	ea4f 0232 	mov.w	r2, r2, rrx
  401a9a:	1ab6      	subs	r6, r6, r2
  401a9c:	eb65 0503 	sbc.w	r5, r5, r3
  401aa0:	085b      	lsrs	r3, r3, #1
  401aa2:	ea4f 0232 	mov.w	r2, r2, rrx
  401aa6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401aaa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401aae:	ebb6 0e02 	subs.w	lr, r6, r2
  401ab2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ab6:	bf22      	ittt	cs
  401ab8:	1ab6      	subcs	r6, r6, r2
  401aba:	4675      	movcs	r5, lr
  401abc:	ea40 000c 	orrcs.w	r0, r0, ip
  401ac0:	085b      	lsrs	r3, r3, #1
  401ac2:	ea4f 0232 	mov.w	r2, r2, rrx
  401ac6:	ebb6 0e02 	subs.w	lr, r6, r2
  401aca:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ace:	bf22      	ittt	cs
  401ad0:	1ab6      	subcs	r6, r6, r2
  401ad2:	4675      	movcs	r5, lr
  401ad4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401ad8:	085b      	lsrs	r3, r3, #1
  401ada:	ea4f 0232 	mov.w	r2, r2, rrx
  401ade:	ebb6 0e02 	subs.w	lr, r6, r2
  401ae2:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ae6:	bf22      	ittt	cs
  401ae8:	1ab6      	subcs	r6, r6, r2
  401aea:	4675      	movcs	r5, lr
  401aec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401af0:	085b      	lsrs	r3, r3, #1
  401af2:	ea4f 0232 	mov.w	r2, r2, rrx
  401af6:	ebb6 0e02 	subs.w	lr, r6, r2
  401afa:	eb75 0e03 	sbcs.w	lr, r5, r3
  401afe:	bf22      	ittt	cs
  401b00:	1ab6      	subcs	r6, r6, r2
  401b02:	4675      	movcs	r5, lr
  401b04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401b08:	ea55 0e06 	orrs.w	lr, r5, r6
  401b0c:	d018      	beq.n	401b40 <__aeabi_ddiv+0x114>
  401b0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401b12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401b16:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401b1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401b1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401b22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401b26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401b2a:	d1c0      	bne.n	401aae <__aeabi_ddiv+0x82>
  401b2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b30:	d10b      	bne.n	401b4a <__aeabi_ddiv+0x11e>
  401b32:	ea41 0100 	orr.w	r1, r1, r0
  401b36:	f04f 0000 	mov.w	r0, #0
  401b3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401b3e:	e7b6      	b.n	401aae <__aeabi_ddiv+0x82>
  401b40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b44:	bf04      	itt	eq
  401b46:	4301      	orreq	r1, r0
  401b48:	2000      	moveq	r0, #0
  401b4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401b4e:	bf88      	it	hi
  401b50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401b54:	f63f aeaf 	bhi.w	4018b6 <__aeabi_dmul+0xde>
  401b58:	ebb5 0c03 	subs.w	ip, r5, r3
  401b5c:	bf04      	itt	eq
  401b5e:	ebb6 0c02 	subseq.w	ip, r6, r2
  401b62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401b66:	f150 0000 	adcs.w	r0, r0, #0
  401b6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401b6e:	bd70      	pop	{r4, r5, r6, pc}
  401b70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401b74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401b78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401b7c:	bfc2      	ittt	gt
  401b7e:	ebd4 050c 	rsbsgt	r5, r4, ip
  401b82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401b86:	bd70      	popgt	{r4, r5, r6, pc}
  401b88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401b8c:	f04f 0e00 	mov.w	lr, #0
  401b90:	3c01      	subs	r4, #1
  401b92:	e690      	b.n	4018b6 <__aeabi_dmul+0xde>
  401b94:	ea45 0e06 	orr.w	lr, r5, r6
  401b98:	e68d      	b.n	4018b6 <__aeabi_dmul+0xde>
  401b9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401b9e:	ea94 0f0c 	teq	r4, ip
  401ba2:	bf08      	it	eq
  401ba4:	ea95 0f0c 	teqeq	r5, ip
  401ba8:	f43f af3b 	beq.w	401a22 <__aeabi_dmul+0x24a>
  401bac:	ea94 0f0c 	teq	r4, ip
  401bb0:	d10a      	bne.n	401bc8 <__aeabi_ddiv+0x19c>
  401bb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401bb6:	f47f af34 	bne.w	401a22 <__aeabi_dmul+0x24a>
  401bba:	ea95 0f0c 	teq	r5, ip
  401bbe:	f47f af25 	bne.w	401a0c <__aeabi_dmul+0x234>
  401bc2:	4610      	mov	r0, r2
  401bc4:	4619      	mov	r1, r3
  401bc6:	e72c      	b.n	401a22 <__aeabi_dmul+0x24a>
  401bc8:	ea95 0f0c 	teq	r5, ip
  401bcc:	d106      	bne.n	401bdc <__aeabi_ddiv+0x1b0>
  401bce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401bd2:	f43f aefd 	beq.w	4019d0 <__aeabi_dmul+0x1f8>
  401bd6:	4610      	mov	r0, r2
  401bd8:	4619      	mov	r1, r3
  401bda:	e722      	b.n	401a22 <__aeabi_dmul+0x24a>
  401bdc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401be0:	bf18      	it	ne
  401be2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401be6:	f47f aec5 	bne.w	401974 <__aeabi_dmul+0x19c>
  401bea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401bee:	f47f af0d 	bne.w	401a0c <__aeabi_dmul+0x234>
  401bf2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401bf6:	f47f aeeb 	bne.w	4019d0 <__aeabi_dmul+0x1f8>
  401bfa:	e712      	b.n	401a22 <__aeabi_dmul+0x24a>

00401bfc <__libc_init_array>:
  401bfc:	b570      	push	{r4, r5, r6, lr}
  401bfe:	4e0f      	ldr	r6, [pc, #60]	; (401c3c <__libc_init_array+0x40>)
  401c00:	4d0f      	ldr	r5, [pc, #60]	; (401c40 <__libc_init_array+0x44>)
  401c02:	1b76      	subs	r6, r6, r5
  401c04:	10b6      	asrs	r6, r6, #2
  401c06:	bf18      	it	ne
  401c08:	2400      	movne	r4, #0
  401c0a:	d005      	beq.n	401c18 <__libc_init_array+0x1c>
  401c0c:	3401      	adds	r4, #1
  401c0e:	f855 3b04 	ldr.w	r3, [r5], #4
  401c12:	4798      	blx	r3
  401c14:	42a6      	cmp	r6, r4
  401c16:	d1f9      	bne.n	401c0c <__libc_init_array+0x10>
  401c18:	4e0a      	ldr	r6, [pc, #40]	; (401c44 <__libc_init_array+0x48>)
  401c1a:	4d0b      	ldr	r5, [pc, #44]	; (401c48 <__libc_init_array+0x4c>)
  401c1c:	1b76      	subs	r6, r6, r5
  401c1e:	f004 f9ff 	bl	406020 <_init>
  401c22:	10b6      	asrs	r6, r6, #2
  401c24:	bf18      	it	ne
  401c26:	2400      	movne	r4, #0
  401c28:	d006      	beq.n	401c38 <__libc_init_array+0x3c>
  401c2a:	3401      	adds	r4, #1
  401c2c:	f855 3b04 	ldr.w	r3, [r5], #4
  401c30:	4798      	blx	r3
  401c32:	42a6      	cmp	r6, r4
  401c34:	d1f9      	bne.n	401c2a <__libc_init_array+0x2e>
  401c36:	bd70      	pop	{r4, r5, r6, pc}
  401c38:	bd70      	pop	{r4, r5, r6, pc}
  401c3a:	bf00      	nop
  401c3c:	0040602c 	.word	0x0040602c
  401c40:	0040602c 	.word	0x0040602c
  401c44:	00406034 	.word	0x00406034
  401c48:	0040602c 	.word	0x0040602c

00401c4c <memset>:
  401c4c:	b470      	push	{r4, r5, r6}
  401c4e:	0786      	lsls	r6, r0, #30
  401c50:	d046      	beq.n	401ce0 <memset+0x94>
  401c52:	1e54      	subs	r4, r2, #1
  401c54:	2a00      	cmp	r2, #0
  401c56:	d041      	beq.n	401cdc <memset+0x90>
  401c58:	b2ca      	uxtb	r2, r1
  401c5a:	4603      	mov	r3, r0
  401c5c:	e002      	b.n	401c64 <memset+0x18>
  401c5e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401c62:	d33b      	bcc.n	401cdc <memset+0x90>
  401c64:	f803 2b01 	strb.w	r2, [r3], #1
  401c68:	079d      	lsls	r5, r3, #30
  401c6a:	d1f8      	bne.n	401c5e <memset+0x12>
  401c6c:	2c03      	cmp	r4, #3
  401c6e:	d92e      	bls.n	401cce <memset+0x82>
  401c70:	b2cd      	uxtb	r5, r1
  401c72:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401c76:	2c0f      	cmp	r4, #15
  401c78:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401c7c:	d919      	bls.n	401cb2 <memset+0x66>
  401c7e:	f103 0210 	add.w	r2, r3, #16
  401c82:	4626      	mov	r6, r4
  401c84:	3e10      	subs	r6, #16
  401c86:	2e0f      	cmp	r6, #15
  401c88:	f842 5c10 	str.w	r5, [r2, #-16]
  401c8c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401c90:	f842 5c08 	str.w	r5, [r2, #-8]
  401c94:	f842 5c04 	str.w	r5, [r2, #-4]
  401c98:	f102 0210 	add.w	r2, r2, #16
  401c9c:	d8f2      	bhi.n	401c84 <memset+0x38>
  401c9e:	f1a4 0210 	sub.w	r2, r4, #16
  401ca2:	f022 020f 	bic.w	r2, r2, #15
  401ca6:	f004 040f 	and.w	r4, r4, #15
  401caa:	3210      	adds	r2, #16
  401cac:	2c03      	cmp	r4, #3
  401cae:	4413      	add	r3, r2
  401cb0:	d90d      	bls.n	401cce <memset+0x82>
  401cb2:	461e      	mov	r6, r3
  401cb4:	4622      	mov	r2, r4
  401cb6:	3a04      	subs	r2, #4
  401cb8:	2a03      	cmp	r2, #3
  401cba:	f846 5b04 	str.w	r5, [r6], #4
  401cbe:	d8fa      	bhi.n	401cb6 <memset+0x6a>
  401cc0:	1f22      	subs	r2, r4, #4
  401cc2:	f022 0203 	bic.w	r2, r2, #3
  401cc6:	3204      	adds	r2, #4
  401cc8:	4413      	add	r3, r2
  401cca:	f004 0403 	and.w	r4, r4, #3
  401cce:	b12c      	cbz	r4, 401cdc <memset+0x90>
  401cd0:	b2c9      	uxtb	r1, r1
  401cd2:	441c      	add	r4, r3
  401cd4:	f803 1b01 	strb.w	r1, [r3], #1
  401cd8:	429c      	cmp	r4, r3
  401cda:	d1fb      	bne.n	401cd4 <memset+0x88>
  401cdc:	bc70      	pop	{r4, r5, r6}
  401cde:	4770      	bx	lr
  401ce0:	4614      	mov	r4, r2
  401ce2:	4603      	mov	r3, r0
  401ce4:	e7c2      	b.n	401c6c <memset+0x20>
  401ce6:	bf00      	nop

00401ce8 <sprintf>:
  401ce8:	b40e      	push	{r1, r2, r3}
  401cea:	b5f0      	push	{r4, r5, r6, r7, lr}
  401cec:	b09c      	sub	sp, #112	; 0x70
  401cee:	ab21      	add	r3, sp, #132	; 0x84
  401cf0:	490f      	ldr	r1, [pc, #60]	; (401d30 <sprintf+0x48>)
  401cf2:	f853 2b04 	ldr.w	r2, [r3], #4
  401cf6:	9301      	str	r3, [sp, #4]
  401cf8:	4605      	mov	r5, r0
  401cfa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401cfe:	6808      	ldr	r0, [r1, #0]
  401d00:	9502      	str	r5, [sp, #8]
  401d02:	f44f 7702 	mov.w	r7, #520	; 0x208
  401d06:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401d0a:	a902      	add	r1, sp, #8
  401d0c:	9506      	str	r5, [sp, #24]
  401d0e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401d12:	9404      	str	r4, [sp, #16]
  401d14:	9407      	str	r4, [sp, #28]
  401d16:	f8ad 6016 	strh.w	r6, [sp, #22]
  401d1a:	f000 f87f 	bl	401e1c <_svfprintf_r>
  401d1e:	9b02      	ldr	r3, [sp, #8]
  401d20:	2200      	movs	r2, #0
  401d22:	701a      	strb	r2, [r3, #0]
  401d24:	b01c      	add	sp, #112	; 0x70
  401d26:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401d2a:	b003      	add	sp, #12
  401d2c:	4770      	bx	lr
  401d2e:	bf00      	nop
  401d30:	2000040c 	.word	0x2000040c
	...

00401d40 <strlen>:
  401d40:	f890 f000 	pld	[r0]
  401d44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401d48:	f020 0107 	bic.w	r1, r0, #7
  401d4c:	f06f 0c00 	mvn.w	ip, #0
  401d50:	f010 0407 	ands.w	r4, r0, #7
  401d54:	f891 f020 	pld	[r1, #32]
  401d58:	f040 8049 	bne.w	401dee <strlen+0xae>
  401d5c:	f04f 0400 	mov.w	r4, #0
  401d60:	f06f 0007 	mvn.w	r0, #7
  401d64:	e9d1 2300 	ldrd	r2, r3, [r1]
  401d68:	f891 f040 	pld	[r1, #64]	; 0x40
  401d6c:	f100 0008 	add.w	r0, r0, #8
  401d70:	fa82 f24c 	uadd8	r2, r2, ip
  401d74:	faa4 f28c 	sel	r2, r4, ip
  401d78:	fa83 f34c 	uadd8	r3, r3, ip
  401d7c:	faa2 f38c 	sel	r3, r2, ip
  401d80:	bb4b      	cbnz	r3, 401dd6 <strlen+0x96>
  401d82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401d86:	fa82 f24c 	uadd8	r2, r2, ip
  401d8a:	f100 0008 	add.w	r0, r0, #8
  401d8e:	faa4 f28c 	sel	r2, r4, ip
  401d92:	fa83 f34c 	uadd8	r3, r3, ip
  401d96:	faa2 f38c 	sel	r3, r2, ip
  401d9a:	b9e3      	cbnz	r3, 401dd6 <strlen+0x96>
  401d9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401da0:	fa82 f24c 	uadd8	r2, r2, ip
  401da4:	f100 0008 	add.w	r0, r0, #8
  401da8:	faa4 f28c 	sel	r2, r4, ip
  401dac:	fa83 f34c 	uadd8	r3, r3, ip
  401db0:	faa2 f38c 	sel	r3, r2, ip
  401db4:	b97b      	cbnz	r3, 401dd6 <strlen+0x96>
  401db6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401dba:	f101 0120 	add.w	r1, r1, #32
  401dbe:	fa82 f24c 	uadd8	r2, r2, ip
  401dc2:	f100 0008 	add.w	r0, r0, #8
  401dc6:	faa4 f28c 	sel	r2, r4, ip
  401dca:	fa83 f34c 	uadd8	r3, r3, ip
  401dce:	faa2 f38c 	sel	r3, r2, ip
  401dd2:	2b00      	cmp	r3, #0
  401dd4:	d0c6      	beq.n	401d64 <strlen+0x24>
  401dd6:	2a00      	cmp	r2, #0
  401dd8:	bf04      	itt	eq
  401dda:	3004      	addeq	r0, #4
  401ddc:	461a      	moveq	r2, r3
  401dde:	ba12      	rev	r2, r2
  401de0:	fab2 f282 	clz	r2, r2
  401de4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401de8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401dec:	4770      	bx	lr
  401dee:	e9d1 2300 	ldrd	r2, r3, [r1]
  401df2:	f004 0503 	and.w	r5, r4, #3
  401df6:	f1c4 0000 	rsb	r0, r4, #0
  401dfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401dfe:	f014 0f04 	tst.w	r4, #4
  401e02:	f891 f040 	pld	[r1, #64]	; 0x40
  401e06:	fa0c f505 	lsl.w	r5, ip, r5
  401e0a:	ea62 0205 	orn	r2, r2, r5
  401e0e:	bf1c      	itt	ne
  401e10:	ea63 0305 	ornne	r3, r3, r5
  401e14:	4662      	movne	r2, ip
  401e16:	f04f 0400 	mov.w	r4, #0
  401e1a:	e7a9      	b.n	401d70 <strlen+0x30>

00401e1c <_svfprintf_r>:
  401e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e20:	b0c3      	sub	sp, #268	; 0x10c
  401e22:	460c      	mov	r4, r1
  401e24:	910b      	str	r1, [sp, #44]	; 0x2c
  401e26:	4692      	mov	sl, r2
  401e28:	930f      	str	r3, [sp, #60]	; 0x3c
  401e2a:	900c      	str	r0, [sp, #48]	; 0x30
  401e2c:	f002 fb42 	bl	4044b4 <_localeconv_r>
  401e30:	6803      	ldr	r3, [r0, #0]
  401e32:	931a      	str	r3, [sp, #104]	; 0x68
  401e34:	4618      	mov	r0, r3
  401e36:	f7ff ff83 	bl	401d40 <strlen>
  401e3a:	89a3      	ldrh	r3, [r4, #12]
  401e3c:	9019      	str	r0, [sp, #100]	; 0x64
  401e3e:	0619      	lsls	r1, r3, #24
  401e40:	d503      	bpl.n	401e4a <_svfprintf_r+0x2e>
  401e42:	6923      	ldr	r3, [r4, #16]
  401e44:	2b00      	cmp	r3, #0
  401e46:	f001 8003 	beq.w	402e50 <_svfprintf_r+0x1034>
  401e4a:	2300      	movs	r3, #0
  401e4c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401e50:	9313      	str	r3, [sp, #76]	; 0x4c
  401e52:	9315      	str	r3, [sp, #84]	; 0x54
  401e54:	9314      	str	r3, [sp, #80]	; 0x50
  401e56:	9327      	str	r3, [sp, #156]	; 0x9c
  401e58:	9326      	str	r3, [sp, #152]	; 0x98
  401e5a:	9318      	str	r3, [sp, #96]	; 0x60
  401e5c:	931b      	str	r3, [sp, #108]	; 0x6c
  401e5e:	9309      	str	r3, [sp, #36]	; 0x24
  401e60:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401e64:	46c8      	mov	r8, r9
  401e66:	9316      	str	r3, [sp, #88]	; 0x58
  401e68:	9317      	str	r3, [sp, #92]	; 0x5c
  401e6a:	f89a 3000 	ldrb.w	r3, [sl]
  401e6e:	4654      	mov	r4, sl
  401e70:	b1e3      	cbz	r3, 401eac <_svfprintf_r+0x90>
  401e72:	2b25      	cmp	r3, #37	; 0x25
  401e74:	d102      	bne.n	401e7c <_svfprintf_r+0x60>
  401e76:	e019      	b.n	401eac <_svfprintf_r+0x90>
  401e78:	2b25      	cmp	r3, #37	; 0x25
  401e7a:	d003      	beq.n	401e84 <_svfprintf_r+0x68>
  401e7c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401e80:	2b00      	cmp	r3, #0
  401e82:	d1f9      	bne.n	401e78 <_svfprintf_r+0x5c>
  401e84:	eba4 050a 	sub.w	r5, r4, sl
  401e88:	b185      	cbz	r5, 401eac <_svfprintf_r+0x90>
  401e8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e8c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401e8e:	f8c8 a000 	str.w	sl, [r8]
  401e92:	3301      	adds	r3, #1
  401e94:	442a      	add	r2, r5
  401e96:	2b07      	cmp	r3, #7
  401e98:	f8c8 5004 	str.w	r5, [r8, #4]
  401e9c:	9227      	str	r2, [sp, #156]	; 0x9c
  401e9e:	9326      	str	r3, [sp, #152]	; 0x98
  401ea0:	dc7f      	bgt.n	401fa2 <_svfprintf_r+0x186>
  401ea2:	f108 0808 	add.w	r8, r8, #8
  401ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ea8:	442b      	add	r3, r5
  401eaa:	9309      	str	r3, [sp, #36]	; 0x24
  401eac:	7823      	ldrb	r3, [r4, #0]
  401eae:	2b00      	cmp	r3, #0
  401eb0:	d07f      	beq.n	401fb2 <_svfprintf_r+0x196>
  401eb2:	2300      	movs	r3, #0
  401eb4:	461a      	mov	r2, r3
  401eb6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401eba:	4619      	mov	r1, r3
  401ebc:	930d      	str	r3, [sp, #52]	; 0x34
  401ebe:	469b      	mov	fp, r3
  401ec0:	f04f 30ff 	mov.w	r0, #4294967295
  401ec4:	7863      	ldrb	r3, [r4, #1]
  401ec6:	900a      	str	r0, [sp, #40]	; 0x28
  401ec8:	f104 0a01 	add.w	sl, r4, #1
  401ecc:	f10a 0a01 	add.w	sl, sl, #1
  401ed0:	f1a3 0020 	sub.w	r0, r3, #32
  401ed4:	2858      	cmp	r0, #88	; 0x58
  401ed6:	f200 83c1 	bhi.w	40265c <_svfprintf_r+0x840>
  401eda:	e8df f010 	tbh	[pc, r0, lsl #1]
  401ede:	0238      	.short	0x0238
  401ee0:	03bf03bf 	.word	0x03bf03bf
  401ee4:	03bf0240 	.word	0x03bf0240
  401ee8:	03bf03bf 	.word	0x03bf03bf
  401eec:	03bf03bf 	.word	0x03bf03bf
  401ef0:	024503bf 	.word	0x024503bf
  401ef4:	03bf0203 	.word	0x03bf0203
  401ef8:	026b005d 	.word	0x026b005d
  401efc:	028603bf 	.word	0x028603bf
  401f00:	039d039d 	.word	0x039d039d
  401f04:	039d039d 	.word	0x039d039d
  401f08:	039d039d 	.word	0x039d039d
  401f0c:	039d039d 	.word	0x039d039d
  401f10:	03bf039d 	.word	0x03bf039d
  401f14:	03bf03bf 	.word	0x03bf03bf
  401f18:	03bf03bf 	.word	0x03bf03bf
  401f1c:	03bf03bf 	.word	0x03bf03bf
  401f20:	03bf03bf 	.word	0x03bf03bf
  401f24:	033703bf 	.word	0x033703bf
  401f28:	03bf0357 	.word	0x03bf0357
  401f2c:	03bf0357 	.word	0x03bf0357
  401f30:	03bf03bf 	.word	0x03bf03bf
  401f34:	039803bf 	.word	0x039803bf
  401f38:	03bf03bf 	.word	0x03bf03bf
  401f3c:	03bf03ad 	.word	0x03bf03ad
  401f40:	03bf03bf 	.word	0x03bf03bf
  401f44:	03bf03bf 	.word	0x03bf03bf
  401f48:	03bf0259 	.word	0x03bf0259
  401f4c:	031e03bf 	.word	0x031e03bf
  401f50:	03bf03bf 	.word	0x03bf03bf
  401f54:	03bf03bf 	.word	0x03bf03bf
  401f58:	03bf03bf 	.word	0x03bf03bf
  401f5c:	03bf03bf 	.word	0x03bf03bf
  401f60:	03bf03bf 	.word	0x03bf03bf
  401f64:	02db02c6 	.word	0x02db02c6
  401f68:	03570357 	.word	0x03570357
  401f6c:	028b0357 	.word	0x028b0357
  401f70:	03bf02db 	.word	0x03bf02db
  401f74:	029003bf 	.word	0x029003bf
  401f78:	029d03bf 	.word	0x029d03bf
  401f7c:	02b401cc 	.word	0x02b401cc
  401f80:	03bf0208 	.word	0x03bf0208
  401f84:	03bf01e1 	.word	0x03bf01e1
  401f88:	03bf007e 	.word	0x03bf007e
  401f8c:	020d03bf 	.word	0x020d03bf
  401f90:	980d      	ldr	r0, [sp, #52]	; 0x34
  401f92:	930f      	str	r3, [sp, #60]	; 0x3c
  401f94:	4240      	negs	r0, r0
  401f96:	900d      	str	r0, [sp, #52]	; 0x34
  401f98:	f04b 0b04 	orr.w	fp, fp, #4
  401f9c:	f89a 3000 	ldrb.w	r3, [sl]
  401fa0:	e794      	b.n	401ecc <_svfprintf_r+0xb0>
  401fa2:	aa25      	add	r2, sp, #148	; 0x94
  401fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401fa8:	f003 fb6e 	bl	405688 <__ssprint_r>
  401fac:	b940      	cbnz	r0, 401fc0 <_svfprintf_r+0x1a4>
  401fae:	46c8      	mov	r8, r9
  401fb0:	e779      	b.n	401ea6 <_svfprintf_r+0x8a>
  401fb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401fb4:	b123      	cbz	r3, 401fc0 <_svfprintf_r+0x1a4>
  401fb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fba:	aa25      	add	r2, sp, #148	; 0x94
  401fbc:	f003 fb64 	bl	405688 <__ssprint_r>
  401fc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401fc2:	899b      	ldrh	r3, [r3, #12]
  401fc4:	f013 0f40 	tst.w	r3, #64	; 0x40
  401fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401fca:	bf18      	it	ne
  401fcc:	f04f 33ff 	movne.w	r3, #4294967295
  401fd0:	9309      	str	r3, [sp, #36]	; 0x24
  401fd2:	9809      	ldr	r0, [sp, #36]	; 0x24
  401fd4:	b043      	add	sp, #268	; 0x10c
  401fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fda:	f01b 0f20 	tst.w	fp, #32
  401fde:	9311      	str	r3, [sp, #68]	; 0x44
  401fe0:	f040 81dd 	bne.w	40239e <_svfprintf_r+0x582>
  401fe4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fe6:	f01b 0f10 	tst.w	fp, #16
  401fea:	4613      	mov	r3, r2
  401fec:	f040 856e 	bne.w	402acc <_svfprintf_r+0xcb0>
  401ff0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401ff4:	f000 856a 	beq.w	402acc <_svfprintf_r+0xcb0>
  401ff8:	8814      	ldrh	r4, [r2, #0]
  401ffa:	3204      	adds	r2, #4
  401ffc:	2500      	movs	r5, #0
  401ffe:	2301      	movs	r3, #1
  402000:	920f      	str	r2, [sp, #60]	; 0x3c
  402002:	2700      	movs	r7, #0
  402004:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402008:	990a      	ldr	r1, [sp, #40]	; 0x28
  40200a:	1c4a      	adds	r2, r1, #1
  40200c:	f000 8265 	beq.w	4024da <_svfprintf_r+0x6be>
  402010:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402014:	9207      	str	r2, [sp, #28]
  402016:	ea54 0205 	orrs.w	r2, r4, r5
  40201a:	f040 8264 	bne.w	4024e6 <_svfprintf_r+0x6ca>
  40201e:	2900      	cmp	r1, #0
  402020:	f040 843c 	bne.w	40289c <_svfprintf_r+0xa80>
  402024:	2b00      	cmp	r3, #0
  402026:	f040 84d7 	bne.w	4029d8 <_svfprintf_r+0xbbc>
  40202a:	f01b 0301 	ands.w	r3, fp, #1
  40202e:	930e      	str	r3, [sp, #56]	; 0x38
  402030:	f000 8604 	beq.w	402c3c <_svfprintf_r+0xe20>
  402034:	ae42      	add	r6, sp, #264	; 0x108
  402036:	2330      	movs	r3, #48	; 0x30
  402038:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40203c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40203e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402040:	4293      	cmp	r3, r2
  402042:	bfb8      	it	lt
  402044:	4613      	movlt	r3, r2
  402046:	9308      	str	r3, [sp, #32]
  402048:	2300      	movs	r3, #0
  40204a:	9312      	str	r3, [sp, #72]	; 0x48
  40204c:	b117      	cbz	r7, 402054 <_svfprintf_r+0x238>
  40204e:	9b08      	ldr	r3, [sp, #32]
  402050:	3301      	adds	r3, #1
  402052:	9308      	str	r3, [sp, #32]
  402054:	9b07      	ldr	r3, [sp, #28]
  402056:	f013 0302 	ands.w	r3, r3, #2
  40205a:	9310      	str	r3, [sp, #64]	; 0x40
  40205c:	d002      	beq.n	402064 <_svfprintf_r+0x248>
  40205e:	9b08      	ldr	r3, [sp, #32]
  402060:	3302      	adds	r3, #2
  402062:	9308      	str	r3, [sp, #32]
  402064:	9b07      	ldr	r3, [sp, #28]
  402066:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40206a:	f040 830e 	bne.w	40268a <_svfprintf_r+0x86e>
  40206e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402070:	9a08      	ldr	r2, [sp, #32]
  402072:	eba3 0b02 	sub.w	fp, r3, r2
  402076:	f1bb 0f00 	cmp.w	fp, #0
  40207a:	f340 8306 	ble.w	40268a <_svfprintf_r+0x86e>
  40207e:	f1bb 0f10 	cmp.w	fp, #16
  402082:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402084:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402086:	dd29      	ble.n	4020dc <_svfprintf_r+0x2c0>
  402088:	4643      	mov	r3, r8
  40208a:	4621      	mov	r1, r4
  40208c:	46a8      	mov	r8, r5
  40208e:	2710      	movs	r7, #16
  402090:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402092:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402094:	e006      	b.n	4020a4 <_svfprintf_r+0x288>
  402096:	f1ab 0b10 	sub.w	fp, fp, #16
  40209a:	f1bb 0f10 	cmp.w	fp, #16
  40209e:	f103 0308 	add.w	r3, r3, #8
  4020a2:	dd18      	ble.n	4020d6 <_svfprintf_r+0x2ba>
  4020a4:	3201      	adds	r2, #1
  4020a6:	48b7      	ldr	r0, [pc, #732]	; (402384 <_svfprintf_r+0x568>)
  4020a8:	9226      	str	r2, [sp, #152]	; 0x98
  4020aa:	3110      	adds	r1, #16
  4020ac:	2a07      	cmp	r2, #7
  4020ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4020b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4020b4:	ddef      	ble.n	402096 <_svfprintf_r+0x27a>
  4020b6:	aa25      	add	r2, sp, #148	; 0x94
  4020b8:	4629      	mov	r1, r5
  4020ba:	4620      	mov	r0, r4
  4020bc:	f003 fae4 	bl	405688 <__ssprint_r>
  4020c0:	2800      	cmp	r0, #0
  4020c2:	f47f af7d 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  4020c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4020ca:	f1bb 0f10 	cmp.w	fp, #16
  4020ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4020d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4020d2:	464b      	mov	r3, r9
  4020d4:	dce6      	bgt.n	4020a4 <_svfprintf_r+0x288>
  4020d6:	4645      	mov	r5, r8
  4020d8:	460c      	mov	r4, r1
  4020da:	4698      	mov	r8, r3
  4020dc:	3201      	adds	r2, #1
  4020de:	4ba9      	ldr	r3, [pc, #676]	; (402384 <_svfprintf_r+0x568>)
  4020e0:	9226      	str	r2, [sp, #152]	; 0x98
  4020e2:	445c      	add	r4, fp
  4020e4:	2a07      	cmp	r2, #7
  4020e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4020e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4020ec:	f300 8498 	bgt.w	402a20 <_svfprintf_r+0xc04>
  4020f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4020f4:	f108 0808 	add.w	r8, r8, #8
  4020f8:	b177      	cbz	r7, 402118 <_svfprintf_r+0x2fc>
  4020fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020fc:	3301      	adds	r3, #1
  4020fe:	3401      	adds	r4, #1
  402100:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402104:	2201      	movs	r2, #1
  402106:	2b07      	cmp	r3, #7
  402108:	9427      	str	r4, [sp, #156]	; 0x9c
  40210a:	9326      	str	r3, [sp, #152]	; 0x98
  40210c:	e888 0006 	stmia.w	r8, {r1, r2}
  402110:	f300 83db 	bgt.w	4028ca <_svfprintf_r+0xaae>
  402114:	f108 0808 	add.w	r8, r8, #8
  402118:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40211a:	b16b      	cbz	r3, 402138 <_svfprintf_r+0x31c>
  40211c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40211e:	3301      	adds	r3, #1
  402120:	3402      	adds	r4, #2
  402122:	a91e      	add	r1, sp, #120	; 0x78
  402124:	2202      	movs	r2, #2
  402126:	2b07      	cmp	r3, #7
  402128:	9427      	str	r4, [sp, #156]	; 0x9c
  40212a:	9326      	str	r3, [sp, #152]	; 0x98
  40212c:	e888 0006 	stmia.w	r8, {r1, r2}
  402130:	f300 83d6 	bgt.w	4028e0 <_svfprintf_r+0xac4>
  402134:	f108 0808 	add.w	r8, r8, #8
  402138:	2d80      	cmp	r5, #128	; 0x80
  40213a:	f000 8315 	beq.w	402768 <_svfprintf_r+0x94c>
  40213e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402140:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402142:	1a9f      	subs	r7, r3, r2
  402144:	2f00      	cmp	r7, #0
  402146:	dd36      	ble.n	4021b6 <_svfprintf_r+0x39a>
  402148:	2f10      	cmp	r7, #16
  40214a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40214c:	4d8e      	ldr	r5, [pc, #568]	; (402388 <_svfprintf_r+0x56c>)
  40214e:	dd27      	ble.n	4021a0 <_svfprintf_r+0x384>
  402150:	4642      	mov	r2, r8
  402152:	4621      	mov	r1, r4
  402154:	46b0      	mov	r8, r6
  402156:	f04f 0b10 	mov.w	fp, #16
  40215a:	462e      	mov	r6, r5
  40215c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40215e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402160:	e004      	b.n	40216c <_svfprintf_r+0x350>
  402162:	3f10      	subs	r7, #16
  402164:	2f10      	cmp	r7, #16
  402166:	f102 0208 	add.w	r2, r2, #8
  40216a:	dd15      	ble.n	402198 <_svfprintf_r+0x37c>
  40216c:	3301      	adds	r3, #1
  40216e:	3110      	adds	r1, #16
  402170:	2b07      	cmp	r3, #7
  402172:	9127      	str	r1, [sp, #156]	; 0x9c
  402174:	9326      	str	r3, [sp, #152]	; 0x98
  402176:	e882 0840 	stmia.w	r2, {r6, fp}
  40217a:	ddf2      	ble.n	402162 <_svfprintf_r+0x346>
  40217c:	aa25      	add	r2, sp, #148	; 0x94
  40217e:	4629      	mov	r1, r5
  402180:	4620      	mov	r0, r4
  402182:	f003 fa81 	bl	405688 <__ssprint_r>
  402186:	2800      	cmp	r0, #0
  402188:	f47f af1a 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  40218c:	3f10      	subs	r7, #16
  40218e:	2f10      	cmp	r7, #16
  402190:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402192:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402194:	464a      	mov	r2, r9
  402196:	dce9      	bgt.n	40216c <_svfprintf_r+0x350>
  402198:	4635      	mov	r5, r6
  40219a:	460c      	mov	r4, r1
  40219c:	4646      	mov	r6, r8
  40219e:	4690      	mov	r8, r2
  4021a0:	3301      	adds	r3, #1
  4021a2:	443c      	add	r4, r7
  4021a4:	2b07      	cmp	r3, #7
  4021a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4021a8:	9326      	str	r3, [sp, #152]	; 0x98
  4021aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4021ae:	f300 8381 	bgt.w	4028b4 <_svfprintf_r+0xa98>
  4021b2:	f108 0808 	add.w	r8, r8, #8
  4021b6:	9b07      	ldr	r3, [sp, #28]
  4021b8:	05df      	lsls	r7, r3, #23
  4021ba:	f100 8268 	bmi.w	40268e <_svfprintf_r+0x872>
  4021be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4021c2:	f8c8 6000 	str.w	r6, [r8]
  4021c6:	3301      	adds	r3, #1
  4021c8:	440c      	add	r4, r1
  4021ca:	2b07      	cmp	r3, #7
  4021cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4021ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4021d2:	9326      	str	r3, [sp, #152]	; 0x98
  4021d4:	f300 834d 	bgt.w	402872 <_svfprintf_r+0xa56>
  4021d8:	f108 0808 	add.w	r8, r8, #8
  4021dc:	9b07      	ldr	r3, [sp, #28]
  4021de:	075b      	lsls	r3, r3, #29
  4021e0:	d53a      	bpl.n	402258 <_svfprintf_r+0x43c>
  4021e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021e4:	9a08      	ldr	r2, [sp, #32]
  4021e6:	1a9d      	subs	r5, r3, r2
  4021e8:	2d00      	cmp	r5, #0
  4021ea:	dd35      	ble.n	402258 <_svfprintf_r+0x43c>
  4021ec:	2d10      	cmp	r5, #16
  4021ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021f0:	dd20      	ble.n	402234 <_svfprintf_r+0x418>
  4021f2:	2610      	movs	r6, #16
  4021f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4021f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4021fa:	e004      	b.n	402206 <_svfprintf_r+0x3ea>
  4021fc:	3d10      	subs	r5, #16
  4021fe:	2d10      	cmp	r5, #16
  402200:	f108 0808 	add.w	r8, r8, #8
  402204:	dd16      	ble.n	402234 <_svfprintf_r+0x418>
  402206:	3301      	adds	r3, #1
  402208:	4a5e      	ldr	r2, [pc, #376]	; (402384 <_svfprintf_r+0x568>)
  40220a:	9326      	str	r3, [sp, #152]	; 0x98
  40220c:	3410      	adds	r4, #16
  40220e:	2b07      	cmp	r3, #7
  402210:	9427      	str	r4, [sp, #156]	; 0x9c
  402212:	e888 0044 	stmia.w	r8, {r2, r6}
  402216:	ddf1      	ble.n	4021fc <_svfprintf_r+0x3e0>
  402218:	aa25      	add	r2, sp, #148	; 0x94
  40221a:	4659      	mov	r1, fp
  40221c:	4638      	mov	r0, r7
  40221e:	f003 fa33 	bl	405688 <__ssprint_r>
  402222:	2800      	cmp	r0, #0
  402224:	f47f aecc 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402228:	3d10      	subs	r5, #16
  40222a:	2d10      	cmp	r5, #16
  40222c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40222e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402230:	46c8      	mov	r8, r9
  402232:	dce8      	bgt.n	402206 <_svfprintf_r+0x3ea>
  402234:	3301      	adds	r3, #1
  402236:	4a53      	ldr	r2, [pc, #332]	; (402384 <_svfprintf_r+0x568>)
  402238:	9326      	str	r3, [sp, #152]	; 0x98
  40223a:	442c      	add	r4, r5
  40223c:	2b07      	cmp	r3, #7
  40223e:	9427      	str	r4, [sp, #156]	; 0x9c
  402240:	e888 0024 	stmia.w	r8, {r2, r5}
  402244:	dd08      	ble.n	402258 <_svfprintf_r+0x43c>
  402246:	aa25      	add	r2, sp, #148	; 0x94
  402248:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40224a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40224c:	f003 fa1c 	bl	405688 <__ssprint_r>
  402250:	2800      	cmp	r0, #0
  402252:	f47f aeb5 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402256:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402258:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40225a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40225c:	9908      	ldr	r1, [sp, #32]
  40225e:	428a      	cmp	r2, r1
  402260:	bfac      	ite	ge
  402262:	189b      	addge	r3, r3, r2
  402264:	185b      	addlt	r3, r3, r1
  402266:	9309      	str	r3, [sp, #36]	; 0x24
  402268:	2c00      	cmp	r4, #0
  40226a:	f040 830d 	bne.w	402888 <_svfprintf_r+0xa6c>
  40226e:	2300      	movs	r3, #0
  402270:	9326      	str	r3, [sp, #152]	; 0x98
  402272:	46c8      	mov	r8, r9
  402274:	e5f9      	b.n	401e6a <_svfprintf_r+0x4e>
  402276:	9311      	str	r3, [sp, #68]	; 0x44
  402278:	f01b 0320 	ands.w	r3, fp, #32
  40227c:	f040 81e3 	bne.w	402646 <_svfprintf_r+0x82a>
  402280:	f01b 0210 	ands.w	r2, fp, #16
  402284:	f040 842e 	bne.w	402ae4 <_svfprintf_r+0xcc8>
  402288:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40228c:	f000 842a 	beq.w	402ae4 <_svfprintf_r+0xcc8>
  402290:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402292:	4613      	mov	r3, r2
  402294:	460a      	mov	r2, r1
  402296:	3204      	adds	r2, #4
  402298:	880c      	ldrh	r4, [r1, #0]
  40229a:	920f      	str	r2, [sp, #60]	; 0x3c
  40229c:	2500      	movs	r5, #0
  40229e:	e6b0      	b.n	402002 <_svfprintf_r+0x1e6>
  4022a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022a2:	9311      	str	r3, [sp, #68]	; 0x44
  4022a4:	6816      	ldr	r6, [r2, #0]
  4022a6:	2400      	movs	r4, #0
  4022a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4022ac:	1d15      	adds	r5, r2, #4
  4022ae:	2e00      	cmp	r6, #0
  4022b0:	f000 86a7 	beq.w	403002 <_svfprintf_r+0x11e6>
  4022b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4022b6:	1c53      	adds	r3, r2, #1
  4022b8:	f000 8609 	beq.w	402ece <_svfprintf_r+0x10b2>
  4022bc:	4621      	mov	r1, r4
  4022be:	4630      	mov	r0, r6
  4022c0:	f002 fbd6 	bl	404a70 <memchr>
  4022c4:	2800      	cmp	r0, #0
  4022c6:	f000 86e1 	beq.w	40308c <_svfprintf_r+0x1270>
  4022ca:	1b83      	subs	r3, r0, r6
  4022cc:	930e      	str	r3, [sp, #56]	; 0x38
  4022ce:	940a      	str	r4, [sp, #40]	; 0x28
  4022d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4022d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4022d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4022da:	9308      	str	r3, [sp, #32]
  4022dc:	9412      	str	r4, [sp, #72]	; 0x48
  4022de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4022e2:	e6b3      	b.n	40204c <_svfprintf_r+0x230>
  4022e4:	f89a 3000 	ldrb.w	r3, [sl]
  4022e8:	2201      	movs	r2, #1
  4022ea:	212b      	movs	r1, #43	; 0x2b
  4022ec:	e5ee      	b.n	401ecc <_svfprintf_r+0xb0>
  4022ee:	f04b 0b20 	orr.w	fp, fp, #32
  4022f2:	f89a 3000 	ldrb.w	r3, [sl]
  4022f6:	e5e9      	b.n	401ecc <_svfprintf_r+0xb0>
  4022f8:	9311      	str	r3, [sp, #68]	; 0x44
  4022fa:	2a00      	cmp	r2, #0
  4022fc:	f040 8795 	bne.w	40322a <_svfprintf_r+0x140e>
  402300:	4b22      	ldr	r3, [pc, #136]	; (40238c <_svfprintf_r+0x570>)
  402302:	9318      	str	r3, [sp, #96]	; 0x60
  402304:	f01b 0f20 	tst.w	fp, #32
  402308:	f040 8111 	bne.w	40252e <_svfprintf_r+0x712>
  40230c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40230e:	f01b 0f10 	tst.w	fp, #16
  402312:	4613      	mov	r3, r2
  402314:	f040 83e1 	bne.w	402ada <_svfprintf_r+0xcbe>
  402318:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40231c:	f000 83dd 	beq.w	402ada <_svfprintf_r+0xcbe>
  402320:	3304      	adds	r3, #4
  402322:	8814      	ldrh	r4, [r2, #0]
  402324:	930f      	str	r3, [sp, #60]	; 0x3c
  402326:	2500      	movs	r5, #0
  402328:	f01b 0f01 	tst.w	fp, #1
  40232c:	f000 810c 	beq.w	402548 <_svfprintf_r+0x72c>
  402330:	ea54 0305 	orrs.w	r3, r4, r5
  402334:	f000 8108 	beq.w	402548 <_svfprintf_r+0x72c>
  402338:	2330      	movs	r3, #48	; 0x30
  40233a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40233e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402342:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402346:	f04b 0b02 	orr.w	fp, fp, #2
  40234a:	2302      	movs	r3, #2
  40234c:	e659      	b.n	402002 <_svfprintf_r+0x1e6>
  40234e:	f89a 3000 	ldrb.w	r3, [sl]
  402352:	2900      	cmp	r1, #0
  402354:	f47f adba 	bne.w	401ecc <_svfprintf_r+0xb0>
  402358:	2201      	movs	r2, #1
  40235a:	2120      	movs	r1, #32
  40235c:	e5b6      	b.n	401ecc <_svfprintf_r+0xb0>
  40235e:	f04b 0b01 	orr.w	fp, fp, #1
  402362:	f89a 3000 	ldrb.w	r3, [sl]
  402366:	e5b1      	b.n	401ecc <_svfprintf_r+0xb0>
  402368:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40236a:	6823      	ldr	r3, [r4, #0]
  40236c:	930d      	str	r3, [sp, #52]	; 0x34
  40236e:	4618      	mov	r0, r3
  402370:	2800      	cmp	r0, #0
  402372:	4623      	mov	r3, r4
  402374:	f103 0304 	add.w	r3, r3, #4
  402378:	f6ff ae0a 	blt.w	401f90 <_svfprintf_r+0x174>
  40237c:	930f      	str	r3, [sp, #60]	; 0x3c
  40237e:	f89a 3000 	ldrb.w	r3, [sl]
  402382:	e5a3      	b.n	401ecc <_svfprintf_r+0xb0>
  402384:	00405de0 	.word	0x00405de0
  402388:	00405df0 	.word	0x00405df0
  40238c:	00405dc0 	.word	0x00405dc0
  402390:	f04b 0b10 	orr.w	fp, fp, #16
  402394:	f01b 0f20 	tst.w	fp, #32
  402398:	9311      	str	r3, [sp, #68]	; 0x44
  40239a:	f43f ae23 	beq.w	401fe4 <_svfprintf_r+0x1c8>
  40239e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4023a0:	3507      	adds	r5, #7
  4023a2:	f025 0307 	bic.w	r3, r5, #7
  4023a6:	f103 0208 	add.w	r2, r3, #8
  4023aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4023ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4023b0:	2301      	movs	r3, #1
  4023b2:	e626      	b.n	402002 <_svfprintf_r+0x1e6>
  4023b4:	f89a 3000 	ldrb.w	r3, [sl]
  4023b8:	2b2a      	cmp	r3, #42	; 0x2a
  4023ba:	f10a 0401 	add.w	r4, sl, #1
  4023be:	f000 8727 	beq.w	403210 <_svfprintf_r+0x13f4>
  4023c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4023c6:	2809      	cmp	r0, #9
  4023c8:	46a2      	mov	sl, r4
  4023ca:	f200 86ad 	bhi.w	403128 <_svfprintf_r+0x130c>
  4023ce:	2300      	movs	r3, #0
  4023d0:	461c      	mov	r4, r3
  4023d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4023d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4023da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4023de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4023e2:	2809      	cmp	r0, #9
  4023e4:	d9f5      	bls.n	4023d2 <_svfprintf_r+0x5b6>
  4023e6:	940a      	str	r4, [sp, #40]	; 0x28
  4023e8:	e572      	b.n	401ed0 <_svfprintf_r+0xb4>
  4023ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4023ee:	f89a 3000 	ldrb.w	r3, [sl]
  4023f2:	e56b      	b.n	401ecc <_svfprintf_r+0xb0>
  4023f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4023f8:	f89a 3000 	ldrb.w	r3, [sl]
  4023fc:	e566      	b.n	401ecc <_svfprintf_r+0xb0>
  4023fe:	f89a 3000 	ldrb.w	r3, [sl]
  402402:	2b6c      	cmp	r3, #108	; 0x6c
  402404:	bf03      	ittte	eq
  402406:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40240a:	f04b 0b20 	orreq.w	fp, fp, #32
  40240e:	f10a 0a01 	addeq.w	sl, sl, #1
  402412:	f04b 0b10 	orrne.w	fp, fp, #16
  402416:	e559      	b.n	401ecc <_svfprintf_r+0xb0>
  402418:	2a00      	cmp	r2, #0
  40241a:	f040 8711 	bne.w	403240 <_svfprintf_r+0x1424>
  40241e:	f01b 0f20 	tst.w	fp, #32
  402422:	f040 84f9 	bne.w	402e18 <_svfprintf_r+0xffc>
  402426:	f01b 0f10 	tst.w	fp, #16
  40242a:	f040 84ac 	bne.w	402d86 <_svfprintf_r+0xf6a>
  40242e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402432:	f000 84a8 	beq.w	402d86 <_svfprintf_r+0xf6a>
  402436:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402438:	6813      	ldr	r3, [r2, #0]
  40243a:	3204      	adds	r2, #4
  40243c:	920f      	str	r2, [sp, #60]	; 0x3c
  40243e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402442:	801a      	strh	r2, [r3, #0]
  402444:	e511      	b.n	401e6a <_svfprintf_r+0x4e>
  402446:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402448:	4bb3      	ldr	r3, [pc, #716]	; (402718 <_svfprintf_r+0x8fc>)
  40244a:	680c      	ldr	r4, [r1, #0]
  40244c:	9318      	str	r3, [sp, #96]	; 0x60
  40244e:	2230      	movs	r2, #48	; 0x30
  402450:	2378      	movs	r3, #120	; 0x78
  402452:	3104      	adds	r1, #4
  402454:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402458:	9311      	str	r3, [sp, #68]	; 0x44
  40245a:	f04b 0b02 	orr.w	fp, fp, #2
  40245e:	910f      	str	r1, [sp, #60]	; 0x3c
  402460:	2500      	movs	r5, #0
  402462:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402466:	2302      	movs	r3, #2
  402468:	e5cb      	b.n	402002 <_svfprintf_r+0x1e6>
  40246a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40246c:	9311      	str	r3, [sp, #68]	; 0x44
  40246e:	680a      	ldr	r2, [r1, #0]
  402470:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402474:	2300      	movs	r3, #0
  402476:	460a      	mov	r2, r1
  402478:	461f      	mov	r7, r3
  40247a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40247e:	3204      	adds	r2, #4
  402480:	2301      	movs	r3, #1
  402482:	9308      	str	r3, [sp, #32]
  402484:	f8cd b01c 	str.w	fp, [sp, #28]
  402488:	970a      	str	r7, [sp, #40]	; 0x28
  40248a:	9712      	str	r7, [sp, #72]	; 0x48
  40248c:	920f      	str	r2, [sp, #60]	; 0x3c
  40248e:	930e      	str	r3, [sp, #56]	; 0x38
  402490:	ae28      	add	r6, sp, #160	; 0xa0
  402492:	e5df      	b.n	402054 <_svfprintf_r+0x238>
  402494:	9311      	str	r3, [sp, #68]	; 0x44
  402496:	2a00      	cmp	r2, #0
  402498:	f040 86ea 	bne.w	403270 <_svfprintf_r+0x1454>
  40249c:	f01b 0f20 	tst.w	fp, #32
  4024a0:	d15d      	bne.n	40255e <_svfprintf_r+0x742>
  4024a2:	f01b 0f10 	tst.w	fp, #16
  4024a6:	f040 8308 	bne.w	402aba <_svfprintf_r+0xc9e>
  4024aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4024ae:	f000 8304 	beq.w	402aba <_svfprintf_r+0xc9e>
  4024b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4024b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4024b8:	3104      	adds	r1, #4
  4024ba:	17e5      	asrs	r5, r4, #31
  4024bc:	4622      	mov	r2, r4
  4024be:	462b      	mov	r3, r5
  4024c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4024c2:	2a00      	cmp	r2, #0
  4024c4:	f173 0300 	sbcs.w	r3, r3, #0
  4024c8:	db58      	blt.n	40257c <_svfprintf_r+0x760>
  4024ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4024cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4024d0:	1c4a      	adds	r2, r1, #1
  4024d2:	f04f 0301 	mov.w	r3, #1
  4024d6:	f47f ad9b 	bne.w	402010 <_svfprintf_r+0x1f4>
  4024da:	ea54 0205 	orrs.w	r2, r4, r5
  4024de:	f000 81df 	beq.w	4028a0 <_svfprintf_r+0xa84>
  4024e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4024e6:	2b01      	cmp	r3, #1
  4024e8:	f000 827b 	beq.w	4029e2 <_svfprintf_r+0xbc6>
  4024ec:	2b02      	cmp	r3, #2
  4024ee:	f040 8206 	bne.w	4028fe <_svfprintf_r+0xae2>
  4024f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4024f4:	464e      	mov	r6, r9
  4024f6:	0923      	lsrs	r3, r4, #4
  4024f8:	f004 010f 	and.w	r1, r4, #15
  4024fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402500:	092a      	lsrs	r2, r5, #4
  402502:	461c      	mov	r4, r3
  402504:	4615      	mov	r5, r2
  402506:	5c43      	ldrb	r3, [r0, r1]
  402508:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40250c:	ea54 0305 	orrs.w	r3, r4, r5
  402510:	d1f1      	bne.n	4024f6 <_svfprintf_r+0x6da>
  402512:	eba9 0306 	sub.w	r3, r9, r6
  402516:	930e      	str	r3, [sp, #56]	; 0x38
  402518:	e590      	b.n	40203c <_svfprintf_r+0x220>
  40251a:	9311      	str	r3, [sp, #68]	; 0x44
  40251c:	2a00      	cmp	r2, #0
  40251e:	f040 86a3 	bne.w	403268 <_svfprintf_r+0x144c>
  402522:	4b7e      	ldr	r3, [pc, #504]	; (40271c <_svfprintf_r+0x900>)
  402524:	9318      	str	r3, [sp, #96]	; 0x60
  402526:	f01b 0f20 	tst.w	fp, #32
  40252a:	f43f aeef 	beq.w	40230c <_svfprintf_r+0x4f0>
  40252e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402530:	3507      	adds	r5, #7
  402532:	f025 0307 	bic.w	r3, r5, #7
  402536:	f103 0208 	add.w	r2, r3, #8
  40253a:	f01b 0f01 	tst.w	fp, #1
  40253e:	920f      	str	r2, [sp, #60]	; 0x3c
  402540:	e9d3 4500 	ldrd	r4, r5, [r3]
  402544:	f47f aef4 	bne.w	402330 <_svfprintf_r+0x514>
  402548:	2302      	movs	r3, #2
  40254a:	e55a      	b.n	402002 <_svfprintf_r+0x1e6>
  40254c:	9311      	str	r3, [sp, #68]	; 0x44
  40254e:	2a00      	cmp	r2, #0
  402550:	f040 8686 	bne.w	403260 <_svfprintf_r+0x1444>
  402554:	f04b 0b10 	orr.w	fp, fp, #16
  402558:	f01b 0f20 	tst.w	fp, #32
  40255c:	d0a1      	beq.n	4024a2 <_svfprintf_r+0x686>
  40255e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402560:	3507      	adds	r5, #7
  402562:	f025 0507 	bic.w	r5, r5, #7
  402566:	e9d5 2300 	ldrd	r2, r3, [r5]
  40256a:	2a00      	cmp	r2, #0
  40256c:	f105 0108 	add.w	r1, r5, #8
  402570:	461d      	mov	r5, r3
  402572:	f173 0300 	sbcs.w	r3, r3, #0
  402576:	910f      	str	r1, [sp, #60]	; 0x3c
  402578:	4614      	mov	r4, r2
  40257a:	daa6      	bge.n	4024ca <_svfprintf_r+0x6ae>
  40257c:	272d      	movs	r7, #45	; 0x2d
  40257e:	4264      	negs	r4, r4
  402580:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402584:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402588:	2301      	movs	r3, #1
  40258a:	e53d      	b.n	402008 <_svfprintf_r+0x1ec>
  40258c:	9311      	str	r3, [sp, #68]	; 0x44
  40258e:	2a00      	cmp	r2, #0
  402590:	f040 8662 	bne.w	403258 <_svfprintf_r+0x143c>
  402594:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402596:	3507      	adds	r5, #7
  402598:	f025 0307 	bic.w	r3, r5, #7
  40259c:	f103 0208 	add.w	r2, r3, #8
  4025a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4025a2:	681a      	ldr	r2, [r3, #0]
  4025a4:	9215      	str	r2, [sp, #84]	; 0x54
  4025a6:	685b      	ldr	r3, [r3, #4]
  4025a8:	9314      	str	r3, [sp, #80]	; 0x50
  4025aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4025ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4025ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4025b2:	4628      	mov	r0, r5
  4025b4:	4621      	mov	r1, r4
  4025b6:	f04f 32ff 	mov.w	r2, #4294967295
  4025ba:	4b59      	ldr	r3, [pc, #356]	; (402720 <_svfprintf_r+0x904>)
  4025bc:	f003 fa0a 	bl	4059d4 <__aeabi_dcmpun>
  4025c0:	2800      	cmp	r0, #0
  4025c2:	f040 834a 	bne.w	402c5a <_svfprintf_r+0xe3e>
  4025c6:	4628      	mov	r0, r5
  4025c8:	4621      	mov	r1, r4
  4025ca:	f04f 32ff 	mov.w	r2, #4294967295
  4025ce:	4b54      	ldr	r3, [pc, #336]	; (402720 <_svfprintf_r+0x904>)
  4025d0:	f003 f9e2 	bl	405998 <__aeabi_dcmple>
  4025d4:	2800      	cmp	r0, #0
  4025d6:	f040 8340 	bne.w	402c5a <_svfprintf_r+0xe3e>
  4025da:	a815      	add	r0, sp, #84	; 0x54
  4025dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4025de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4025e0:	f003 f9d0 	bl	405984 <__aeabi_dcmplt>
  4025e4:	2800      	cmp	r0, #0
  4025e6:	f040 8530 	bne.w	40304a <_svfprintf_r+0x122e>
  4025ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025ee:	4e4d      	ldr	r6, [pc, #308]	; (402724 <_svfprintf_r+0x908>)
  4025f0:	4b4d      	ldr	r3, [pc, #308]	; (402728 <_svfprintf_r+0x90c>)
  4025f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4025f6:	9007      	str	r0, [sp, #28]
  4025f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4025fa:	2203      	movs	r2, #3
  4025fc:	2100      	movs	r1, #0
  4025fe:	9208      	str	r2, [sp, #32]
  402600:	910a      	str	r1, [sp, #40]	; 0x28
  402602:	2847      	cmp	r0, #71	; 0x47
  402604:	bfd8      	it	le
  402606:	461e      	movle	r6, r3
  402608:	920e      	str	r2, [sp, #56]	; 0x38
  40260a:	9112      	str	r1, [sp, #72]	; 0x48
  40260c:	e51e      	b.n	40204c <_svfprintf_r+0x230>
  40260e:	f04b 0b08 	orr.w	fp, fp, #8
  402612:	f89a 3000 	ldrb.w	r3, [sl]
  402616:	e459      	b.n	401ecc <_svfprintf_r+0xb0>
  402618:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40261c:	2300      	movs	r3, #0
  40261e:	461c      	mov	r4, r3
  402620:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402624:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402628:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40262c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402630:	2809      	cmp	r0, #9
  402632:	d9f5      	bls.n	402620 <_svfprintf_r+0x804>
  402634:	940d      	str	r4, [sp, #52]	; 0x34
  402636:	e44b      	b.n	401ed0 <_svfprintf_r+0xb4>
  402638:	f04b 0b10 	orr.w	fp, fp, #16
  40263c:	9311      	str	r3, [sp, #68]	; 0x44
  40263e:	f01b 0320 	ands.w	r3, fp, #32
  402642:	f43f ae1d 	beq.w	402280 <_svfprintf_r+0x464>
  402646:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402648:	3507      	adds	r5, #7
  40264a:	f025 0307 	bic.w	r3, r5, #7
  40264e:	f103 0208 	add.w	r2, r3, #8
  402652:	e9d3 4500 	ldrd	r4, r5, [r3]
  402656:	920f      	str	r2, [sp, #60]	; 0x3c
  402658:	2300      	movs	r3, #0
  40265a:	e4d2      	b.n	402002 <_svfprintf_r+0x1e6>
  40265c:	9311      	str	r3, [sp, #68]	; 0x44
  40265e:	2a00      	cmp	r2, #0
  402660:	f040 85e7 	bne.w	403232 <_svfprintf_r+0x1416>
  402664:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402666:	2a00      	cmp	r2, #0
  402668:	f43f aca3 	beq.w	401fb2 <_svfprintf_r+0x196>
  40266c:	2300      	movs	r3, #0
  40266e:	2101      	movs	r1, #1
  402670:	461f      	mov	r7, r3
  402672:	9108      	str	r1, [sp, #32]
  402674:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402678:	f8cd b01c 	str.w	fp, [sp, #28]
  40267c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402680:	930a      	str	r3, [sp, #40]	; 0x28
  402682:	9312      	str	r3, [sp, #72]	; 0x48
  402684:	910e      	str	r1, [sp, #56]	; 0x38
  402686:	ae28      	add	r6, sp, #160	; 0xa0
  402688:	e4e4      	b.n	402054 <_svfprintf_r+0x238>
  40268a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40268c:	e534      	b.n	4020f8 <_svfprintf_r+0x2dc>
  40268e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402690:	2b65      	cmp	r3, #101	; 0x65
  402692:	f340 80a7 	ble.w	4027e4 <_svfprintf_r+0x9c8>
  402696:	a815      	add	r0, sp, #84	; 0x54
  402698:	c80d      	ldmia	r0, {r0, r2, r3}
  40269a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40269c:	f003 f968 	bl	405970 <__aeabi_dcmpeq>
  4026a0:	2800      	cmp	r0, #0
  4026a2:	f000 8150 	beq.w	402946 <_svfprintf_r+0xb2a>
  4026a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026a8:	4a20      	ldr	r2, [pc, #128]	; (40272c <_svfprintf_r+0x910>)
  4026aa:	f8c8 2000 	str.w	r2, [r8]
  4026ae:	3301      	adds	r3, #1
  4026b0:	3401      	adds	r4, #1
  4026b2:	2201      	movs	r2, #1
  4026b4:	2b07      	cmp	r3, #7
  4026b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4026b8:	9326      	str	r3, [sp, #152]	; 0x98
  4026ba:	f8c8 2004 	str.w	r2, [r8, #4]
  4026be:	f300 836a 	bgt.w	402d96 <_svfprintf_r+0xf7a>
  4026c2:	f108 0808 	add.w	r8, r8, #8
  4026c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4026c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4026ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026cc:	4293      	cmp	r3, r2
  4026ce:	db03      	blt.n	4026d8 <_svfprintf_r+0x8bc>
  4026d0:	9b07      	ldr	r3, [sp, #28]
  4026d2:	07dd      	lsls	r5, r3, #31
  4026d4:	f57f ad82 	bpl.w	4021dc <_svfprintf_r+0x3c0>
  4026d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026da:	9919      	ldr	r1, [sp, #100]	; 0x64
  4026dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4026de:	f8c8 2000 	str.w	r2, [r8]
  4026e2:	3301      	adds	r3, #1
  4026e4:	440c      	add	r4, r1
  4026e6:	2b07      	cmp	r3, #7
  4026e8:	f8c8 1004 	str.w	r1, [r8, #4]
  4026ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4026ee:	9326      	str	r3, [sp, #152]	; 0x98
  4026f0:	f300 839e 	bgt.w	402e30 <_svfprintf_r+0x1014>
  4026f4:	f108 0808 	add.w	r8, r8, #8
  4026f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4026fa:	1e5e      	subs	r6, r3, #1
  4026fc:	2e00      	cmp	r6, #0
  4026fe:	f77f ad6d 	ble.w	4021dc <_svfprintf_r+0x3c0>
  402702:	2e10      	cmp	r6, #16
  402704:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402706:	4d0a      	ldr	r5, [pc, #40]	; (402730 <_svfprintf_r+0x914>)
  402708:	f340 81f5 	ble.w	402af6 <_svfprintf_r+0xcda>
  40270c:	4622      	mov	r2, r4
  40270e:	2710      	movs	r7, #16
  402710:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402714:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402716:	e013      	b.n	402740 <_svfprintf_r+0x924>
  402718:	00405dc0 	.word	0x00405dc0
  40271c:	00405dac 	.word	0x00405dac
  402720:	7fefffff 	.word	0x7fefffff
  402724:	00405da0 	.word	0x00405da0
  402728:	00405d9c 	.word	0x00405d9c
  40272c:	00405ddc 	.word	0x00405ddc
  402730:	00405df0 	.word	0x00405df0
  402734:	f108 0808 	add.w	r8, r8, #8
  402738:	3e10      	subs	r6, #16
  40273a:	2e10      	cmp	r6, #16
  40273c:	f340 81da 	ble.w	402af4 <_svfprintf_r+0xcd8>
  402740:	3301      	adds	r3, #1
  402742:	3210      	adds	r2, #16
  402744:	2b07      	cmp	r3, #7
  402746:	9227      	str	r2, [sp, #156]	; 0x9c
  402748:	9326      	str	r3, [sp, #152]	; 0x98
  40274a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40274e:	ddf1      	ble.n	402734 <_svfprintf_r+0x918>
  402750:	aa25      	add	r2, sp, #148	; 0x94
  402752:	4621      	mov	r1, r4
  402754:	4658      	mov	r0, fp
  402756:	f002 ff97 	bl	405688 <__ssprint_r>
  40275a:	2800      	cmp	r0, #0
  40275c:	f47f ac30 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402760:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402762:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402764:	46c8      	mov	r8, r9
  402766:	e7e7      	b.n	402738 <_svfprintf_r+0x91c>
  402768:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40276a:	9a08      	ldr	r2, [sp, #32]
  40276c:	1a9f      	subs	r7, r3, r2
  40276e:	2f00      	cmp	r7, #0
  402770:	f77f ace5 	ble.w	40213e <_svfprintf_r+0x322>
  402774:	2f10      	cmp	r7, #16
  402776:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402778:	4db6      	ldr	r5, [pc, #728]	; (402a54 <_svfprintf_r+0xc38>)
  40277a:	dd27      	ble.n	4027cc <_svfprintf_r+0x9b0>
  40277c:	4642      	mov	r2, r8
  40277e:	4621      	mov	r1, r4
  402780:	46b0      	mov	r8, r6
  402782:	f04f 0b10 	mov.w	fp, #16
  402786:	462e      	mov	r6, r5
  402788:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40278a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40278c:	e004      	b.n	402798 <_svfprintf_r+0x97c>
  40278e:	3f10      	subs	r7, #16
  402790:	2f10      	cmp	r7, #16
  402792:	f102 0208 	add.w	r2, r2, #8
  402796:	dd15      	ble.n	4027c4 <_svfprintf_r+0x9a8>
  402798:	3301      	adds	r3, #1
  40279a:	3110      	adds	r1, #16
  40279c:	2b07      	cmp	r3, #7
  40279e:	9127      	str	r1, [sp, #156]	; 0x9c
  4027a0:	9326      	str	r3, [sp, #152]	; 0x98
  4027a2:	e882 0840 	stmia.w	r2, {r6, fp}
  4027a6:	ddf2      	ble.n	40278e <_svfprintf_r+0x972>
  4027a8:	aa25      	add	r2, sp, #148	; 0x94
  4027aa:	4629      	mov	r1, r5
  4027ac:	4620      	mov	r0, r4
  4027ae:	f002 ff6b 	bl	405688 <__ssprint_r>
  4027b2:	2800      	cmp	r0, #0
  4027b4:	f47f ac04 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  4027b8:	3f10      	subs	r7, #16
  4027ba:	2f10      	cmp	r7, #16
  4027bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4027be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027c0:	464a      	mov	r2, r9
  4027c2:	dce9      	bgt.n	402798 <_svfprintf_r+0x97c>
  4027c4:	4635      	mov	r5, r6
  4027c6:	460c      	mov	r4, r1
  4027c8:	4646      	mov	r6, r8
  4027ca:	4690      	mov	r8, r2
  4027cc:	3301      	adds	r3, #1
  4027ce:	443c      	add	r4, r7
  4027d0:	2b07      	cmp	r3, #7
  4027d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4027d4:	9326      	str	r3, [sp, #152]	; 0x98
  4027d6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4027da:	f300 8232 	bgt.w	402c42 <_svfprintf_r+0xe26>
  4027de:	f108 0808 	add.w	r8, r8, #8
  4027e2:	e4ac      	b.n	40213e <_svfprintf_r+0x322>
  4027e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4027e8:	2b01      	cmp	r3, #1
  4027ea:	f340 81fe 	ble.w	402bea <_svfprintf_r+0xdce>
  4027ee:	3701      	adds	r7, #1
  4027f0:	3401      	adds	r4, #1
  4027f2:	2301      	movs	r3, #1
  4027f4:	2f07      	cmp	r7, #7
  4027f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4027f8:	9726      	str	r7, [sp, #152]	; 0x98
  4027fa:	f8c8 6000 	str.w	r6, [r8]
  4027fe:	f8c8 3004 	str.w	r3, [r8, #4]
  402802:	f300 8203 	bgt.w	402c0c <_svfprintf_r+0xdf0>
  402806:	f108 0808 	add.w	r8, r8, #8
  40280a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40280c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40280e:	f8c8 3000 	str.w	r3, [r8]
  402812:	3701      	adds	r7, #1
  402814:	4414      	add	r4, r2
  402816:	2f07      	cmp	r7, #7
  402818:	9427      	str	r4, [sp, #156]	; 0x9c
  40281a:	9726      	str	r7, [sp, #152]	; 0x98
  40281c:	f8c8 2004 	str.w	r2, [r8, #4]
  402820:	f300 8200 	bgt.w	402c24 <_svfprintf_r+0xe08>
  402824:	f108 0808 	add.w	r8, r8, #8
  402828:	a815      	add	r0, sp, #84	; 0x54
  40282a:	c80d      	ldmia	r0, {r0, r2, r3}
  40282c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40282e:	f003 f89f 	bl	405970 <__aeabi_dcmpeq>
  402832:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402834:	2800      	cmp	r0, #0
  402836:	f040 8101 	bne.w	402a3c <_svfprintf_r+0xc20>
  40283a:	3b01      	subs	r3, #1
  40283c:	3701      	adds	r7, #1
  40283e:	3601      	adds	r6, #1
  402840:	441c      	add	r4, r3
  402842:	2f07      	cmp	r7, #7
  402844:	9726      	str	r7, [sp, #152]	; 0x98
  402846:	9427      	str	r4, [sp, #156]	; 0x9c
  402848:	f8c8 6000 	str.w	r6, [r8]
  40284c:	f8c8 3004 	str.w	r3, [r8, #4]
  402850:	f300 8127 	bgt.w	402aa2 <_svfprintf_r+0xc86>
  402854:	f108 0808 	add.w	r8, r8, #8
  402858:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40285a:	f8c8 2004 	str.w	r2, [r8, #4]
  40285e:	3701      	adds	r7, #1
  402860:	4414      	add	r4, r2
  402862:	ab21      	add	r3, sp, #132	; 0x84
  402864:	2f07      	cmp	r7, #7
  402866:	9427      	str	r4, [sp, #156]	; 0x9c
  402868:	9726      	str	r7, [sp, #152]	; 0x98
  40286a:	f8c8 3000 	str.w	r3, [r8]
  40286e:	f77f acb3 	ble.w	4021d8 <_svfprintf_r+0x3bc>
  402872:	aa25      	add	r2, sp, #148	; 0x94
  402874:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402876:	980c      	ldr	r0, [sp, #48]	; 0x30
  402878:	f002 ff06 	bl	405688 <__ssprint_r>
  40287c:	2800      	cmp	r0, #0
  40287e:	f47f ab9f 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402882:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402884:	46c8      	mov	r8, r9
  402886:	e4a9      	b.n	4021dc <_svfprintf_r+0x3c0>
  402888:	aa25      	add	r2, sp, #148	; 0x94
  40288a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40288c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40288e:	f002 fefb 	bl	405688 <__ssprint_r>
  402892:	2800      	cmp	r0, #0
  402894:	f43f aceb 	beq.w	40226e <_svfprintf_r+0x452>
  402898:	f7ff bb92 	b.w	401fc0 <_svfprintf_r+0x1a4>
  40289c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4028a0:	2b01      	cmp	r3, #1
  4028a2:	f000 8134 	beq.w	402b0e <_svfprintf_r+0xcf2>
  4028a6:	2b02      	cmp	r3, #2
  4028a8:	d125      	bne.n	4028f6 <_svfprintf_r+0xada>
  4028aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4028ae:	2400      	movs	r4, #0
  4028b0:	2500      	movs	r5, #0
  4028b2:	e61e      	b.n	4024f2 <_svfprintf_r+0x6d6>
  4028b4:	aa25      	add	r2, sp, #148	; 0x94
  4028b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028ba:	f002 fee5 	bl	405688 <__ssprint_r>
  4028be:	2800      	cmp	r0, #0
  4028c0:	f47f ab7e 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  4028c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028c6:	46c8      	mov	r8, r9
  4028c8:	e475      	b.n	4021b6 <_svfprintf_r+0x39a>
  4028ca:	aa25      	add	r2, sp, #148	; 0x94
  4028cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028d0:	f002 feda 	bl	405688 <__ssprint_r>
  4028d4:	2800      	cmp	r0, #0
  4028d6:	f47f ab73 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  4028da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028dc:	46c8      	mov	r8, r9
  4028de:	e41b      	b.n	402118 <_svfprintf_r+0x2fc>
  4028e0:	aa25      	add	r2, sp, #148	; 0x94
  4028e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028e6:	f002 fecf 	bl	405688 <__ssprint_r>
  4028ea:	2800      	cmp	r0, #0
  4028ec:	f47f ab68 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  4028f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028f2:	46c8      	mov	r8, r9
  4028f4:	e420      	b.n	402138 <_svfprintf_r+0x31c>
  4028f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4028fa:	2400      	movs	r4, #0
  4028fc:	2500      	movs	r5, #0
  4028fe:	4649      	mov	r1, r9
  402900:	e000      	b.n	402904 <_svfprintf_r+0xae8>
  402902:	4631      	mov	r1, r6
  402904:	08e2      	lsrs	r2, r4, #3
  402906:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40290a:	08e8      	lsrs	r0, r5, #3
  40290c:	f004 0307 	and.w	r3, r4, #7
  402910:	4605      	mov	r5, r0
  402912:	4614      	mov	r4, r2
  402914:	3330      	adds	r3, #48	; 0x30
  402916:	ea54 0205 	orrs.w	r2, r4, r5
  40291a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40291e:	f101 36ff 	add.w	r6, r1, #4294967295
  402922:	d1ee      	bne.n	402902 <_svfprintf_r+0xae6>
  402924:	9a07      	ldr	r2, [sp, #28]
  402926:	07d2      	lsls	r2, r2, #31
  402928:	f57f adf3 	bpl.w	402512 <_svfprintf_r+0x6f6>
  40292c:	2b30      	cmp	r3, #48	; 0x30
  40292e:	f43f adf0 	beq.w	402512 <_svfprintf_r+0x6f6>
  402932:	3902      	subs	r1, #2
  402934:	2330      	movs	r3, #48	; 0x30
  402936:	f806 3c01 	strb.w	r3, [r6, #-1]
  40293a:	eba9 0301 	sub.w	r3, r9, r1
  40293e:	930e      	str	r3, [sp, #56]	; 0x38
  402940:	460e      	mov	r6, r1
  402942:	f7ff bb7b 	b.w	40203c <_svfprintf_r+0x220>
  402946:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402948:	2900      	cmp	r1, #0
  40294a:	f340 822e 	ble.w	402daa <_svfprintf_r+0xf8e>
  40294e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402950:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402952:	4293      	cmp	r3, r2
  402954:	bfa8      	it	ge
  402956:	4613      	movge	r3, r2
  402958:	2b00      	cmp	r3, #0
  40295a:	461f      	mov	r7, r3
  40295c:	dd0d      	ble.n	40297a <_svfprintf_r+0xb5e>
  40295e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402960:	f8c8 6000 	str.w	r6, [r8]
  402964:	3301      	adds	r3, #1
  402966:	443c      	add	r4, r7
  402968:	2b07      	cmp	r3, #7
  40296a:	9427      	str	r4, [sp, #156]	; 0x9c
  40296c:	f8c8 7004 	str.w	r7, [r8, #4]
  402970:	9326      	str	r3, [sp, #152]	; 0x98
  402972:	f300 831f 	bgt.w	402fb4 <_svfprintf_r+0x1198>
  402976:	f108 0808 	add.w	r8, r8, #8
  40297a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40297c:	2f00      	cmp	r7, #0
  40297e:	bfa8      	it	ge
  402980:	1bdb      	subge	r3, r3, r7
  402982:	2b00      	cmp	r3, #0
  402984:	461f      	mov	r7, r3
  402986:	f340 80d6 	ble.w	402b36 <_svfprintf_r+0xd1a>
  40298a:	2f10      	cmp	r7, #16
  40298c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40298e:	4d31      	ldr	r5, [pc, #196]	; (402a54 <_svfprintf_r+0xc38>)
  402990:	f340 81ed 	ble.w	402d6e <_svfprintf_r+0xf52>
  402994:	4642      	mov	r2, r8
  402996:	4621      	mov	r1, r4
  402998:	46b0      	mov	r8, r6
  40299a:	f04f 0b10 	mov.w	fp, #16
  40299e:	462e      	mov	r6, r5
  4029a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4029a4:	e004      	b.n	4029b0 <_svfprintf_r+0xb94>
  4029a6:	3208      	adds	r2, #8
  4029a8:	3f10      	subs	r7, #16
  4029aa:	2f10      	cmp	r7, #16
  4029ac:	f340 81db 	ble.w	402d66 <_svfprintf_r+0xf4a>
  4029b0:	3301      	adds	r3, #1
  4029b2:	3110      	adds	r1, #16
  4029b4:	2b07      	cmp	r3, #7
  4029b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4029b8:	9326      	str	r3, [sp, #152]	; 0x98
  4029ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4029be:	ddf2      	ble.n	4029a6 <_svfprintf_r+0xb8a>
  4029c0:	aa25      	add	r2, sp, #148	; 0x94
  4029c2:	4629      	mov	r1, r5
  4029c4:	4620      	mov	r0, r4
  4029c6:	f002 fe5f 	bl	405688 <__ssprint_r>
  4029ca:	2800      	cmp	r0, #0
  4029cc:	f47f aaf8 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  4029d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4029d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029d4:	464a      	mov	r2, r9
  4029d6:	e7e7      	b.n	4029a8 <_svfprintf_r+0xb8c>
  4029d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029da:	930e      	str	r3, [sp, #56]	; 0x38
  4029dc:	464e      	mov	r6, r9
  4029de:	f7ff bb2d 	b.w	40203c <_svfprintf_r+0x220>
  4029e2:	2d00      	cmp	r5, #0
  4029e4:	bf08      	it	eq
  4029e6:	2c0a      	cmpeq	r4, #10
  4029e8:	f0c0 808f 	bcc.w	402b0a <_svfprintf_r+0xcee>
  4029ec:	464e      	mov	r6, r9
  4029ee:	4620      	mov	r0, r4
  4029f0:	4629      	mov	r1, r5
  4029f2:	220a      	movs	r2, #10
  4029f4:	2300      	movs	r3, #0
  4029f6:	f003 f82b 	bl	405a50 <__aeabi_uldivmod>
  4029fa:	3230      	adds	r2, #48	; 0x30
  4029fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402a00:	4620      	mov	r0, r4
  402a02:	4629      	mov	r1, r5
  402a04:	2300      	movs	r3, #0
  402a06:	220a      	movs	r2, #10
  402a08:	f003 f822 	bl	405a50 <__aeabi_uldivmod>
  402a0c:	4604      	mov	r4, r0
  402a0e:	460d      	mov	r5, r1
  402a10:	ea54 0305 	orrs.w	r3, r4, r5
  402a14:	d1eb      	bne.n	4029ee <_svfprintf_r+0xbd2>
  402a16:	eba9 0306 	sub.w	r3, r9, r6
  402a1a:	930e      	str	r3, [sp, #56]	; 0x38
  402a1c:	f7ff bb0e 	b.w	40203c <_svfprintf_r+0x220>
  402a20:	aa25      	add	r2, sp, #148	; 0x94
  402a22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a24:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a26:	f002 fe2f 	bl	405688 <__ssprint_r>
  402a2a:	2800      	cmp	r0, #0
  402a2c:	f47f aac8 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402a30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a36:	46c8      	mov	r8, r9
  402a38:	f7ff bb5e 	b.w	4020f8 <_svfprintf_r+0x2dc>
  402a3c:	1e5e      	subs	r6, r3, #1
  402a3e:	2e00      	cmp	r6, #0
  402a40:	f77f af0a 	ble.w	402858 <_svfprintf_r+0xa3c>
  402a44:	2e10      	cmp	r6, #16
  402a46:	4d03      	ldr	r5, [pc, #12]	; (402a54 <_svfprintf_r+0xc38>)
  402a48:	dd22      	ble.n	402a90 <_svfprintf_r+0xc74>
  402a4a:	4622      	mov	r2, r4
  402a4c:	f04f 0b10 	mov.w	fp, #16
  402a50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a52:	e006      	b.n	402a62 <_svfprintf_r+0xc46>
  402a54:	00405df0 	.word	0x00405df0
  402a58:	3e10      	subs	r6, #16
  402a5a:	2e10      	cmp	r6, #16
  402a5c:	f108 0808 	add.w	r8, r8, #8
  402a60:	dd15      	ble.n	402a8e <_svfprintf_r+0xc72>
  402a62:	3701      	adds	r7, #1
  402a64:	3210      	adds	r2, #16
  402a66:	2f07      	cmp	r7, #7
  402a68:	9227      	str	r2, [sp, #156]	; 0x9c
  402a6a:	9726      	str	r7, [sp, #152]	; 0x98
  402a6c:	e888 0820 	stmia.w	r8, {r5, fp}
  402a70:	ddf2      	ble.n	402a58 <_svfprintf_r+0xc3c>
  402a72:	aa25      	add	r2, sp, #148	; 0x94
  402a74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a76:	4620      	mov	r0, r4
  402a78:	f002 fe06 	bl	405688 <__ssprint_r>
  402a7c:	2800      	cmp	r0, #0
  402a7e:	f47f aa9f 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402a82:	3e10      	subs	r6, #16
  402a84:	2e10      	cmp	r6, #16
  402a86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a8a:	46c8      	mov	r8, r9
  402a8c:	dce9      	bgt.n	402a62 <_svfprintf_r+0xc46>
  402a8e:	4614      	mov	r4, r2
  402a90:	3701      	adds	r7, #1
  402a92:	4434      	add	r4, r6
  402a94:	2f07      	cmp	r7, #7
  402a96:	9427      	str	r4, [sp, #156]	; 0x9c
  402a98:	9726      	str	r7, [sp, #152]	; 0x98
  402a9a:	e888 0060 	stmia.w	r8, {r5, r6}
  402a9e:	f77f aed9 	ble.w	402854 <_svfprintf_r+0xa38>
  402aa2:	aa25      	add	r2, sp, #148	; 0x94
  402aa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402aa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402aa8:	f002 fdee 	bl	405688 <__ssprint_r>
  402aac:	2800      	cmp	r0, #0
  402aae:	f47f aa87 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402ab2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ab4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ab6:	46c8      	mov	r8, r9
  402ab8:	e6ce      	b.n	402858 <_svfprintf_r+0xa3c>
  402aba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402abc:	6814      	ldr	r4, [r2, #0]
  402abe:	4613      	mov	r3, r2
  402ac0:	3304      	adds	r3, #4
  402ac2:	17e5      	asrs	r5, r4, #31
  402ac4:	930f      	str	r3, [sp, #60]	; 0x3c
  402ac6:	4622      	mov	r2, r4
  402ac8:	462b      	mov	r3, r5
  402aca:	e4fa      	b.n	4024c2 <_svfprintf_r+0x6a6>
  402acc:	3204      	adds	r2, #4
  402ace:	681c      	ldr	r4, [r3, #0]
  402ad0:	920f      	str	r2, [sp, #60]	; 0x3c
  402ad2:	2301      	movs	r3, #1
  402ad4:	2500      	movs	r5, #0
  402ad6:	f7ff ba94 	b.w	402002 <_svfprintf_r+0x1e6>
  402ada:	681c      	ldr	r4, [r3, #0]
  402adc:	3304      	adds	r3, #4
  402ade:	930f      	str	r3, [sp, #60]	; 0x3c
  402ae0:	2500      	movs	r5, #0
  402ae2:	e421      	b.n	402328 <_svfprintf_r+0x50c>
  402ae4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402ae6:	460a      	mov	r2, r1
  402ae8:	3204      	adds	r2, #4
  402aea:	680c      	ldr	r4, [r1, #0]
  402aec:	920f      	str	r2, [sp, #60]	; 0x3c
  402aee:	2500      	movs	r5, #0
  402af0:	f7ff ba87 	b.w	402002 <_svfprintf_r+0x1e6>
  402af4:	4614      	mov	r4, r2
  402af6:	3301      	adds	r3, #1
  402af8:	4434      	add	r4, r6
  402afa:	2b07      	cmp	r3, #7
  402afc:	9427      	str	r4, [sp, #156]	; 0x9c
  402afe:	9326      	str	r3, [sp, #152]	; 0x98
  402b00:	e888 0060 	stmia.w	r8, {r5, r6}
  402b04:	f77f ab68 	ble.w	4021d8 <_svfprintf_r+0x3bc>
  402b08:	e6b3      	b.n	402872 <_svfprintf_r+0xa56>
  402b0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402b0e:	f8cd b01c 	str.w	fp, [sp, #28]
  402b12:	ae42      	add	r6, sp, #264	; 0x108
  402b14:	3430      	adds	r4, #48	; 0x30
  402b16:	2301      	movs	r3, #1
  402b18:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402b1c:	930e      	str	r3, [sp, #56]	; 0x38
  402b1e:	f7ff ba8d 	b.w	40203c <_svfprintf_r+0x220>
  402b22:	aa25      	add	r2, sp, #148	; 0x94
  402b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b26:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b28:	f002 fdae 	bl	405688 <__ssprint_r>
  402b2c:	2800      	cmp	r0, #0
  402b2e:	f47f aa47 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402b32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b34:	46c8      	mov	r8, r9
  402b36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402b38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b3a:	429a      	cmp	r2, r3
  402b3c:	db44      	blt.n	402bc8 <_svfprintf_r+0xdac>
  402b3e:	9b07      	ldr	r3, [sp, #28]
  402b40:	07d9      	lsls	r1, r3, #31
  402b42:	d441      	bmi.n	402bc8 <_svfprintf_r+0xdac>
  402b44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b46:	9812      	ldr	r0, [sp, #72]	; 0x48
  402b48:	1a9a      	subs	r2, r3, r2
  402b4a:	1a1d      	subs	r5, r3, r0
  402b4c:	4295      	cmp	r5, r2
  402b4e:	bfa8      	it	ge
  402b50:	4615      	movge	r5, r2
  402b52:	2d00      	cmp	r5, #0
  402b54:	dd0e      	ble.n	402b74 <_svfprintf_r+0xd58>
  402b56:	9926      	ldr	r1, [sp, #152]	; 0x98
  402b58:	f8c8 5004 	str.w	r5, [r8, #4]
  402b5c:	3101      	adds	r1, #1
  402b5e:	4406      	add	r6, r0
  402b60:	442c      	add	r4, r5
  402b62:	2907      	cmp	r1, #7
  402b64:	f8c8 6000 	str.w	r6, [r8]
  402b68:	9427      	str	r4, [sp, #156]	; 0x9c
  402b6a:	9126      	str	r1, [sp, #152]	; 0x98
  402b6c:	f300 823b 	bgt.w	402fe6 <_svfprintf_r+0x11ca>
  402b70:	f108 0808 	add.w	r8, r8, #8
  402b74:	2d00      	cmp	r5, #0
  402b76:	bfac      	ite	ge
  402b78:	1b56      	subge	r6, r2, r5
  402b7a:	4616      	movlt	r6, r2
  402b7c:	2e00      	cmp	r6, #0
  402b7e:	f77f ab2d 	ble.w	4021dc <_svfprintf_r+0x3c0>
  402b82:	2e10      	cmp	r6, #16
  402b84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b86:	4db0      	ldr	r5, [pc, #704]	; (402e48 <_svfprintf_r+0x102c>)
  402b88:	ddb5      	ble.n	402af6 <_svfprintf_r+0xcda>
  402b8a:	4622      	mov	r2, r4
  402b8c:	2710      	movs	r7, #16
  402b8e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402b94:	e004      	b.n	402ba0 <_svfprintf_r+0xd84>
  402b96:	f108 0808 	add.w	r8, r8, #8
  402b9a:	3e10      	subs	r6, #16
  402b9c:	2e10      	cmp	r6, #16
  402b9e:	dda9      	ble.n	402af4 <_svfprintf_r+0xcd8>
  402ba0:	3301      	adds	r3, #1
  402ba2:	3210      	adds	r2, #16
  402ba4:	2b07      	cmp	r3, #7
  402ba6:	9227      	str	r2, [sp, #156]	; 0x9c
  402ba8:	9326      	str	r3, [sp, #152]	; 0x98
  402baa:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bae:	ddf2      	ble.n	402b96 <_svfprintf_r+0xd7a>
  402bb0:	aa25      	add	r2, sp, #148	; 0x94
  402bb2:	4621      	mov	r1, r4
  402bb4:	4658      	mov	r0, fp
  402bb6:	f002 fd67 	bl	405688 <__ssprint_r>
  402bba:	2800      	cmp	r0, #0
  402bbc:	f47f aa00 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402bc0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bc4:	46c8      	mov	r8, r9
  402bc6:	e7e8      	b.n	402b9a <_svfprintf_r+0xd7e>
  402bc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bca:	9819      	ldr	r0, [sp, #100]	; 0x64
  402bcc:	991a      	ldr	r1, [sp, #104]	; 0x68
  402bce:	f8c8 1000 	str.w	r1, [r8]
  402bd2:	3301      	adds	r3, #1
  402bd4:	4404      	add	r4, r0
  402bd6:	2b07      	cmp	r3, #7
  402bd8:	9427      	str	r4, [sp, #156]	; 0x9c
  402bda:	f8c8 0004 	str.w	r0, [r8, #4]
  402bde:	9326      	str	r3, [sp, #152]	; 0x98
  402be0:	f300 81f5 	bgt.w	402fce <_svfprintf_r+0x11b2>
  402be4:	f108 0808 	add.w	r8, r8, #8
  402be8:	e7ac      	b.n	402b44 <_svfprintf_r+0xd28>
  402bea:	9b07      	ldr	r3, [sp, #28]
  402bec:	07da      	lsls	r2, r3, #31
  402bee:	f53f adfe 	bmi.w	4027ee <_svfprintf_r+0x9d2>
  402bf2:	3701      	adds	r7, #1
  402bf4:	3401      	adds	r4, #1
  402bf6:	2301      	movs	r3, #1
  402bf8:	2f07      	cmp	r7, #7
  402bfa:	9427      	str	r4, [sp, #156]	; 0x9c
  402bfc:	9726      	str	r7, [sp, #152]	; 0x98
  402bfe:	f8c8 6000 	str.w	r6, [r8]
  402c02:	f8c8 3004 	str.w	r3, [r8, #4]
  402c06:	f77f ae25 	ble.w	402854 <_svfprintf_r+0xa38>
  402c0a:	e74a      	b.n	402aa2 <_svfprintf_r+0xc86>
  402c0c:	aa25      	add	r2, sp, #148	; 0x94
  402c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c10:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c12:	f002 fd39 	bl	405688 <__ssprint_r>
  402c16:	2800      	cmp	r0, #0
  402c18:	f47f a9d2 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402c1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c20:	46c8      	mov	r8, r9
  402c22:	e5f2      	b.n	40280a <_svfprintf_r+0x9ee>
  402c24:	aa25      	add	r2, sp, #148	; 0x94
  402c26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c28:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c2a:	f002 fd2d 	bl	405688 <__ssprint_r>
  402c2e:	2800      	cmp	r0, #0
  402c30:	f47f a9c6 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402c34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c36:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c38:	46c8      	mov	r8, r9
  402c3a:	e5f5      	b.n	402828 <_svfprintf_r+0xa0c>
  402c3c:	464e      	mov	r6, r9
  402c3e:	f7ff b9fd 	b.w	40203c <_svfprintf_r+0x220>
  402c42:	aa25      	add	r2, sp, #148	; 0x94
  402c44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c46:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c48:	f002 fd1e 	bl	405688 <__ssprint_r>
  402c4c:	2800      	cmp	r0, #0
  402c4e:	f47f a9b7 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402c52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c54:	46c8      	mov	r8, r9
  402c56:	f7ff ba72 	b.w	40213e <_svfprintf_r+0x322>
  402c5a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402c5c:	4622      	mov	r2, r4
  402c5e:	4620      	mov	r0, r4
  402c60:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402c62:	4623      	mov	r3, r4
  402c64:	4621      	mov	r1, r4
  402c66:	f002 feb5 	bl	4059d4 <__aeabi_dcmpun>
  402c6a:	2800      	cmp	r0, #0
  402c6c:	f040 8286 	bne.w	40317c <_svfprintf_r+0x1360>
  402c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c72:	3301      	adds	r3, #1
  402c74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c76:	f023 0320 	bic.w	r3, r3, #32
  402c7a:	930e      	str	r3, [sp, #56]	; 0x38
  402c7c:	f000 81e2 	beq.w	403044 <_svfprintf_r+0x1228>
  402c80:	2b47      	cmp	r3, #71	; 0x47
  402c82:	f000 811e 	beq.w	402ec2 <_svfprintf_r+0x10a6>
  402c86:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402c8a:	9307      	str	r3, [sp, #28]
  402c8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c8e:	1e1f      	subs	r7, r3, #0
  402c90:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c92:	9308      	str	r3, [sp, #32]
  402c94:	bfbb      	ittet	lt
  402c96:	463b      	movlt	r3, r7
  402c98:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402c9c:	2300      	movge	r3, #0
  402c9e:	232d      	movlt	r3, #45	; 0x2d
  402ca0:	9310      	str	r3, [sp, #64]	; 0x40
  402ca2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ca4:	2b66      	cmp	r3, #102	; 0x66
  402ca6:	f000 81bb 	beq.w	403020 <_svfprintf_r+0x1204>
  402caa:	2b46      	cmp	r3, #70	; 0x46
  402cac:	f000 80df 	beq.w	402e6e <_svfprintf_r+0x1052>
  402cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402cb2:	9a08      	ldr	r2, [sp, #32]
  402cb4:	2b45      	cmp	r3, #69	; 0x45
  402cb6:	bf0c      	ite	eq
  402cb8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402cba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402cbc:	a823      	add	r0, sp, #140	; 0x8c
  402cbe:	a920      	add	r1, sp, #128	; 0x80
  402cc0:	bf08      	it	eq
  402cc2:	1c5d      	addeq	r5, r3, #1
  402cc4:	9004      	str	r0, [sp, #16]
  402cc6:	9103      	str	r1, [sp, #12]
  402cc8:	a81f      	add	r0, sp, #124	; 0x7c
  402cca:	2102      	movs	r1, #2
  402ccc:	463b      	mov	r3, r7
  402cce:	9002      	str	r0, [sp, #8]
  402cd0:	9501      	str	r5, [sp, #4]
  402cd2:	9100      	str	r1, [sp, #0]
  402cd4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cd6:	f000 fb73 	bl	4033c0 <_dtoa_r>
  402cda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cdc:	2b67      	cmp	r3, #103	; 0x67
  402cde:	4606      	mov	r6, r0
  402ce0:	f040 81e0 	bne.w	4030a4 <_svfprintf_r+0x1288>
  402ce4:	f01b 0f01 	tst.w	fp, #1
  402ce8:	f000 8246 	beq.w	403178 <_svfprintf_r+0x135c>
  402cec:	1974      	adds	r4, r6, r5
  402cee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402cf0:	9808      	ldr	r0, [sp, #32]
  402cf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402cf4:	4639      	mov	r1, r7
  402cf6:	f002 fe3b 	bl	405970 <__aeabi_dcmpeq>
  402cfa:	2800      	cmp	r0, #0
  402cfc:	f040 8165 	bne.w	402fca <_svfprintf_r+0x11ae>
  402d00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d02:	42a3      	cmp	r3, r4
  402d04:	d206      	bcs.n	402d14 <_svfprintf_r+0xef8>
  402d06:	2130      	movs	r1, #48	; 0x30
  402d08:	1c5a      	adds	r2, r3, #1
  402d0a:	9223      	str	r2, [sp, #140]	; 0x8c
  402d0c:	7019      	strb	r1, [r3, #0]
  402d0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d10:	429c      	cmp	r4, r3
  402d12:	d8f9      	bhi.n	402d08 <_svfprintf_r+0xeec>
  402d14:	1b9b      	subs	r3, r3, r6
  402d16:	9313      	str	r3, [sp, #76]	; 0x4c
  402d18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d1a:	2b47      	cmp	r3, #71	; 0x47
  402d1c:	f000 80e9 	beq.w	402ef2 <_svfprintf_r+0x10d6>
  402d20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d22:	2b65      	cmp	r3, #101	; 0x65
  402d24:	f340 81cd 	ble.w	4030c2 <_svfprintf_r+0x12a6>
  402d28:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d2a:	2b66      	cmp	r3, #102	; 0x66
  402d2c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d2e:	9312      	str	r3, [sp, #72]	; 0x48
  402d30:	f000 819e 	beq.w	403070 <_svfprintf_r+0x1254>
  402d34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d36:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d38:	4619      	mov	r1, r3
  402d3a:	4291      	cmp	r1, r2
  402d3c:	f300 818a 	bgt.w	403054 <_svfprintf_r+0x1238>
  402d40:	f01b 0f01 	tst.w	fp, #1
  402d44:	f040 8213 	bne.w	40316e <_svfprintf_r+0x1352>
  402d48:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402d4c:	9308      	str	r3, [sp, #32]
  402d4e:	2367      	movs	r3, #103	; 0x67
  402d50:	920e      	str	r2, [sp, #56]	; 0x38
  402d52:	9311      	str	r3, [sp, #68]	; 0x44
  402d54:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402d56:	2b00      	cmp	r3, #0
  402d58:	f040 80c4 	bne.w	402ee4 <_svfprintf_r+0x10c8>
  402d5c:	930a      	str	r3, [sp, #40]	; 0x28
  402d5e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d62:	f7ff b973 	b.w	40204c <_svfprintf_r+0x230>
  402d66:	4635      	mov	r5, r6
  402d68:	460c      	mov	r4, r1
  402d6a:	4646      	mov	r6, r8
  402d6c:	4690      	mov	r8, r2
  402d6e:	3301      	adds	r3, #1
  402d70:	443c      	add	r4, r7
  402d72:	2b07      	cmp	r3, #7
  402d74:	9427      	str	r4, [sp, #156]	; 0x9c
  402d76:	9326      	str	r3, [sp, #152]	; 0x98
  402d78:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d7c:	f73f aed1 	bgt.w	402b22 <_svfprintf_r+0xd06>
  402d80:	f108 0808 	add.w	r8, r8, #8
  402d84:	e6d7      	b.n	402b36 <_svfprintf_r+0xd1a>
  402d86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d88:	6813      	ldr	r3, [r2, #0]
  402d8a:	3204      	adds	r2, #4
  402d8c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d90:	601a      	str	r2, [r3, #0]
  402d92:	f7ff b86a 	b.w	401e6a <_svfprintf_r+0x4e>
  402d96:	aa25      	add	r2, sp, #148	; 0x94
  402d98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d9c:	f002 fc74 	bl	405688 <__ssprint_r>
  402da0:	2800      	cmp	r0, #0
  402da2:	f47f a90d 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402da6:	46c8      	mov	r8, r9
  402da8:	e48d      	b.n	4026c6 <_svfprintf_r+0x8aa>
  402daa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dac:	4a27      	ldr	r2, [pc, #156]	; (402e4c <_svfprintf_r+0x1030>)
  402dae:	f8c8 2000 	str.w	r2, [r8]
  402db2:	3301      	adds	r3, #1
  402db4:	3401      	adds	r4, #1
  402db6:	2201      	movs	r2, #1
  402db8:	2b07      	cmp	r3, #7
  402dba:	9427      	str	r4, [sp, #156]	; 0x9c
  402dbc:	9326      	str	r3, [sp, #152]	; 0x98
  402dbe:	f8c8 2004 	str.w	r2, [r8, #4]
  402dc2:	dc72      	bgt.n	402eaa <_svfprintf_r+0x108e>
  402dc4:	f108 0808 	add.w	r8, r8, #8
  402dc8:	b929      	cbnz	r1, 402dd6 <_svfprintf_r+0xfba>
  402dca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dcc:	b91b      	cbnz	r3, 402dd6 <_svfprintf_r+0xfba>
  402dce:	9b07      	ldr	r3, [sp, #28]
  402dd0:	07d8      	lsls	r0, r3, #31
  402dd2:	f57f aa03 	bpl.w	4021dc <_svfprintf_r+0x3c0>
  402dd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dd8:	9819      	ldr	r0, [sp, #100]	; 0x64
  402dda:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402ddc:	f8c8 2000 	str.w	r2, [r8]
  402de0:	3301      	adds	r3, #1
  402de2:	4602      	mov	r2, r0
  402de4:	4422      	add	r2, r4
  402de6:	2b07      	cmp	r3, #7
  402de8:	9227      	str	r2, [sp, #156]	; 0x9c
  402dea:	f8c8 0004 	str.w	r0, [r8, #4]
  402dee:	9326      	str	r3, [sp, #152]	; 0x98
  402df0:	f300 818d 	bgt.w	40310e <_svfprintf_r+0x12f2>
  402df4:	f108 0808 	add.w	r8, r8, #8
  402df8:	2900      	cmp	r1, #0
  402dfa:	f2c0 8165 	blt.w	4030c8 <_svfprintf_r+0x12ac>
  402dfe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402e00:	f8c8 6000 	str.w	r6, [r8]
  402e04:	3301      	adds	r3, #1
  402e06:	188c      	adds	r4, r1, r2
  402e08:	2b07      	cmp	r3, #7
  402e0a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e0c:	9326      	str	r3, [sp, #152]	; 0x98
  402e0e:	f8c8 1004 	str.w	r1, [r8, #4]
  402e12:	f77f a9e1 	ble.w	4021d8 <_svfprintf_r+0x3bc>
  402e16:	e52c      	b.n	402872 <_svfprintf_r+0xa56>
  402e18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e1c:	6813      	ldr	r3, [r2, #0]
  402e1e:	17cd      	asrs	r5, r1, #31
  402e20:	4608      	mov	r0, r1
  402e22:	3204      	adds	r2, #4
  402e24:	4629      	mov	r1, r5
  402e26:	920f      	str	r2, [sp, #60]	; 0x3c
  402e28:	e9c3 0100 	strd	r0, r1, [r3]
  402e2c:	f7ff b81d 	b.w	401e6a <_svfprintf_r+0x4e>
  402e30:	aa25      	add	r2, sp, #148	; 0x94
  402e32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e34:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e36:	f002 fc27 	bl	405688 <__ssprint_r>
  402e3a:	2800      	cmp	r0, #0
  402e3c:	f47f a8c0 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402e40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e42:	46c8      	mov	r8, r9
  402e44:	e458      	b.n	4026f8 <_svfprintf_r+0x8dc>
  402e46:	bf00      	nop
  402e48:	00405df0 	.word	0x00405df0
  402e4c:	00405ddc 	.word	0x00405ddc
  402e50:	2140      	movs	r1, #64	; 0x40
  402e52:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e54:	f001 fb40 	bl	4044d8 <_malloc_r>
  402e58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e5a:	6010      	str	r0, [r2, #0]
  402e5c:	6110      	str	r0, [r2, #16]
  402e5e:	2800      	cmp	r0, #0
  402e60:	f000 81f2 	beq.w	403248 <_svfprintf_r+0x142c>
  402e64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e66:	2340      	movs	r3, #64	; 0x40
  402e68:	6153      	str	r3, [r2, #20]
  402e6a:	f7fe bfee 	b.w	401e4a <_svfprintf_r+0x2e>
  402e6e:	a823      	add	r0, sp, #140	; 0x8c
  402e70:	a920      	add	r1, sp, #128	; 0x80
  402e72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402e74:	9004      	str	r0, [sp, #16]
  402e76:	9103      	str	r1, [sp, #12]
  402e78:	a81f      	add	r0, sp, #124	; 0x7c
  402e7a:	2103      	movs	r1, #3
  402e7c:	9002      	str	r0, [sp, #8]
  402e7e:	9a08      	ldr	r2, [sp, #32]
  402e80:	9401      	str	r4, [sp, #4]
  402e82:	463b      	mov	r3, r7
  402e84:	9100      	str	r1, [sp, #0]
  402e86:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e88:	f000 fa9a 	bl	4033c0 <_dtoa_r>
  402e8c:	4625      	mov	r5, r4
  402e8e:	4606      	mov	r6, r0
  402e90:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e92:	2b46      	cmp	r3, #70	; 0x46
  402e94:	eb06 0405 	add.w	r4, r6, r5
  402e98:	f47f af29 	bne.w	402cee <_svfprintf_r+0xed2>
  402e9c:	7833      	ldrb	r3, [r6, #0]
  402e9e:	2b30      	cmp	r3, #48	; 0x30
  402ea0:	f000 8178 	beq.w	403194 <_svfprintf_r+0x1378>
  402ea4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402ea6:	442c      	add	r4, r5
  402ea8:	e721      	b.n	402cee <_svfprintf_r+0xed2>
  402eaa:	aa25      	add	r2, sp, #148	; 0x94
  402eac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eae:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eb0:	f002 fbea 	bl	405688 <__ssprint_r>
  402eb4:	2800      	cmp	r0, #0
  402eb6:	f47f a883 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402eba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ebc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ebe:	46c8      	mov	r8, r9
  402ec0:	e782      	b.n	402dc8 <_svfprintf_r+0xfac>
  402ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ec4:	2b00      	cmp	r3, #0
  402ec6:	bf08      	it	eq
  402ec8:	2301      	moveq	r3, #1
  402eca:	930a      	str	r3, [sp, #40]	; 0x28
  402ecc:	e6db      	b.n	402c86 <_svfprintf_r+0xe6a>
  402ece:	4630      	mov	r0, r6
  402ed0:	940a      	str	r4, [sp, #40]	; 0x28
  402ed2:	f7fe ff35 	bl	401d40 <strlen>
  402ed6:	950f      	str	r5, [sp, #60]	; 0x3c
  402ed8:	900e      	str	r0, [sp, #56]	; 0x38
  402eda:	f8cd b01c 	str.w	fp, [sp, #28]
  402ede:	4603      	mov	r3, r0
  402ee0:	f7ff b9f9 	b.w	4022d6 <_svfprintf_r+0x4ba>
  402ee4:	272d      	movs	r7, #45	; 0x2d
  402ee6:	2300      	movs	r3, #0
  402ee8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402eec:	930a      	str	r3, [sp, #40]	; 0x28
  402eee:	f7ff b8ae 	b.w	40204e <_svfprintf_r+0x232>
  402ef2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ef4:	9312      	str	r3, [sp, #72]	; 0x48
  402ef6:	461a      	mov	r2, r3
  402ef8:	3303      	adds	r3, #3
  402efa:	db04      	blt.n	402f06 <_svfprintf_r+0x10ea>
  402efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402efe:	4619      	mov	r1, r3
  402f00:	4291      	cmp	r1, r2
  402f02:	f6bf af17 	bge.w	402d34 <_svfprintf_r+0xf18>
  402f06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f08:	3b02      	subs	r3, #2
  402f0a:	9311      	str	r3, [sp, #68]	; 0x44
  402f0c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402f10:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402f14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f16:	3b01      	subs	r3, #1
  402f18:	2b00      	cmp	r3, #0
  402f1a:	931f      	str	r3, [sp, #124]	; 0x7c
  402f1c:	bfbd      	ittte	lt
  402f1e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402f20:	f1c3 0301 	rsblt	r3, r3, #1
  402f24:	222d      	movlt	r2, #45	; 0x2d
  402f26:	222b      	movge	r2, #43	; 0x2b
  402f28:	2b09      	cmp	r3, #9
  402f2a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402f2e:	f340 8116 	ble.w	40315e <_svfprintf_r+0x1342>
  402f32:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402f36:	4620      	mov	r0, r4
  402f38:	4dab      	ldr	r5, [pc, #684]	; (4031e8 <_svfprintf_r+0x13cc>)
  402f3a:	e000      	b.n	402f3e <_svfprintf_r+0x1122>
  402f3c:	4610      	mov	r0, r2
  402f3e:	fb85 1203 	smull	r1, r2, r5, r3
  402f42:	17d9      	asrs	r1, r3, #31
  402f44:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402f48:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402f4c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402f50:	3230      	adds	r2, #48	; 0x30
  402f52:	2909      	cmp	r1, #9
  402f54:	f800 2c01 	strb.w	r2, [r0, #-1]
  402f58:	460b      	mov	r3, r1
  402f5a:	f100 32ff 	add.w	r2, r0, #4294967295
  402f5e:	dced      	bgt.n	402f3c <_svfprintf_r+0x1120>
  402f60:	3330      	adds	r3, #48	; 0x30
  402f62:	3802      	subs	r0, #2
  402f64:	b2d9      	uxtb	r1, r3
  402f66:	4284      	cmp	r4, r0
  402f68:	f802 1c01 	strb.w	r1, [r2, #-1]
  402f6c:	f240 8165 	bls.w	40323a <_svfprintf_r+0x141e>
  402f70:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402f74:	4613      	mov	r3, r2
  402f76:	e001      	b.n	402f7c <_svfprintf_r+0x1160>
  402f78:	f813 1b01 	ldrb.w	r1, [r3], #1
  402f7c:	f800 1b01 	strb.w	r1, [r0], #1
  402f80:	42a3      	cmp	r3, r4
  402f82:	d1f9      	bne.n	402f78 <_svfprintf_r+0x115c>
  402f84:	3301      	adds	r3, #1
  402f86:	1a9b      	subs	r3, r3, r2
  402f88:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402f8c:	4413      	add	r3, r2
  402f8e:	aa21      	add	r2, sp, #132	; 0x84
  402f90:	1a9b      	subs	r3, r3, r2
  402f92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f94:	931b      	str	r3, [sp, #108]	; 0x6c
  402f96:	2a01      	cmp	r2, #1
  402f98:	4413      	add	r3, r2
  402f9a:	930e      	str	r3, [sp, #56]	; 0x38
  402f9c:	f340 8119 	ble.w	4031d2 <_svfprintf_r+0x13b6>
  402fa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fa2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402fa4:	4413      	add	r3, r2
  402fa6:	930e      	str	r3, [sp, #56]	; 0x38
  402fa8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402fac:	9308      	str	r3, [sp, #32]
  402fae:	2300      	movs	r3, #0
  402fb0:	9312      	str	r3, [sp, #72]	; 0x48
  402fb2:	e6cf      	b.n	402d54 <_svfprintf_r+0xf38>
  402fb4:	aa25      	add	r2, sp, #148	; 0x94
  402fb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fba:	f002 fb65 	bl	405688 <__ssprint_r>
  402fbe:	2800      	cmp	r0, #0
  402fc0:	f47e affe 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402fc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fc6:	46c8      	mov	r8, r9
  402fc8:	e4d7      	b.n	40297a <_svfprintf_r+0xb5e>
  402fca:	4623      	mov	r3, r4
  402fcc:	e6a2      	b.n	402d14 <_svfprintf_r+0xef8>
  402fce:	aa25      	add	r2, sp, #148	; 0x94
  402fd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fd4:	f002 fb58 	bl	405688 <__ssprint_r>
  402fd8:	2800      	cmp	r0, #0
  402fda:	f47e aff1 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402fde:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402fe0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fe2:	46c8      	mov	r8, r9
  402fe4:	e5ae      	b.n	402b44 <_svfprintf_r+0xd28>
  402fe6:	aa25      	add	r2, sp, #148	; 0x94
  402fe8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fea:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fec:	f002 fb4c 	bl	405688 <__ssprint_r>
  402ff0:	2800      	cmp	r0, #0
  402ff2:	f47e afe5 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  402ff6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ff8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ffa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ffc:	1a9a      	subs	r2, r3, r2
  402ffe:	46c8      	mov	r8, r9
  403000:	e5b8      	b.n	402b74 <_svfprintf_r+0xd58>
  403002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403004:	9612      	str	r6, [sp, #72]	; 0x48
  403006:	2b06      	cmp	r3, #6
  403008:	bf28      	it	cs
  40300a:	2306      	movcs	r3, #6
  40300c:	960a      	str	r6, [sp, #40]	; 0x28
  40300e:	4637      	mov	r7, r6
  403010:	9308      	str	r3, [sp, #32]
  403012:	950f      	str	r5, [sp, #60]	; 0x3c
  403014:	f8cd b01c 	str.w	fp, [sp, #28]
  403018:	930e      	str	r3, [sp, #56]	; 0x38
  40301a:	4e74      	ldr	r6, [pc, #464]	; (4031ec <_svfprintf_r+0x13d0>)
  40301c:	f7ff b816 	b.w	40204c <_svfprintf_r+0x230>
  403020:	a823      	add	r0, sp, #140	; 0x8c
  403022:	a920      	add	r1, sp, #128	; 0x80
  403024:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403026:	9004      	str	r0, [sp, #16]
  403028:	9103      	str	r1, [sp, #12]
  40302a:	a81f      	add	r0, sp, #124	; 0x7c
  40302c:	2103      	movs	r1, #3
  40302e:	9002      	str	r0, [sp, #8]
  403030:	9a08      	ldr	r2, [sp, #32]
  403032:	9501      	str	r5, [sp, #4]
  403034:	463b      	mov	r3, r7
  403036:	9100      	str	r1, [sp, #0]
  403038:	980c      	ldr	r0, [sp, #48]	; 0x30
  40303a:	f000 f9c1 	bl	4033c0 <_dtoa_r>
  40303e:	4606      	mov	r6, r0
  403040:	1944      	adds	r4, r0, r5
  403042:	e72b      	b.n	402e9c <_svfprintf_r+0x1080>
  403044:	2306      	movs	r3, #6
  403046:	930a      	str	r3, [sp, #40]	; 0x28
  403048:	e61d      	b.n	402c86 <_svfprintf_r+0xe6a>
  40304a:	272d      	movs	r7, #45	; 0x2d
  40304c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403050:	f7ff bacd 	b.w	4025ee <_svfprintf_r+0x7d2>
  403054:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403056:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403058:	4413      	add	r3, r2
  40305a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40305c:	930e      	str	r3, [sp, #56]	; 0x38
  40305e:	2a00      	cmp	r2, #0
  403060:	f340 80b0 	ble.w	4031c4 <_svfprintf_r+0x13a8>
  403064:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403068:	9308      	str	r3, [sp, #32]
  40306a:	2367      	movs	r3, #103	; 0x67
  40306c:	9311      	str	r3, [sp, #68]	; 0x44
  40306e:	e671      	b.n	402d54 <_svfprintf_r+0xf38>
  403070:	2b00      	cmp	r3, #0
  403072:	f340 80c3 	ble.w	4031fc <_svfprintf_r+0x13e0>
  403076:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403078:	2a00      	cmp	r2, #0
  40307a:	f040 8099 	bne.w	4031b0 <_svfprintf_r+0x1394>
  40307e:	f01b 0f01 	tst.w	fp, #1
  403082:	f040 8095 	bne.w	4031b0 <_svfprintf_r+0x1394>
  403086:	9308      	str	r3, [sp, #32]
  403088:	930e      	str	r3, [sp, #56]	; 0x38
  40308a:	e663      	b.n	402d54 <_svfprintf_r+0xf38>
  40308c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40308e:	9308      	str	r3, [sp, #32]
  403090:	930e      	str	r3, [sp, #56]	; 0x38
  403092:	900a      	str	r0, [sp, #40]	; 0x28
  403094:	950f      	str	r5, [sp, #60]	; 0x3c
  403096:	f8cd b01c 	str.w	fp, [sp, #28]
  40309a:	9012      	str	r0, [sp, #72]	; 0x48
  40309c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030a0:	f7fe bfd4 	b.w	40204c <_svfprintf_r+0x230>
  4030a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030a6:	2b47      	cmp	r3, #71	; 0x47
  4030a8:	f47f ae20 	bne.w	402cec <_svfprintf_r+0xed0>
  4030ac:	f01b 0f01 	tst.w	fp, #1
  4030b0:	f47f aeee 	bne.w	402e90 <_svfprintf_r+0x1074>
  4030b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030b6:	1b9b      	subs	r3, r3, r6
  4030b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4030ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030bc:	2b47      	cmp	r3, #71	; 0x47
  4030be:	f43f af18 	beq.w	402ef2 <_svfprintf_r+0x10d6>
  4030c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4030c4:	9312      	str	r3, [sp, #72]	; 0x48
  4030c6:	e721      	b.n	402f0c <_svfprintf_r+0x10f0>
  4030c8:	424f      	negs	r7, r1
  4030ca:	3110      	adds	r1, #16
  4030cc:	4d48      	ldr	r5, [pc, #288]	; (4031f0 <_svfprintf_r+0x13d4>)
  4030ce:	da2f      	bge.n	403130 <_svfprintf_r+0x1314>
  4030d0:	2410      	movs	r4, #16
  4030d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4030d6:	e004      	b.n	4030e2 <_svfprintf_r+0x12c6>
  4030d8:	f108 0808 	add.w	r8, r8, #8
  4030dc:	3f10      	subs	r7, #16
  4030de:	2f10      	cmp	r7, #16
  4030e0:	dd26      	ble.n	403130 <_svfprintf_r+0x1314>
  4030e2:	3301      	adds	r3, #1
  4030e4:	3210      	adds	r2, #16
  4030e6:	2b07      	cmp	r3, #7
  4030e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4030ea:	9326      	str	r3, [sp, #152]	; 0x98
  4030ec:	f8c8 5000 	str.w	r5, [r8]
  4030f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4030f4:	ddf0      	ble.n	4030d8 <_svfprintf_r+0x12bc>
  4030f6:	aa25      	add	r2, sp, #148	; 0x94
  4030f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030fa:	4658      	mov	r0, fp
  4030fc:	f002 fac4 	bl	405688 <__ssprint_r>
  403100:	2800      	cmp	r0, #0
  403102:	f47e af5d 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  403106:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403108:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40310a:	46c8      	mov	r8, r9
  40310c:	e7e6      	b.n	4030dc <_svfprintf_r+0x12c0>
  40310e:	aa25      	add	r2, sp, #148	; 0x94
  403110:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403112:	980c      	ldr	r0, [sp, #48]	; 0x30
  403114:	f002 fab8 	bl	405688 <__ssprint_r>
  403118:	2800      	cmp	r0, #0
  40311a:	f47e af51 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  40311e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403120:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403122:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403124:	46c8      	mov	r8, r9
  403126:	e667      	b.n	402df8 <_svfprintf_r+0xfdc>
  403128:	2000      	movs	r0, #0
  40312a:	900a      	str	r0, [sp, #40]	; 0x28
  40312c:	f7fe bed0 	b.w	401ed0 <_svfprintf_r+0xb4>
  403130:	3301      	adds	r3, #1
  403132:	443a      	add	r2, r7
  403134:	2b07      	cmp	r3, #7
  403136:	e888 00a0 	stmia.w	r8, {r5, r7}
  40313a:	9227      	str	r2, [sp, #156]	; 0x9c
  40313c:	9326      	str	r3, [sp, #152]	; 0x98
  40313e:	f108 0808 	add.w	r8, r8, #8
  403142:	f77f ae5c 	ble.w	402dfe <_svfprintf_r+0xfe2>
  403146:	aa25      	add	r2, sp, #148	; 0x94
  403148:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40314a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40314c:	f002 fa9c 	bl	405688 <__ssprint_r>
  403150:	2800      	cmp	r0, #0
  403152:	f47e af35 	bne.w	401fc0 <_svfprintf_r+0x1a4>
  403156:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403158:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40315a:	46c8      	mov	r8, r9
  40315c:	e64f      	b.n	402dfe <_svfprintf_r+0xfe2>
  40315e:	3330      	adds	r3, #48	; 0x30
  403160:	2230      	movs	r2, #48	; 0x30
  403162:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403166:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40316a:	ab22      	add	r3, sp, #136	; 0x88
  40316c:	e70f      	b.n	402f8e <_svfprintf_r+0x1172>
  40316e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403170:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403172:	4413      	add	r3, r2
  403174:	930e      	str	r3, [sp, #56]	; 0x38
  403176:	e775      	b.n	403064 <_svfprintf_r+0x1248>
  403178:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40317a:	e5cb      	b.n	402d14 <_svfprintf_r+0xef8>
  40317c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40317e:	4e1d      	ldr	r6, [pc, #116]	; (4031f4 <_svfprintf_r+0x13d8>)
  403180:	2b00      	cmp	r3, #0
  403182:	bfb6      	itet	lt
  403184:	272d      	movlt	r7, #45	; 0x2d
  403186:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40318a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40318e:	4b1a      	ldr	r3, [pc, #104]	; (4031f8 <_svfprintf_r+0x13dc>)
  403190:	f7ff ba2f 	b.w	4025f2 <_svfprintf_r+0x7d6>
  403194:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403196:	9808      	ldr	r0, [sp, #32]
  403198:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40319a:	4639      	mov	r1, r7
  40319c:	f002 fbe8 	bl	405970 <__aeabi_dcmpeq>
  4031a0:	2800      	cmp	r0, #0
  4031a2:	f47f ae7f 	bne.w	402ea4 <_svfprintf_r+0x1088>
  4031a6:	f1c5 0501 	rsb	r5, r5, #1
  4031aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4031ac:	442c      	add	r4, r5
  4031ae:	e59e      	b.n	402cee <_svfprintf_r+0xed2>
  4031b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4031b4:	4413      	add	r3, r2
  4031b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031b8:	441a      	add	r2, r3
  4031ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4031be:	920e      	str	r2, [sp, #56]	; 0x38
  4031c0:	9308      	str	r3, [sp, #32]
  4031c2:	e5c7      	b.n	402d54 <_svfprintf_r+0xf38>
  4031c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4031c8:	f1c3 0301 	rsb	r3, r3, #1
  4031cc:	441a      	add	r2, r3
  4031ce:	4613      	mov	r3, r2
  4031d0:	e7d0      	b.n	403174 <_svfprintf_r+0x1358>
  4031d2:	f01b 0301 	ands.w	r3, fp, #1
  4031d6:	9312      	str	r3, [sp, #72]	; 0x48
  4031d8:	f47f aee2 	bne.w	402fa0 <_svfprintf_r+0x1184>
  4031dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031e2:	9308      	str	r3, [sp, #32]
  4031e4:	e5b6      	b.n	402d54 <_svfprintf_r+0xf38>
  4031e6:	bf00      	nop
  4031e8:	66666667 	.word	0x66666667
  4031ec:	00405dd4 	.word	0x00405dd4
  4031f0:	00405df0 	.word	0x00405df0
  4031f4:	00405da8 	.word	0x00405da8
  4031f8:	00405da4 	.word	0x00405da4
  4031fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031fe:	b913      	cbnz	r3, 403206 <_svfprintf_r+0x13ea>
  403200:	f01b 0f01 	tst.w	fp, #1
  403204:	d002      	beq.n	40320c <_svfprintf_r+0x13f0>
  403206:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403208:	3301      	adds	r3, #1
  40320a:	e7d4      	b.n	4031b6 <_svfprintf_r+0x139a>
  40320c:	2301      	movs	r3, #1
  40320e:	e73a      	b.n	403086 <_svfprintf_r+0x126a>
  403210:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403212:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403216:	6828      	ldr	r0, [r5, #0]
  403218:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40321c:	900a      	str	r0, [sp, #40]	; 0x28
  40321e:	4628      	mov	r0, r5
  403220:	3004      	adds	r0, #4
  403222:	46a2      	mov	sl, r4
  403224:	900f      	str	r0, [sp, #60]	; 0x3c
  403226:	f7fe be51 	b.w	401ecc <_svfprintf_r+0xb0>
  40322a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40322e:	f7ff b867 	b.w	402300 <_svfprintf_r+0x4e4>
  403232:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403236:	f7ff ba15 	b.w	402664 <_svfprintf_r+0x848>
  40323a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40323e:	e6a6      	b.n	402f8e <_svfprintf_r+0x1172>
  403240:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403244:	f7ff b8eb 	b.w	40241e <_svfprintf_r+0x602>
  403248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40324a:	230c      	movs	r3, #12
  40324c:	6013      	str	r3, [r2, #0]
  40324e:	f04f 33ff 	mov.w	r3, #4294967295
  403252:	9309      	str	r3, [sp, #36]	; 0x24
  403254:	f7fe bebd 	b.w	401fd2 <_svfprintf_r+0x1b6>
  403258:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40325c:	f7ff b99a 	b.w	402594 <_svfprintf_r+0x778>
  403260:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403264:	f7ff b976 	b.w	402554 <_svfprintf_r+0x738>
  403268:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40326c:	f7ff b959 	b.w	402522 <_svfprintf_r+0x706>
  403270:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403274:	f7ff b912 	b.w	40249c <_svfprintf_r+0x680>

00403278 <register_fini>:
  403278:	4b02      	ldr	r3, [pc, #8]	; (403284 <register_fini+0xc>)
  40327a:	b113      	cbz	r3, 403282 <register_fini+0xa>
  40327c:	4802      	ldr	r0, [pc, #8]	; (403288 <register_fini+0x10>)
  40327e:	f000 b805 	b.w	40328c <atexit>
  403282:	4770      	bx	lr
  403284:	00000000 	.word	0x00000000
  403288:	00404215 	.word	0x00404215

0040328c <atexit>:
  40328c:	2300      	movs	r3, #0
  40328e:	4601      	mov	r1, r0
  403290:	461a      	mov	r2, r3
  403292:	4618      	mov	r0, r3
  403294:	f002 ba84 	b.w	4057a0 <__register_exitproc>

00403298 <quorem>:
  403298:	6902      	ldr	r2, [r0, #16]
  40329a:	690b      	ldr	r3, [r1, #16]
  40329c:	4293      	cmp	r3, r2
  40329e:	f300 808d 	bgt.w	4033bc <quorem+0x124>
  4032a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032a6:	f103 38ff 	add.w	r8, r3, #4294967295
  4032aa:	f101 0714 	add.w	r7, r1, #20
  4032ae:	f100 0b14 	add.w	fp, r0, #20
  4032b2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4032b6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4032ba:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4032be:	b083      	sub	sp, #12
  4032c0:	3201      	adds	r2, #1
  4032c2:	fbb3 f9f2 	udiv	r9, r3, r2
  4032c6:	eb0b 0304 	add.w	r3, fp, r4
  4032ca:	9400      	str	r4, [sp, #0]
  4032cc:	eb07 0a04 	add.w	sl, r7, r4
  4032d0:	9301      	str	r3, [sp, #4]
  4032d2:	f1b9 0f00 	cmp.w	r9, #0
  4032d6:	d039      	beq.n	40334c <quorem+0xb4>
  4032d8:	2500      	movs	r5, #0
  4032da:	462e      	mov	r6, r5
  4032dc:	46bc      	mov	ip, r7
  4032de:	46de      	mov	lr, fp
  4032e0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4032e4:	f8de 3000 	ldr.w	r3, [lr]
  4032e8:	b2a2      	uxth	r2, r4
  4032ea:	fb09 5502 	mla	r5, r9, r2, r5
  4032ee:	0c22      	lsrs	r2, r4, #16
  4032f0:	0c2c      	lsrs	r4, r5, #16
  4032f2:	fb09 4202 	mla	r2, r9, r2, r4
  4032f6:	b2ad      	uxth	r5, r5
  4032f8:	1b75      	subs	r5, r6, r5
  4032fa:	b296      	uxth	r6, r2
  4032fc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403300:	fa15 f383 	uxtah	r3, r5, r3
  403304:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403308:	b29b      	uxth	r3, r3
  40330a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40330e:	45e2      	cmp	sl, ip
  403310:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403314:	f84e 3b04 	str.w	r3, [lr], #4
  403318:	ea4f 4626 	mov.w	r6, r6, asr #16
  40331c:	d2e0      	bcs.n	4032e0 <quorem+0x48>
  40331e:	9b00      	ldr	r3, [sp, #0]
  403320:	f85b 3003 	ldr.w	r3, [fp, r3]
  403324:	b993      	cbnz	r3, 40334c <quorem+0xb4>
  403326:	9c01      	ldr	r4, [sp, #4]
  403328:	1f23      	subs	r3, r4, #4
  40332a:	459b      	cmp	fp, r3
  40332c:	d20c      	bcs.n	403348 <quorem+0xb0>
  40332e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403332:	b94b      	cbnz	r3, 403348 <quorem+0xb0>
  403334:	f1a4 0308 	sub.w	r3, r4, #8
  403338:	e002      	b.n	403340 <quorem+0xa8>
  40333a:	681a      	ldr	r2, [r3, #0]
  40333c:	3b04      	subs	r3, #4
  40333e:	b91a      	cbnz	r2, 403348 <quorem+0xb0>
  403340:	459b      	cmp	fp, r3
  403342:	f108 38ff 	add.w	r8, r8, #4294967295
  403346:	d3f8      	bcc.n	40333a <quorem+0xa2>
  403348:	f8c0 8010 	str.w	r8, [r0, #16]
  40334c:	4604      	mov	r4, r0
  40334e:	f001 fee7 	bl	405120 <__mcmp>
  403352:	2800      	cmp	r0, #0
  403354:	db2e      	blt.n	4033b4 <quorem+0x11c>
  403356:	f109 0901 	add.w	r9, r9, #1
  40335a:	465d      	mov	r5, fp
  40335c:	2300      	movs	r3, #0
  40335e:	f857 1b04 	ldr.w	r1, [r7], #4
  403362:	6828      	ldr	r0, [r5, #0]
  403364:	b28a      	uxth	r2, r1
  403366:	1a9a      	subs	r2, r3, r2
  403368:	0c0b      	lsrs	r3, r1, #16
  40336a:	fa12 f280 	uxtah	r2, r2, r0
  40336e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403372:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403376:	b292      	uxth	r2, r2
  403378:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40337c:	45ba      	cmp	sl, r7
  40337e:	f845 2b04 	str.w	r2, [r5], #4
  403382:	ea4f 4323 	mov.w	r3, r3, asr #16
  403386:	d2ea      	bcs.n	40335e <quorem+0xc6>
  403388:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40338c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403390:	b982      	cbnz	r2, 4033b4 <quorem+0x11c>
  403392:	1f1a      	subs	r2, r3, #4
  403394:	4593      	cmp	fp, r2
  403396:	d20b      	bcs.n	4033b0 <quorem+0x118>
  403398:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40339c:	b942      	cbnz	r2, 4033b0 <quorem+0x118>
  40339e:	3b08      	subs	r3, #8
  4033a0:	e002      	b.n	4033a8 <quorem+0x110>
  4033a2:	681a      	ldr	r2, [r3, #0]
  4033a4:	3b04      	subs	r3, #4
  4033a6:	b91a      	cbnz	r2, 4033b0 <quorem+0x118>
  4033a8:	459b      	cmp	fp, r3
  4033aa:	f108 38ff 	add.w	r8, r8, #4294967295
  4033ae:	d3f8      	bcc.n	4033a2 <quorem+0x10a>
  4033b0:	f8c4 8010 	str.w	r8, [r4, #16]
  4033b4:	4648      	mov	r0, r9
  4033b6:	b003      	add	sp, #12
  4033b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033bc:	2000      	movs	r0, #0
  4033be:	4770      	bx	lr

004033c0 <_dtoa_r>:
  4033c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4033c6:	b09b      	sub	sp, #108	; 0x6c
  4033c8:	4604      	mov	r4, r0
  4033ca:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4033cc:	4692      	mov	sl, r2
  4033ce:	469b      	mov	fp, r3
  4033d0:	b141      	cbz	r1, 4033e4 <_dtoa_r+0x24>
  4033d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4033d4:	604a      	str	r2, [r1, #4]
  4033d6:	2301      	movs	r3, #1
  4033d8:	4093      	lsls	r3, r2
  4033da:	608b      	str	r3, [r1, #8]
  4033dc:	f001 fcc8 	bl	404d70 <_Bfree>
  4033e0:	2300      	movs	r3, #0
  4033e2:	6423      	str	r3, [r4, #64]	; 0x40
  4033e4:	f1bb 0f00 	cmp.w	fp, #0
  4033e8:	465d      	mov	r5, fp
  4033ea:	db35      	blt.n	403458 <_dtoa_r+0x98>
  4033ec:	2300      	movs	r3, #0
  4033ee:	6033      	str	r3, [r6, #0]
  4033f0:	4b9d      	ldr	r3, [pc, #628]	; (403668 <_dtoa_r+0x2a8>)
  4033f2:	43ab      	bics	r3, r5
  4033f4:	d015      	beq.n	403422 <_dtoa_r+0x62>
  4033f6:	4650      	mov	r0, sl
  4033f8:	4659      	mov	r1, fp
  4033fa:	2200      	movs	r2, #0
  4033fc:	2300      	movs	r3, #0
  4033fe:	f002 fab7 	bl	405970 <__aeabi_dcmpeq>
  403402:	4680      	mov	r8, r0
  403404:	2800      	cmp	r0, #0
  403406:	d02d      	beq.n	403464 <_dtoa_r+0xa4>
  403408:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40340a:	2301      	movs	r3, #1
  40340c:	6013      	str	r3, [r2, #0]
  40340e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403410:	2b00      	cmp	r3, #0
  403412:	f000 80bd 	beq.w	403590 <_dtoa_r+0x1d0>
  403416:	4895      	ldr	r0, [pc, #596]	; (40366c <_dtoa_r+0x2ac>)
  403418:	6018      	str	r0, [r3, #0]
  40341a:	3801      	subs	r0, #1
  40341c:	b01b      	add	sp, #108	; 0x6c
  40341e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403422:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403424:	f242 730f 	movw	r3, #9999	; 0x270f
  403428:	6013      	str	r3, [r2, #0]
  40342a:	f1ba 0f00 	cmp.w	sl, #0
  40342e:	d10d      	bne.n	40344c <_dtoa_r+0x8c>
  403430:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403434:	b955      	cbnz	r5, 40344c <_dtoa_r+0x8c>
  403436:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403438:	488d      	ldr	r0, [pc, #564]	; (403670 <_dtoa_r+0x2b0>)
  40343a:	2b00      	cmp	r3, #0
  40343c:	d0ee      	beq.n	40341c <_dtoa_r+0x5c>
  40343e:	f100 0308 	add.w	r3, r0, #8
  403442:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403444:	6013      	str	r3, [r2, #0]
  403446:	b01b      	add	sp, #108	; 0x6c
  403448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40344c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40344e:	4889      	ldr	r0, [pc, #548]	; (403674 <_dtoa_r+0x2b4>)
  403450:	2b00      	cmp	r3, #0
  403452:	d0e3      	beq.n	40341c <_dtoa_r+0x5c>
  403454:	1cc3      	adds	r3, r0, #3
  403456:	e7f4      	b.n	403442 <_dtoa_r+0x82>
  403458:	2301      	movs	r3, #1
  40345a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40345e:	6033      	str	r3, [r6, #0]
  403460:	46ab      	mov	fp, r5
  403462:	e7c5      	b.n	4033f0 <_dtoa_r+0x30>
  403464:	aa18      	add	r2, sp, #96	; 0x60
  403466:	ab19      	add	r3, sp, #100	; 0x64
  403468:	9201      	str	r2, [sp, #4]
  40346a:	9300      	str	r3, [sp, #0]
  40346c:	4652      	mov	r2, sl
  40346e:	465b      	mov	r3, fp
  403470:	4620      	mov	r0, r4
  403472:	f001 fef5 	bl	405260 <__d2b>
  403476:	0d2b      	lsrs	r3, r5, #20
  403478:	4681      	mov	r9, r0
  40347a:	d071      	beq.n	403560 <_dtoa_r+0x1a0>
  40347c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403480:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403484:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403486:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40348a:	4650      	mov	r0, sl
  40348c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403490:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403494:	2200      	movs	r2, #0
  403496:	4b78      	ldr	r3, [pc, #480]	; (403678 <_dtoa_r+0x2b8>)
  403498:	f7fd ffea 	bl	401470 <__aeabi_dsub>
  40349c:	a36c      	add	r3, pc, #432	; (adr r3, 403650 <_dtoa_r+0x290>)
  40349e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034a2:	f7fe f999 	bl	4017d8 <__aeabi_dmul>
  4034a6:	a36c      	add	r3, pc, #432	; (adr r3, 403658 <_dtoa_r+0x298>)
  4034a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034ac:	f7fd ffe2 	bl	401474 <__adddf3>
  4034b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034b4:	4630      	mov	r0, r6
  4034b6:	f7fe f929 	bl	40170c <__aeabi_i2d>
  4034ba:	a369      	add	r3, pc, #420	; (adr r3, 403660 <_dtoa_r+0x2a0>)
  4034bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034c0:	f7fe f98a 	bl	4017d8 <__aeabi_dmul>
  4034c4:	4602      	mov	r2, r0
  4034c6:	460b      	mov	r3, r1
  4034c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4034cc:	f7fd ffd2 	bl	401474 <__adddf3>
  4034d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4034d4:	f002 fa94 	bl	405a00 <__aeabi_d2iz>
  4034d8:	2200      	movs	r2, #0
  4034da:	9002      	str	r0, [sp, #8]
  4034dc:	2300      	movs	r3, #0
  4034de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4034e2:	f002 fa4f 	bl	405984 <__aeabi_dcmplt>
  4034e6:	2800      	cmp	r0, #0
  4034e8:	f040 8173 	bne.w	4037d2 <_dtoa_r+0x412>
  4034ec:	9d02      	ldr	r5, [sp, #8]
  4034ee:	2d16      	cmp	r5, #22
  4034f0:	f200 815d 	bhi.w	4037ae <_dtoa_r+0x3ee>
  4034f4:	4b61      	ldr	r3, [pc, #388]	; (40367c <_dtoa_r+0x2bc>)
  4034f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4034fa:	e9d3 0100 	ldrd	r0, r1, [r3]
  4034fe:	4652      	mov	r2, sl
  403500:	465b      	mov	r3, fp
  403502:	f002 fa5d 	bl	4059c0 <__aeabi_dcmpgt>
  403506:	2800      	cmp	r0, #0
  403508:	f000 81c5 	beq.w	403896 <_dtoa_r+0x4d6>
  40350c:	1e6b      	subs	r3, r5, #1
  40350e:	9302      	str	r3, [sp, #8]
  403510:	2300      	movs	r3, #0
  403512:	930e      	str	r3, [sp, #56]	; 0x38
  403514:	1bbf      	subs	r7, r7, r6
  403516:	1e7b      	subs	r3, r7, #1
  403518:	9306      	str	r3, [sp, #24]
  40351a:	f100 8154 	bmi.w	4037c6 <_dtoa_r+0x406>
  40351e:	2300      	movs	r3, #0
  403520:	9308      	str	r3, [sp, #32]
  403522:	9b02      	ldr	r3, [sp, #8]
  403524:	2b00      	cmp	r3, #0
  403526:	f2c0 8145 	blt.w	4037b4 <_dtoa_r+0x3f4>
  40352a:	9a06      	ldr	r2, [sp, #24]
  40352c:	930d      	str	r3, [sp, #52]	; 0x34
  40352e:	4611      	mov	r1, r2
  403530:	4419      	add	r1, r3
  403532:	2300      	movs	r3, #0
  403534:	9106      	str	r1, [sp, #24]
  403536:	930c      	str	r3, [sp, #48]	; 0x30
  403538:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40353a:	2b09      	cmp	r3, #9
  40353c:	d82a      	bhi.n	403594 <_dtoa_r+0x1d4>
  40353e:	2b05      	cmp	r3, #5
  403540:	f340 865b 	ble.w	4041fa <_dtoa_r+0xe3a>
  403544:	3b04      	subs	r3, #4
  403546:	9324      	str	r3, [sp, #144]	; 0x90
  403548:	2500      	movs	r5, #0
  40354a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40354c:	3b02      	subs	r3, #2
  40354e:	2b03      	cmp	r3, #3
  403550:	f200 8642 	bhi.w	4041d8 <_dtoa_r+0xe18>
  403554:	e8df f013 	tbh	[pc, r3, lsl #1]
  403558:	02c903d4 	.word	0x02c903d4
  40355c:	046103df 	.word	0x046103df
  403560:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403562:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403564:	443e      	add	r6, r7
  403566:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40356a:	2b20      	cmp	r3, #32
  40356c:	f340 818e 	ble.w	40388c <_dtoa_r+0x4cc>
  403570:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403574:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403578:	409d      	lsls	r5, r3
  40357a:	fa2a f000 	lsr.w	r0, sl, r0
  40357e:	4328      	orrs	r0, r5
  403580:	f7fe f8b4 	bl	4016ec <__aeabi_ui2d>
  403584:	2301      	movs	r3, #1
  403586:	3e01      	subs	r6, #1
  403588:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40358c:	9314      	str	r3, [sp, #80]	; 0x50
  40358e:	e781      	b.n	403494 <_dtoa_r+0xd4>
  403590:	483b      	ldr	r0, [pc, #236]	; (403680 <_dtoa_r+0x2c0>)
  403592:	e743      	b.n	40341c <_dtoa_r+0x5c>
  403594:	2100      	movs	r1, #0
  403596:	6461      	str	r1, [r4, #68]	; 0x44
  403598:	4620      	mov	r0, r4
  40359a:	9125      	str	r1, [sp, #148]	; 0x94
  40359c:	f001 fbc2 	bl	404d24 <_Balloc>
  4035a0:	f04f 33ff 	mov.w	r3, #4294967295
  4035a4:	930a      	str	r3, [sp, #40]	; 0x28
  4035a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4035a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4035aa:	2301      	movs	r3, #1
  4035ac:	9004      	str	r0, [sp, #16]
  4035ae:	6420      	str	r0, [r4, #64]	; 0x40
  4035b0:	9224      	str	r2, [sp, #144]	; 0x90
  4035b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4035b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4035b6:	2b00      	cmp	r3, #0
  4035b8:	f2c0 80d9 	blt.w	40376e <_dtoa_r+0x3ae>
  4035bc:	9a02      	ldr	r2, [sp, #8]
  4035be:	2a0e      	cmp	r2, #14
  4035c0:	f300 80d5 	bgt.w	40376e <_dtoa_r+0x3ae>
  4035c4:	4b2d      	ldr	r3, [pc, #180]	; (40367c <_dtoa_r+0x2bc>)
  4035c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4035ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4035d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4035d4:	2b00      	cmp	r3, #0
  4035d6:	f2c0 83ba 	blt.w	403d4e <_dtoa_r+0x98e>
  4035da:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4035de:	4650      	mov	r0, sl
  4035e0:	462a      	mov	r2, r5
  4035e2:	4633      	mov	r3, r6
  4035e4:	4659      	mov	r1, fp
  4035e6:	f7fe fa21 	bl	401a2c <__aeabi_ddiv>
  4035ea:	f002 fa09 	bl	405a00 <__aeabi_d2iz>
  4035ee:	4680      	mov	r8, r0
  4035f0:	f7fe f88c 	bl	40170c <__aeabi_i2d>
  4035f4:	462a      	mov	r2, r5
  4035f6:	4633      	mov	r3, r6
  4035f8:	f7fe f8ee 	bl	4017d8 <__aeabi_dmul>
  4035fc:	460b      	mov	r3, r1
  4035fe:	4602      	mov	r2, r0
  403600:	4659      	mov	r1, fp
  403602:	4650      	mov	r0, sl
  403604:	f7fd ff34 	bl	401470 <__aeabi_dsub>
  403608:	9d04      	ldr	r5, [sp, #16]
  40360a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40360e:	702b      	strb	r3, [r5, #0]
  403610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403612:	2b01      	cmp	r3, #1
  403614:	4606      	mov	r6, r0
  403616:	460f      	mov	r7, r1
  403618:	f105 0501 	add.w	r5, r5, #1
  40361c:	d068      	beq.n	4036f0 <_dtoa_r+0x330>
  40361e:	2200      	movs	r2, #0
  403620:	4b18      	ldr	r3, [pc, #96]	; (403684 <_dtoa_r+0x2c4>)
  403622:	f7fe f8d9 	bl	4017d8 <__aeabi_dmul>
  403626:	2200      	movs	r2, #0
  403628:	2300      	movs	r3, #0
  40362a:	4606      	mov	r6, r0
  40362c:	460f      	mov	r7, r1
  40362e:	f002 f99f 	bl	405970 <__aeabi_dcmpeq>
  403632:	2800      	cmp	r0, #0
  403634:	f040 8088 	bne.w	403748 <_dtoa_r+0x388>
  403638:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40363c:	f04f 0a00 	mov.w	sl, #0
  403640:	f8df b040 	ldr.w	fp, [pc, #64]	; 403684 <_dtoa_r+0x2c4>
  403644:	940c      	str	r4, [sp, #48]	; 0x30
  403646:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40364a:	e028      	b.n	40369e <_dtoa_r+0x2de>
  40364c:	f3af 8000 	nop.w
  403650:	636f4361 	.word	0x636f4361
  403654:	3fd287a7 	.word	0x3fd287a7
  403658:	8b60c8b3 	.word	0x8b60c8b3
  40365c:	3fc68a28 	.word	0x3fc68a28
  403660:	509f79fb 	.word	0x509f79fb
  403664:	3fd34413 	.word	0x3fd34413
  403668:	7ff00000 	.word	0x7ff00000
  40366c:	00405ddd 	.word	0x00405ddd
  403670:	00405e00 	.word	0x00405e00
  403674:	00405e0c 	.word	0x00405e0c
  403678:	3ff80000 	.word	0x3ff80000
  40367c:	00405e48 	.word	0x00405e48
  403680:	00405ddc 	.word	0x00405ddc
  403684:	40240000 	.word	0x40240000
  403688:	f7fe f8a6 	bl	4017d8 <__aeabi_dmul>
  40368c:	2200      	movs	r2, #0
  40368e:	2300      	movs	r3, #0
  403690:	4606      	mov	r6, r0
  403692:	460f      	mov	r7, r1
  403694:	f002 f96c 	bl	405970 <__aeabi_dcmpeq>
  403698:	2800      	cmp	r0, #0
  40369a:	f040 83c1 	bne.w	403e20 <_dtoa_r+0xa60>
  40369e:	4642      	mov	r2, r8
  4036a0:	464b      	mov	r3, r9
  4036a2:	4630      	mov	r0, r6
  4036a4:	4639      	mov	r1, r7
  4036a6:	f7fe f9c1 	bl	401a2c <__aeabi_ddiv>
  4036aa:	f002 f9a9 	bl	405a00 <__aeabi_d2iz>
  4036ae:	4604      	mov	r4, r0
  4036b0:	f7fe f82c 	bl	40170c <__aeabi_i2d>
  4036b4:	4642      	mov	r2, r8
  4036b6:	464b      	mov	r3, r9
  4036b8:	f7fe f88e 	bl	4017d8 <__aeabi_dmul>
  4036bc:	4602      	mov	r2, r0
  4036be:	460b      	mov	r3, r1
  4036c0:	4630      	mov	r0, r6
  4036c2:	4639      	mov	r1, r7
  4036c4:	f7fd fed4 	bl	401470 <__aeabi_dsub>
  4036c8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4036cc:	9e04      	ldr	r6, [sp, #16]
  4036ce:	f805 eb01 	strb.w	lr, [r5], #1
  4036d2:	eba5 0e06 	sub.w	lr, r5, r6
  4036d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4036d8:	45b6      	cmp	lr, r6
  4036da:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4036de:	4652      	mov	r2, sl
  4036e0:	465b      	mov	r3, fp
  4036e2:	d1d1      	bne.n	403688 <_dtoa_r+0x2c8>
  4036e4:	46a0      	mov	r8, r4
  4036e6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4036ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4036ec:	4606      	mov	r6, r0
  4036ee:	460f      	mov	r7, r1
  4036f0:	4632      	mov	r2, r6
  4036f2:	463b      	mov	r3, r7
  4036f4:	4630      	mov	r0, r6
  4036f6:	4639      	mov	r1, r7
  4036f8:	f7fd febc 	bl	401474 <__adddf3>
  4036fc:	4606      	mov	r6, r0
  4036fe:	460f      	mov	r7, r1
  403700:	4602      	mov	r2, r0
  403702:	460b      	mov	r3, r1
  403704:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403708:	f002 f93c 	bl	405984 <__aeabi_dcmplt>
  40370c:	b948      	cbnz	r0, 403722 <_dtoa_r+0x362>
  40370e:	4632      	mov	r2, r6
  403710:	463b      	mov	r3, r7
  403712:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403716:	f002 f92b 	bl	405970 <__aeabi_dcmpeq>
  40371a:	b1a8      	cbz	r0, 403748 <_dtoa_r+0x388>
  40371c:	f018 0f01 	tst.w	r8, #1
  403720:	d012      	beq.n	403748 <_dtoa_r+0x388>
  403722:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403726:	9a04      	ldr	r2, [sp, #16]
  403728:	1e6b      	subs	r3, r5, #1
  40372a:	e004      	b.n	403736 <_dtoa_r+0x376>
  40372c:	429a      	cmp	r2, r3
  40372e:	f000 8401 	beq.w	403f34 <_dtoa_r+0xb74>
  403732:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403736:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40373a:	f103 0501 	add.w	r5, r3, #1
  40373e:	d0f5      	beq.n	40372c <_dtoa_r+0x36c>
  403740:	f108 0801 	add.w	r8, r8, #1
  403744:	f883 8000 	strb.w	r8, [r3]
  403748:	4649      	mov	r1, r9
  40374a:	4620      	mov	r0, r4
  40374c:	f001 fb10 	bl	404d70 <_Bfree>
  403750:	2200      	movs	r2, #0
  403752:	9b02      	ldr	r3, [sp, #8]
  403754:	702a      	strb	r2, [r5, #0]
  403756:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403758:	3301      	adds	r3, #1
  40375a:	6013      	str	r3, [r2, #0]
  40375c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40375e:	2b00      	cmp	r3, #0
  403760:	f000 839e 	beq.w	403ea0 <_dtoa_r+0xae0>
  403764:	9804      	ldr	r0, [sp, #16]
  403766:	601d      	str	r5, [r3, #0]
  403768:	b01b      	add	sp, #108	; 0x6c
  40376a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40376e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403770:	2a00      	cmp	r2, #0
  403772:	d03e      	beq.n	4037f2 <_dtoa_r+0x432>
  403774:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403776:	2a01      	cmp	r2, #1
  403778:	f340 8311 	ble.w	403d9e <_dtoa_r+0x9de>
  40377c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40377e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403780:	1e5f      	subs	r7, r3, #1
  403782:	42ba      	cmp	r2, r7
  403784:	f2c0 838f 	blt.w	403ea6 <_dtoa_r+0xae6>
  403788:	1bd7      	subs	r7, r2, r7
  40378a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40378c:	2b00      	cmp	r3, #0
  40378e:	f2c0 848b 	blt.w	4040a8 <_dtoa_r+0xce8>
  403792:	9d08      	ldr	r5, [sp, #32]
  403794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403796:	9a08      	ldr	r2, [sp, #32]
  403798:	441a      	add	r2, r3
  40379a:	9208      	str	r2, [sp, #32]
  40379c:	9a06      	ldr	r2, [sp, #24]
  40379e:	2101      	movs	r1, #1
  4037a0:	441a      	add	r2, r3
  4037a2:	4620      	mov	r0, r4
  4037a4:	9206      	str	r2, [sp, #24]
  4037a6:	f001 fb7d 	bl	404ea4 <__i2b>
  4037aa:	4606      	mov	r6, r0
  4037ac:	e024      	b.n	4037f8 <_dtoa_r+0x438>
  4037ae:	2301      	movs	r3, #1
  4037b0:	930e      	str	r3, [sp, #56]	; 0x38
  4037b2:	e6af      	b.n	403514 <_dtoa_r+0x154>
  4037b4:	9a08      	ldr	r2, [sp, #32]
  4037b6:	9b02      	ldr	r3, [sp, #8]
  4037b8:	1ad2      	subs	r2, r2, r3
  4037ba:	425b      	negs	r3, r3
  4037bc:	930c      	str	r3, [sp, #48]	; 0x30
  4037be:	2300      	movs	r3, #0
  4037c0:	9208      	str	r2, [sp, #32]
  4037c2:	930d      	str	r3, [sp, #52]	; 0x34
  4037c4:	e6b8      	b.n	403538 <_dtoa_r+0x178>
  4037c6:	f1c7 0301 	rsb	r3, r7, #1
  4037ca:	9308      	str	r3, [sp, #32]
  4037cc:	2300      	movs	r3, #0
  4037ce:	9306      	str	r3, [sp, #24]
  4037d0:	e6a7      	b.n	403522 <_dtoa_r+0x162>
  4037d2:	9d02      	ldr	r5, [sp, #8]
  4037d4:	4628      	mov	r0, r5
  4037d6:	f7fd ff99 	bl	40170c <__aeabi_i2d>
  4037da:	4602      	mov	r2, r0
  4037dc:	460b      	mov	r3, r1
  4037de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4037e2:	f002 f8c5 	bl	405970 <__aeabi_dcmpeq>
  4037e6:	2800      	cmp	r0, #0
  4037e8:	f47f ae80 	bne.w	4034ec <_dtoa_r+0x12c>
  4037ec:	1e6b      	subs	r3, r5, #1
  4037ee:	9302      	str	r3, [sp, #8]
  4037f0:	e67c      	b.n	4034ec <_dtoa_r+0x12c>
  4037f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4037f4:	9d08      	ldr	r5, [sp, #32]
  4037f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4037f8:	2d00      	cmp	r5, #0
  4037fa:	dd0c      	ble.n	403816 <_dtoa_r+0x456>
  4037fc:	9906      	ldr	r1, [sp, #24]
  4037fe:	2900      	cmp	r1, #0
  403800:	460b      	mov	r3, r1
  403802:	dd08      	ble.n	403816 <_dtoa_r+0x456>
  403804:	42a9      	cmp	r1, r5
  403806:	9a08      	ldr	r2, [sp, #32]
  403808:	bfa8      	it	ge
  40380a:	462b      	movge	r3, r5
  40380c:	1ad2      	subs	r2, r2, r3
  40380e:	1aed      	subs	r5, r5, r3
  403810:	1acb      	subs	r3, r1, r3
  403812:	9208      	str	r2, [sp, #32]
  403814:	9306      	str	r3, [sp, #24]
  403816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403818:	b1d3      	cbz	r3, 403850 <_dtoa_r+0x490>
  40381a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40381c:	2b00      	cmp	r3, #0
  40381e:	f000 82b7 	beq.w	403d90 <_dtoa_r+0x9d0>
  403822:	2f00      	cmp	r7, #0
  403824:	dd10      	ble.n	403848 <_dtoa_r+0x488>
  403826:	4631      	mov	r1, r6
  403828:	463a      	mov	r2, r7
  40382a:	4620      	mov	r0, r4
  40382c:	f001 fbd6 	bl	404fdc <__pow5mult>
  403830:	464a      	mov	r2, r9
  403832:	4601      	mov	r1, r0
  403834:	4606      	mov	r6, r0
  403836:	4620      	mov	r0, r4
  403838:	f001 fb3e 	bl	404eb8 <__multiply>
  40383c:	4649      	mov	r1, r9
  40383e:	4680      	mov	r8, r0
  403840:	4620      	mov	r0, r4
  403842:	f001 fa95 	bl	404d70 <_Bfree>
  403846:	46c1      	mov	r9, r8
  403848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40384a:	1bda      	subs	r2, r3, r7
  40384c:	f040 82a1 	bne.w	403d92 <_dtoa_r+0x9d2>
  403850:	2101      	movs	r1, #1
  403852:	4620      	mov	r0, r4
  403854:	f001 fb26 	bl	404ea4 <__i2b>
  403858:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40385a:	2b00      	cmp	r3, #0
  40385c:	4680      	mov	r8, r0
  40385e:	dd1c      	ble.n	40389a <_dtoa_r+0x4da>
  403860:	4601      	mov	r1, r0
  403862:	461a      	mov	r2, r3
  403864:	4620      	mov	r0, r4
  403866:	f001 fbb9 	bl	404fdc <__pow5mult>
  40386a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40386c:	2b01      	cmp	r3, #1
  40386e:	4680      	mov	r8, r0
  403870:	f340 8254 	ble.w	403d1c <_dtoa_r+0x95c>
  403874:	2300      	movs	r3, #0
  403876:	930c      	str	r3, [sp, #48]	; 0x30
  403878:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40387c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403880:	6918      	ldr	r0, [r3, #16]
  403882:	f001 fabf 	bl	404e04 <__hi0bits>
  403886:	f1c0 0020 	rsb	r0, r0, #32
  40388a:	e010      	b.n	4038ae <_dtoa_r+0x4ee>
  40388c:	f1c3 0520 	rsb	r5, r3, #32
  403890:	fa0a f005 	lsl.w	r0, sl, r5
  403894:	e674      	b.n	403580 <_dtoa_r+0x1c0>
  403896:	900e      	str	r0, [sp, #56]	; 0x38
  403898:	e63c      	b.n	403514 <_dtoa_r+0x154>
  40389a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40389c:	2b01      	cmp	r3, #1
  40389e:	f340 8287 	ble.w	403db0 <_dtoa_r+0x9f0>
  4038a2:	2300      	movs	r3, #0
  4038a4:	930c      	str	r3, [sp, #48]	; 0x30
  4038a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4038a8:	2001      	movs	r0, #1
  4038aa:	2b00      	cmp	r3, #0
  4038ac:	d1e4      	bne.n	403878 <_dtoa_r+0x4b8>
  4038ae:	9a06      	ldr	r2, [sp, #24]
  4038b0:	4410      	add	r0, r2
  4038b2:	f010 001f 	ands.w	r0, r0, #31
  4038b6:	f000 80a1 	beq.w	4039fc <_dtoa_r+0x63c>
  4038ba:	f1c0 0320 	rsb	r3, r0, #32
  4038be:	2b04      	cmp	r3, #4
  4038c0:	f340 849e 	ble.w	404200 <_dtoa_r+0xe40>
  4038c4:	9b08      	ldr	r3, [sp, #32]
  4038c6:	f1c0 001c 	rsb	r0, r0, #28
  4038ca:	4403      	add	r3, r0
  4038cc:	9308      	str	r3, [sp, #32]
  4038ce:	4613      	mov	r3, r2
  4038d0:	4403      	add	r3, r0
  4038d2:	4405      	add	r5, r0
  4038d4:	9306      	str	r3, [sp, #24]
  4038d6:	9b08      	ldr	r3, [sp, #32]
  4038d8:	2b00      	cmp	r3, #0
  4038da:	dd05      	ble.n	4038e8 <_dtoa_r+0x528>
  4038dc:	4649      	mov	r1, r9
  4038de:	461a      	mov	r2, r3
  4038e0:	4620      	mov	r0, r4
  4038e2:	f001 fbcb 	bl	40507c <__lshift>
  4038e6:	4681      	mov	r9, r0
  4038e8:	9b06      	ldr	r3, [sp, #24]
  4038ea:	2b00      	cmp	r3, #0
  4038ec:	dd05      	ble.n	4038fa <_dtoa_r+0x53a>
  4038ee:	4641      	mov	r1, r8
  4038f0:	461a      	mov	r2, r3
  4038f2:	4620      	mov	r0, r4
  4038f4:	f001 fbc2 	bl	40507c <__lshift>
  4038f8:	4680      	mov	r8, r0
  4038fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038fc:	2b00      	cmp	r3, #0
  4038fe:	f040 8086 	bne.w	403a0e <_dtoa_r+0x64e>
  403902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403904:	2b00      	cmp	r3, #0
  403906:	f340 8266 	ble.w	403dd6 <_dtoa_r+0xa16>
  40390a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40390c:	2b00      	cmp	r3, #0
  40390e:	f000 8098 	beq.w	403a42 <_dtoa_r+0x682>
  403912:	2d00      	cmp	r5, #0
  403914:	dd05      	ble.n	403922 <_dtoa_r+0x562>
  403916:	4631      	mov	r1, r6
  403918:	462a      	mov	r2, r5
  40391a:	4620      	mov	r0, r4
  40391c:	f001 fbae 	bl	40507c <__lshift>
  403920:	4606      	mov	r6, r0
  403922:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403924:	2b00      	cmp	r3, #0
  403926:	f040 8337 	bne.w	403f98 <_dtoa_r+0xbd8>
  40392a:	9606      	str	r6, [sp, #24]
  40392c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40392e:	9a04      	ldr	r2, [sp, #16]
  403930:	f8dd b018 	ldr.w	fp, [sp, #24]
  403934:	3b01      	subs	r3, #1
  403936:	18d3      	adds	r3, r2, r3
  403938:	930b      	str	r3, [sp, #44]	; 0x2c
  40393a:	f00a 0301 	and.w	r3, sl, #1
  40393e:	930c      	str	r3, [sp, #48]	; 0x30
  403940:	4617      	mov	r7, r2
  403942:	46c2      	mov	sl, r8
  403944:	4651      	mov	r1, sl
  403946:	4648      	mov	r0, r9
  403948:	f7ff fca6 	bl	403298 <quorem>
  40394c:	4631      	mov	r1, r6
  40394e:	4605      	mov	r5, r0
  403950:	4648      	mov	r0, r9
  403952:	f001 fbe5 	bl	405120 <__mcmp>
  403956:	465a      	mov	r2, fp
  403958:	900a      	str	r0, [sp, #40]	; 0x28
  40395a:	4651      	mov	r1, sl
  40395c:	4620      	mov	r0, r4
  40395e:	f001 fbfb 	bl	405158 <__mdiff>
  403962:	68c2      	ldr	r2, [r0, #12]
  403964:	4680      	mov	r8, r0
  403966:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40396a:	2a00      	cmp	r2, #0
  40396c:	f040 822b 	bne.w	403dc6 <_dtoa_r+0xa06>
  403970:	4601      	mov	r1, r0
  403972:	4648      	mov	r0, r9
  403974:	9308      	str	r3, [sp, #32]
  403976:	f001 fbd3 	bl	405120 <__mcmp>
  40397a:	4641      	mov	r1, r8
  40397c:	9006      	str	r0, [sp, #24]
  40397e:	4620      	mov	r0, r4
  403980:	f001 f9f6 	bl	404d70 <_Bfree>
  403984:	9a06      	ldr	r2, [sp, #24]
  403986:	9b08      	ldr	r3, [sp, #32]
  403988:	b932      	cbnz	r2, 403998 <_dtoa_r+0x5d8>
  40398a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40398c:	b921      	cbnz	r1, 403998 <_dtoa_r+0x5d8>
  40398e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403990:	2a00      	cmp	r2, #0
  403992:	f000 83ef 	beq.w	404174 <_dtoa_r+0xdb4>
  403996:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403998:	990a      	ldr	r1, [sp, #40]	; 0x28
  40399a:	2900      	cmp	r1, #0
  40399c:	f2c0 829f 	blt.w	403ede <_dtoa_r+0xb1e>
  4039a0:	d105      	bne.n	4039ae <_dtoa_r+0x5ee>
  4039a2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4039a4:	b919      	cbnz	r1, 4039ae <_dtoa_r+0x5ee>
  4039a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4039a8:	2900      	cmp	r1, #0
  4039aa:	f000 8298 	beq.w	403ede <_dtoa_r+0xb1e>
  4039ae:	2a00      	cmp	r2, #0
  4039b0:	f300 8306 	bgt.w	403fc0 <_dtoa_r+0xc00>
  4039b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4039b6:	703b      	strb	r3, [r7, #0]
  4039b8:	f107 0801 	add.w	r8, r7, #1
  4039bc:	4297      	cmp	r7, r2
  4039be:	4645      	mov	r5, r8
  4039c0:	f000 830c 	beq.w	403fdc <_dtoa_r+0xc1c>
  4039c4:	4649      	mov	r1, r9
  4039c6:	2300      	movs	r3, #0
  4039c8:	220a      	movs	r2, #10
  4039ca:	4620      	mov	r0, r4
  4039cc:	f001 f9da 	bl	404d84 <__multadd>
  4039d0:	455e      	cmp	r6, fp
  4039d2:	4681      	mov	r9, r0
  4039d4:	4631      	mov	r1, r6
  4039d6:	f04f 0300 	mov.w	r3, #0
  4039da:	f04f 020a 	mov.w	r2, #10
  4039de:	4620      	mov	r0, r4
  4039e0:	f000 81eb 	beq.w	403dba <_dtoa_r+0x9fa>
  4039e4:	f001 f9ce 	bl	404d84 <__multadd>
  4039e8:	4659      	mov	r1, fp
  4039ea:	4606      	mov	r6, r0
  4039ec:	2300      	movs	r3, #0
  4039ee:	220a      	movs	r2, #10
  4039f0:	4620      	mov	r0, r4
  4039f2:	f001 f9c7 	bl	404d84 <__multadd>
  4039f6:	4647      	mov	r7, r8
  4039f8:	4683      	mov	fp, r0
  4039fa:	e7a3      	b.n	403944 <_dtoa_r+0x584>
  4039fc:	201c      	movs	r0, #28
  4039fe:	9b08      	ldr	r3, [sp, #32]
  403a00:	4403      	add	r3, r0
  403a02:	9308      	str	r3, [sp, #32]
  403a04:	9b06      	ldr	r3, [sp, #24]
  403a06:	4403      	add	r3, r0
  403a08:	4405      	add	r5, r0
  403a0a:	9306      	str	r3, [sp, #24]
  403a0c:	e763      	b.n	4038d6 <_dtoa_r+0x516>
  403a0e:	4641      	mov	r1, r8
  403a10:	4648      	mov	r0, r9
  403a12:	f001 fb85 	bl	405120 <__mcmp>
  403a16:	2800      	cmp	r0, #0
  403a18:	f6bf af73 	bge.w	403902 <_dtoa_r+0x542>
  403a1c:	9f02      	ldr	r7, [sp, #8]
  403a1e:	4649      	mov	r1, r9
  403a20:	2300      	movs	r3, #0
  403a22:	220a      	movs	r2, #10
  403a24:	4620      	mov	r0, r4
  403a26:	3f01      	subs	r7, #1
  403a28:	9702      	str	r7, [sp, #8]
  403a2a:	f001 f9ab 	bl	404d84 <__multadd>
  403a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a30:	4681      	mov	r9, r0
  403a32:	2b00      	cmp	r3, #0
  403a34:	f040 83b6 	bne.w	4041a4 <_dtoa_r+0xde4>
  403a38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a3a:	2b00      	cmp	r3, #0
  403a3c:	f340 83bf 	ble.w	4041be <_dtoa_r+0xdfe>
  403a40:	930a      	str	r3, [sp, #40]	; 0x28
  403a42:	f8dd b010 	ldr.w	fp, [sp, #16]
  403a46:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403a48:	465d      	mov	r5, fp
  403a4a:	e002      	b.n	403a52 <_dtoa_r+0x692>
  403a4c:	f001 f99a 	bl	404d84 <__multadd>
  403a50:	4681      	mov	r9, r0
  403a52:	4641      	mov	r1, r8
  403a54:	4648      	mov	r0, r9
  403a56:	f7ff fc1f 	bl	403298 <quorem>
  403a5a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403a5e:	f805 ab01 	strb.w	sl, [r5], #1
  403a62:	eba5 030b 	sub.w	r3, r5, fp
  403a66:	42bb      	cmp	r3, r7
  403a68:	f04f 020a 	mov.w	r2, #10
  403a6c:	f04f 0300 	mov.w	r3, #0
  403a70:	4649      	mov	r1, r9
  403a72:	4620      	mov	r0, r4
  403a74:	dbea      	blt.n	403a4c <_dtoa_r+0x68c>
  403a76:	9b04      	ldr	r3, [sp, #16]
  403a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a7a:	2a01      	cmp	r2, #1
  403a7c:	bfac      	ite	ge
  403a7e:	189b      	addge	r3, r3, r2
  403a80:	3301      	addlt	r3, #1
  403a82:	461d      	mov	r5, r3
  403a84:	f04f 0b00 	mov.w	fp, #0
  403a88:	4649      	mov	r1, r9
  403a8a:	2201      	movs	r2, #1
  403a8c:	4620      	mov	r0, r4
  403a8e:	f001 faf5 	bl	40507c <__lshift>
  403a92:	4641      	mov	r1, r8
  403a94:	4681      	mov	r9, r0
  403a96:	f001 fb43 	bl	405120 <__mcmp>
  403a9a:	2800      	cmp	r0, #0
  403a9c:	f340 823d 	ble.w	403f1a <_dtoa_r+0xb5a>
  403aa0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403aa4:	9904      	ldr	r1, [sp, #16]
  403aa6:	1e6b      	subs	r3, r5, #1
  403aa8:	e004      	b.n	403ab4 <_dtoa_r+0x6f4>
  403aaa:	428b      	cmp	r3, r1
  403aac:	f000 81ae 	beq.w	403e0c <_dtoa_r+0xa4c>
  403ab0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403ab4:	2a39      	cmp	r2, #57	; 0x39
  403ab6:	f103 0501 	add.w	r5, r3, #1
  403aba:	d0f6      	beq.n	403aaa <_dtoa_r+0x6ea>
  403abc:	3201      	adds	r2, #1
  403abe:	701a      	strb	r2, [r3, #0]
  403ac0:	4641      	mov	r1, r8
  403ac2:	4620      	mov	r0, r4
  403ac4:	f001 f954 	bl	404d70 <_Bfree>
  403ac8:	2e00      	cmp	r6, #0
  403aca:	f43f ae3d 	beq.w	403748 <_dtoa_r+0x388>
  403ace:	f1bb 0f00 	cmp.w	fp, #0
  403ad2:	d005      	beq.n	403ae0 <_dtoa_r+0x720>
  403ad4:	45b3      	cmp	fp, r6
  403ad6:	d003      	beq.n	403ae0 <_dtoa_r+0x720>
  403ad8:	4659      	mov	r1, fp
  403ada:	4620      	mov	r0, r4
  403adc:	f001 f948 	bl	404d70 <_Bfree>
  403ae0:	4631      	mov	r1, r6
  403ae2:	4620      	mov	r0, r4
  403ae4:	f001 f944 	bl	404d70 <_Bfree>
  403ae8:	e62e      	b.n	403748 <_dtoa_r+0x388>
  403aea:	2300      	movs	r3, #0
  403aec:	930b      	str	r3, [sp, #44]	; 0x2c
  403aee:	9b02      	ldr	r3, [sp, #8]
  403af0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403af2:	4413      	add	r3, r2
  403af4:	930f      	str	r3, [sp, #60]	; 0x3c
  403af6:	3301      	adds	r3, #1
  403af8:	2b01      	cmp	r3, #1
  403afa:	461f      	mov	r7, r3
  403afc:	461e      	mov	r6, r3
  403afe:	930a      	str	r3, [sp, #40]	; 0x28
  403b00:	bfb8      	it	lt
  403b02:	2701      	movlt	r7, #1
  403b04:	2100      	movs	r1, #0
  403b06:	2f17      	cmp	r7, #23
  403b08:	6461      	str	r1, [r4, #68]	; 0x44
  403b0a:	d90a      	bls.n	403b22 <_dtoa_r+0x762>
  403b0c:	2201      	movs	r2, #1
  403b0e:	2304      	movs	r3, #4
  403b10:	005b      	lsls	r3, r3, #1
  403b12:	f103 0014 	add.w	r0, r3, #20
  403b16:	4287      	cmp	r7, r0
  403b18:	4611      	mov	r1, r2
  403b1a:	f102 0201 	add.w	r2, r2, #1
  403b1e:	d2f7      	bcs.n	403b10 <_dtoa_r+0x750>
  403b20:	6461      	str	r1, [r4, #68]	; 0x44
  403b22:	4620      	mov	r0, r4
  403b24:	f001 f8fe 	bl	404d24 <_Balloc>
  403b28:	2e0e      	cmp	r6, #14
  403b2a:	9004      	str	r0, [sp, #16]
  403b2c:	6420      	str	r0, [r4, #64]	; 0x40
  403b2e:	f63f ad41 	bhi.w	4035b4 <_dtoa_r+0x1f4>
  403b32:	2d00      	cmp	r5, #0
  403b34:	f43f ad3e 	beq.w	4035b4 <_dtoa_r+0x1f4>
  403b38:	9902      	ldr	r1, [sp, #8]
  403b3a:	2900      	cmp	r1, #0
  403b3c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403b40:	f340 8202 	ble.w	403f48 <_dtoa_r+0xb88>
  403b44:	4bb8      	ldr	r3, [pc, #736]	; (403e28 <_dtoa_r+0xa68>)
  403b46:	f001 020f 	and.w	r2, r1, #15
  403b4a:	110d      	asrs	r5, r1, #4
  403b4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b50:	06e9      	lsls	r1, r5, #27
  403b52:	e9d3 6700 	ldrd	r6, r7, [r3]
  403b56:	f140 81ae 	bpl.w	403eb6 <_dtoa_r+0xaf6>
  403b5a:	4bb4      	ldr	r3, [pc, #720]	; (403e2c <_dtoa_r+0xa6c>)
  403b5c:	4650      	mov	r0, sl
  403b5e:	4659      	mov	r1, fp
  403b60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403b64:	f7fd ff62 	bl	401a2c <__aeabi_ddiv>
  403b68:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403b6c:	f005 050f 	and.w	r5, r5, #15
  403b70:	f04f 0a03 	mov.w	sl, #3
  403b74:	b18d      	cbz	r5, 403b9a <_dtoa_r+0x7da>
  403b76:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403e2c <_dtoa_r+0xa6c>
  403b7a:	07ea      	lsls	r2, r5, #31
  403b7c:	d509      	bpl.n	403b92 <_dtoa_r+0x7d2>
  403b7e:	4630      	mov	r0, r6
  403b80:	4639      	mov	r1, r7
  403b82:	e9d8 2300 	ldrd	r2, r3, [r8]
  403b86:	f7fd fe27 	bl	4017d8 <__aeabi_dmul>
  403b8a:	f10a 0a01 	add.w	sl, sl, #1
  403b8e:	4606      	mov	r6, r0
  403b90:	460f      	mov	r7, r1
  403b92:	106d      	asrs	r5, r5, #1
  403b94:	f108 0808 	add.w	r8, r8, #8
  403b98:	d1ef      	bne.n	403b7a <_dtoa_r+0x7ba>
  403b9a:	463b      	mov	r3, r7
  403b9c:	4632      	mov	r2, r6
  403b9e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403ba2:	f7fd ff43 	bl	401a2c <__aeabi_ddiv>
  403ba6:	4607      	mov	r7, r0
  403ba8:	4688      	mov	r8, r1
  403baa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403bac:	b143      	cbz	r3, 403bc0 <_dtoa_r+0x800>
  403bae:	2200      	movs	r2, #0
  403bb0:	4b9f      	ldr	r3, [pc, #636]	; (403e30 <_dtoa_r+0xa70>)
  403bb2:	4638      	mov	r0, r7
  403bb4:	4641      	mov	r1, r8
  403bb6:	f001 fee5 	bl	405984 <__aeabi_dcmplt>
  403bba:	2800      	cmp	r0, #0
  403bbc:	f040 8286 	bne.w	4040cc <_dtoa_r+0xd0c>
  403bc0:	4650      	mov	r0, sl
  403bc2:	f7fd fda3 	bl	40170c <__aeabi_i2d>
  403bc6:	463a      	mov	r2, r7
  403bc8:	4643      	mov	r3, r8
  403bca:	f7fd fe05 	bl	4017d8 <__aeabi_dmul>
  403bce:	4b99      	ldr	r3, [pc, #612]	; (403e34 <_dtoa_r+0xa74>)
  403bd0:	2200      	movs	r2, #0
  403bd2:	f7fd fc4f 	bl	401474 <__adddf3>
  403bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bd8:	4605      	mov	r5, r0
  403bda:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403bde:	2b00      	cmp	r3, #0
  403be0:	f000 813e 	beq.w	403e60 <_dtoa_r+0xaa0>
  403be4:	9b02      	ldr	r3, [sp, #8]
  403be6:	9315      	str	r3, [sp, #84]	; 0x54
  403be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bea:	9312      	str	r3, [sp, #72]	; 0x48
  403bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bee:	2b00      	cmp	r3, #0
  403bf0:	f000 81fa 	beq.w	403fe8 <_dtoa_r+0xc28>
  403bf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403bf6:	4b8c      	ldr	r3, [pc, #560]	; (403e28 <_dtoa_r+0xa68>)
  403bf8:	498f      	ldr	r1, [pc, #572]	; (403e38 <_dtoa_r+0xa78>)
  403bfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bfe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403c02:	2000      	movs	r0, #0
  403c04:	f7fd ff12 	bl	401a2c <__aeabi_ddiv>
  403c08:	462a      	mov	r2, r5
  403c0a:	4633      	mov	r3, r6
  403c0c:	f7fd fc30 	bl	401470 <__aeabi_dsub>
  403c10:	4682      	mov	sl, r0
  403c12:	468b      	mov	fp, r1
  403c14:	4638      	mov	r0, r7
  403c16:	4641      	mov	r1, r8
  403c18:	f001 fef2 	bl	405a00 <__aeabi_d2iz>
  403c1c:	4605      	mov	r5, r0
  403c1e:	f7fd fd75 	bl	40170c <__aeabi_i2d>
  403c22:	4602      	mov	r2, r0
  403c24:	460b      	mov	r3, r1
  403c26:	4638      	mov	r0, r7
  403c28:	4641      	mov	r1, r8
  403c2a:	f7fd fc21 	bl	401470 <__aeabi_dsub>
  403c2e:	3530      	adds	r5, #48	; 0x30
  403c30:	fa5f f885 	uxtb.w	r8, r5
  403c34:	9d04      	ldr	r5, [sp, #16]
  403c36:	4606      	mov	r6, r0
  403c38:	460f      	mov	r7, r1
  403c3a:	f885 8000 	strb.w	r8, [r5]
  403c3e:	4602      	mov	r2, r0
  403c40:	460b      	mov	r3, r1
  403c42:	4650      	mov	r0, sl
  403c44:	4659      	mov	r1, fp
  403c46:	3501      	adds	r5, #1
  403c48:	f001 feba 	bl	4059c0 <__aeabi_dcmpgt>
  403c4c:	2800      	cmp	r0, #0
  403c4e:	d154      	bne.n	403cfa <_dtoa_r+0x93a>
  403c50:	4632      	mov	r2, r6
  403c52:	463b      	mov	r3, r7
  403c54:	2000      	movs	r0, #0
  403c56:	4976      	ldr	r1, [pc, #472]	; (403e30 <_dtoa_r+0xa70>)
  403c58:	f7fd fc0a 	bl	401470 <__aeabi_dsub>
  403c5c:	4602      	mov	r2, r0
  403c5e:	460b      	mov	r3, r1
  403c60:	4650      	mov	r0, sl
  403c62:	4659      	mov	r1, fp
  403c64:	f001 feac 	bl	4059c0 <__aeabi_dcmpgt>
  403c68:	2800      	cmp	r0, #0
  403c6a:	f040 8270 	bne.w	40414e <_dtoa_r+0xd8e>
  403c6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c70:	2a01      	cmp	r2, #1
  403c72:	f000 8111 	beq.w	403e98 <_dtoa_r+0xad8>
  403c76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c78:	9a04      	ldr	r2, [sp, #16]
  403c7a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403c7e:	4413      	add	r3, r2
  403c80:	4699      	mov	r9, r3
  403c82:	e00d      	b.n	403ca0 <_dtoa_r+0x8e0>
  403c84:	2000      	movs	r0, #0
  403c86:	496a      	ldr	r1, [pc, #424]	; (403e30 <_dtoa_r+0xa70>)
  403c88:	f7fd fbf2 	bl	401470 <__aeabi_dsub>
  403c8c:	4652      	mov	r2, sl
  403c8e:	465b      	mov	r3, fp
  403c90:	f001 fe78 	bl	405984 <__aeabi_dcmplt>
  403c94:	2800      	cmp	r0, #0
  403c96:	f040 8258 	bne.w	40414a <_dtoa_r+0xd8a>
  403c9a:	454d      	cmp	r5, r9
  403c9c:	f000 80fa 	beq.w	403e94 <_dtoa_r+0xad4>
  403ca0:	4650      	mov	r0, sl
  403ca2:	4659      	mov	r1, fp
  403ca4:	2200      	movs	r2, #0
  403ca6:	4b65      	ldr	r3, [pc, #404]	; (403e3c <_dtoa_r+0xa7c>)
  403ca8:	f7fd fd96 	bl	4017d8 <__aeabi_dmul>
  403cac:	2200      	movs	r2, #0
  403cae:	4b63      	ldr	r3, [pc, #396]	; (403e3c <_dtoa_r+0xa7c>)
  403cb0:	4682      	mov	sl, r0
  403cb2:	468b      	mov	fp, r1
  403cb4:	4630      	mov	r0, r6
  403cb6:	4639      	mov	r1, r7
  403cb8:	f7fd fd8e 	bl	4017d8 <__aeabi_dmul>
  403cbc:	460f      	mov	r7, r1
  403cbe:	4606      	mov	r6, r0
  403cc0:	f001 fe9e 	bl	405a00 <__aeabi_d2iz>
  403cc4:	4680      	mov	r8, r0
  403cc6:	f7fd fd21 	bl	40170c <__aeabi_i2d>
  403cca:	4602      	mov	r2, r0
  403ccc:	460b      	mov	r3, r1
  403cce:	4630      	mov	r0, r6
  403cd0:	4639      	mov	r1, r7
  403cd2:	f7fd fbcd 	bl	401470 <__aeabi_dsub>
  403cd6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403cda:	fa5f f888 	uxtb.w	r8, r8
  403cde:	4652      	mov	r2, sl
  403ce0:	465b      	mov	r3, fp
  403ce2:	f805 8b01 	strb.w	r8, [r5], #1
  403ce6:	4606      	mov	r6, r0
  403ce8:	460f      	mov	r7, r1
  403cea:	f001 fe4b 	bl	405984 <__aeabi_dcmplt>
  403cee:	4632      	mov	r2, r6
  403cf0:	463b      	mov	r3, r7
  403cf2:	2800      	cmp	r0, #0
  403cf4:	d0c6      	beq.n	403c84 <_dtoa_r+0x8c4>
  403cf6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403cfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403cfc:	9302      	str	r3, [sp, #8]
  403cfe:	e523      	b.n	403748 <_dtoa_r+0x388>
  403d00:	2300      	movs	r3, #0
  403d02:	930b      	str	r3, [sp, #44]	; 0x2c
  403d04:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d06:	2b00      	cmp	r3, #0
  403d08:	f340 80dc 	ble.w	403ec4 <_dtoa_r+0xb04>
  403d0c:	461f      	mov	r7, r3
  403d0e:	461e      	mov	r6, r3
  403d10:	930f      	str	r3, [sp, #60]	; 0x3c
  403d12:	930a      	str	r3, [sp, #40]	; 0x28
  403d14:	e6f6      	b.n	403b04 <_dtoa_r+0x744>
  403d16:	2301      	movs	r3, #1
  403d18:	930b      	str	r3, [sp, #44]	; 0x2c
  403d1a:	e7f3      	b.n	403d04 <_dtoa_r+0x944>
  403d1c:	f1ba 0f00 	cmp.w	sl, #0
  403d20:	f47f ada8 	bne.w	403874 <_dtoa_r+0x4b4>
  403d24:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403d28:	2b00      	cmp	r3, #0
  403d2a:	f47f adba 	bne.w	4038a2 <_dtoa_r+0x4e2>
  403d2e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403d32:	0d3f      	lsrs	r7, r7, #20
  403d34:	053f      	lsls	r7, r7, #20
  403d36:	2f00      	cmp	r7, #0
  403d38:	f000 820d 	beq.w	404156 <_dtoa_r+0xd96>
  403d3c:	9b08      	ldr	r3, [sp, #32]
  403d3e:	3301      	adds	r3, #1
  403d40:	9308      	str	r3, [sp, #32]
  403d42:	9b06      	ldr	r3, [sp, #24]
  403d44:	3301      	adds	r3, #1
  403d46:	9306      	str	r3, [sp, #24]
  403d48:	2301      	movs	r3, #1
  403d4a:	930c      	str	r3, [sp, #48]	; 0x30
  403d4c:	e5ab      	b.n	4038a6 <_dtoa_r+0x4e6>
  403d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d50:	2b00      	cmp	r3, #0
  403d52:	f73f ac42 	bgt.w	4035da <_dtoa_r+0x21a>
  403d56:	f040 8221 	bne.w	40419c <_dtoa_r+0xddc>
  403d5a:	2200      	movs	r2, #0
  403d5c:	4b38      	ldr	r3, [pc, #224]	; (403e40 <_dtoa_r+0xa80>)
  403d5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d62:	f7fd fd39 	bl	4017d8 <__aeabi_dmul>
  403d66:	4652      	mov	r2, sl
  403d68:	465b      	mov	r3, fp
  403d6a:	f001 fe1f 	bl	4059ac <__aeabi_dcmpge>
  403d6e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403d72:	4646      	mov	r6, r8
  403d74:	2800      	cmp	r0, #0
  403d76:	d041      	beq.n	403dfc <_dtoa_r+0xa3c>
  403d78:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d7a:	9d04      	ldr	r5, [sp, #16]
  403d7c:	43db      	mvns	r3, r3
  403d7e:	9302      	str	r3, [sp, #8]
  403d80:	4641      	mov	r1, r8
  403d82:	4620      	mov	r0, r4
  403d84:	f000 fff4 	bl	404d70 <_Bfree>
  403d88:	2e00      	cmp	r6, #0
  403d8a:	f43f acdd 	beq.w	403748 <_dtoa_r+0x388>
  403d8e:	e6a7      	b.n	403ae0 <_dtoa_r+0x720>
  403d90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d92:	4649      	mov	r1, r9
  403d94:	4620      	mov	r0, r4
  403d96:	f001 f921 	bl	404fdc <__pow5mult>
  403d9a:	4681      	mov	r9, r0
  403d9c:	e558      	b.n	403850 <_dtoa_r+0x490>
  403d9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403da0:	2a00      	cmp	r2, #0
  403da2:	f000 8187 	beq.w	4040b4 <_dtoa_r+0xcf4>
  403da6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403daa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403dac:	9d08      	ldr	r5, [sp, #32]
  403dae:	e4f2      	b.n	403796 <_dtoa_r+0x3d6>
  403db0:	f1ba 0f00 	cmp.w	sl, #0
  403db4:	f47f ad75 	bne.w	4038a2 <_dtoa_r+0x4e2>
  403db8:	e7b4      	b.n	403d24 <_dtoa_r+0x964>
  403dba:	f000 ffe3 	bl	404d84 <__multadd>
  403dbe:	4647      	mov	r7, r8
  403dc0:	4606      	mov	r6, r0
  403dc2:	4683      	mov	fp, r0
  403dc4:	e5be      	b.n	403944 <_dtoa_r+0x584>
  403dc6:	4601      	mov	r1, r0
  403dc8:	4620      	mov	r0, r4
  403dca:	9306      	str	r3, [sp, #24]
  403dcc:	f000 ffd0 	bl	404d70 <_Bfree>
  403dd0:	2201      	movs	r2, #1
  403dd2:	9b06      	ldr	r3, [sp, #24]
  403dd4:	e5e0      	b.n	403998 <_dtoa_r+0x5d8>
  403dd6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403dd8:	2b02      	cmp	r3, #2
  403dda:	f77f ad96 	ble.w	40390a <_dtoa_r+0x54a>
  403dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403de0:	2b00      	cmp	r3, #0
  403de2:	d1c9      	bne.n	403d78 <_dtoa_r+0x9b8>
  403de4:	4641      	mov	r1, r8
  403de6:	2205      	movs	r2, #5
  403de8:	4620      	mov	r0, r4
  403dea:	f000 ffcb 	bl	404d84 <__multadd>
  403dee:	4601      	mov	r1, r0
  403df0:	4680      	mov	r8, r0
  403df2:	4648      	mov	r0, r9
  403df4:	f001 f994 	bl	405120 <__mcmp>
  403df8:	2800      	cmp	r0, #0
  403dfa:	ddbd      	ble.n	403d78 <_dtoa_r+0x9b8>
  403dfc:	9a02      	ldr	r2, [sp, #8]
  403dfe:	9904      	ldr	r1, [sp, #16]
  403e00:	2331      	movs	r3, #49	; 0x31
  403e02:	3201      	adds	r2, #1
  403e04:	9202      	str	r2, [sp, #8]
  403e06:	700b      	strb	r3, [r1, #0]
  403e08:	1c4d      	adds	r5, r1, #1
  403e0a:	e7b9      	b.n	403d80 <_dtoa_r+0x9c0>
  403e0c:	9a02      	ldr	r2, [sp, #8]
  403e0e:	3201      	adds	r2, #1
  403e10:	9202      	str	r2, [sp, #8]
  403e12:	9a04      	ldr	r2, [sp, #16]
  403e14:	2331      	movs	r3, #49	; 0x31
  403e16:	7013      	strb	r3, [r2, #0]
  403e18:	e652      	b.n	403ac0 <_dtoa_r+0x700>
  403e1a:	2301      	movs	r3, #1
  403e1c:	930b      	str	r3, [sp, #44]	; 0x2c
  403e1e:	e666      	b.n	403aee <_dtoa_r+0x72e>
  403e20:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403e24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403e26:	e48f      	b.n	403748 <_dtoa_r+0x388>
  403e28:	00405e48 	.word	0x00405e48
  403e2c:	00405e20 	.word	0x00405e20
  403e30:	3ff00000 	.word	0x3ff00000
  403e34:	401c0000 	.word	0x401c0000
  403e38:	3fe00000 	.word	0x3fe00000
  403e3c:	40240000 	.word	0x40240000
  403e40:	40140000 	.word	0x40140000
  403e44:	4650      	mov	r0, sl
  403e46:	f7fd fc61 	bl	40170c <__aeabi_i2d>
  403e4a:	463a      	mov	r2, r7
  403e4c:	4643      	mov	r3, r8
  403e4e:	f7fd fcc3 	bl	4017d8 <__aeabi_dmul>
  403e52:	2200      	movs	r2, #0
  403e54:	4bc1      	ldr	r3, [pc, #772]	; (40415c <_dtoa_r+0xd9c>)
  403e56:	f7fd fb0d 	bl	401474 <__adddf3>
  403e5a:	4605      	mov	r5, r0
  403e5c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e60:	4641      	mov	r1, r8
  403e62:	2200      	movs	r2, #0
  403e64:	4bbe      	ldr	r3, [pc, #760]	; (404160 <_dtoa_r+0xda0>)
  403e66:	4638      	mov	r0, r7
  403e68:	f7fd fb02 	bl	401470 <__aeabi_dsub>
  403e6c:	462a      	mov	r2, r5
  403e6e:	4633      	mov	r3, r6
  403e70:	4682      	mov	sl, r0
  403e72:	468b      	mov	fp, r1
  403e74:	f001 fda4 	bl	4059c0 <__aeabi_dcmpgt>
  403e78:	4680      	mov	r8, r0
  403e7a:	2800      	cmp	r0, #0
  403e7c:	f040 8110 	bne.w	4040a0 <_dtoa_r+0xce0>
  403e80:	462a      	mov	r2, r5
  403e82:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403e86:	4650      	mov	r0, sl
  403e88:	4659      	mov	r1, fp
  403e8a:	f001 fd7b 	bl	405984 <__aeabi_dcmplt>
  403e8e:	b118      	cbz	r0, 403e98 <_dtoa_r+0xad8>
  403e90:	4646      	mov	r6, r8
  403e92:	e771      	b.n	403d78 <_dtoa_r+0x9b8>
  403e94:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e98:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403e9c:	f7ff bb8a 	b.w	4035b4 <_dtoa_r+0x1f4>
  403ea0:	9804      	ldr	r0, [sp, #16]
  403ea2:	f7ff babb 	b.w	40341c <_dtoa_r+0x5c>
  403ea6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ea8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403eaa:	970c      	str	r7, [sp, #48]	; 0x30
  403eac:	1afb      	subs	r3, r7, r3
  403eae:	441a      	add	r2, r3
  403eb0:	920d      	str	r2, [sp, #52]	; 0x34
  403eb2:	2700      	movs	r7, #0
  403eb4:	e469      	b.n	40378a <_dtoa_r+0x3ca>
  403eb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403eba:	f04f 0a02 	mov.w	sl, #2
  403ebe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403ec2:	e657      	b.n	403b74 <_dtoa_r+0x7b4>
  403ec4:	2100      	movs	r1, #0
  403ec6:	2301      	movs	r3, #1
  403ec8:	6461      	str	r1, [r4, #68]	; 0x44
  403eca:	4620      	mov	r0, r4
  403ecc:	9325      	str	r3, [sp, #148]	; 0x94
  403ece:	f000 ff29 	bl	404d24 <_Balloc>
  403ed2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403ed4:	9004      	str	r0, [sp, #16]
  403ed6:	6420      	str	r0, [r4, #64]	; 0x40
  403ed8:	930a      	str	r3, [sp, #40]	; 0x28
  403eda:	930f      	str	r3, [sp, #60]	; 0x3c
  403edc:	e629      	b.n	403b32 <_dtoa_r+0x772>
  403ede:	2a00      	cmp	r2, #0
  403ee0:	46d0      	mov	r8, sl
  403ee2:	f8cd b018 	str.w	fp, [sp, #24]
  403ee6:	469a      	mov	sl, r3
  403ee8:	dd11      	ble.n	403f0e <_dtoa_r+0xb4e>
  403eea:	4649      	mov	r1, r9
  403eec:	2201      	movs	r2, #1
  403eee:	4620      	mov	r0, r4
  403ef0:	f001 f8c4 	bl	40507c <__lshift>
  403ef4:	4641      	mov	r1, r8
  403ef6:	4681      	mov	r9, r0
  403ef8:	f001 f912 	bl	405120 <__mcmp>
  403efc:	2800      	cmp	r0, #0
  403efe:	f340 8146 	ble.w	40418e <_dtoa_r+0xdce>
  403f02:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403f06:	f000 8106 	beq.w	404116 <_dtoa_r+0xd56>
  403f0a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403f0e:	46b3      	mov	fp, r6
  403f10:	f887 a000 	strb.w	sl, [r7]
  403f14:	1c7d      	adds	r5, r7, #1
  403f16:	9e06      	ldr	r6, [sp, #24]
  403f18:	e5d2      	b.n	403ac0 <_dtoa_r+0x700>
  403f1a:	d104      	bne.n	403f26 <_dtoa_r+0xb66>
  403f1c:	f01a 0f01 	tst.w	sl, #1
  403f20:	d001      	beq.n	403f26 <_dtoa_r+0xb66>
  403f22:	e5bd      	b.n	403aa0 <_dtoa_r+0x6e0>
  403f24:	4615      	mov	r5, r2
  403f26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403f2a:	2b30      	cmp	r3, #48	; 0x30
  403f2c:	f105 32ff 	add.w	r2, r5, #4294967295
  403f30:	d0f8      	beq.n	403f24 <_dtoa_r+0xb64>
  403f32:	e5c5      	b.n	403ac0 <_dtoa_r+0x700>
  403f34:	9904      	ldr	r1, [sp, #16]
  403f36:	2230      	movs	r2, #48	; 0x30
  403f38:	700a      	strb	r2, [r1, #0]
  403f3a:	9a02      	ldr	r2, [sp, #8]
  403f3c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f40:	3201      	adds	r2, #1
  403f42:	9202      	str	r2, [sp, #8]
  403f44:	f7ff bbfc 	b.w	403740 <_dtoa_r+0x380>
  403f48:	f000 80bb 	beq.w	4040c2 <_dtoa_r+0xd02>
  403f4c:	9b02      	ldr	r3, [sp, #8]
  403f4e:	425d      	negs	r5, r3
  403f50:	4b84      	ldr	r3, [pc, #528]	; (404164 <_dtoa_r+0xda4>)
  403f52:	f005 020f 	and.w	r2, r5, #15
  403f56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403f62:	f7fd fc39 	bl	4017d8 <__aeabi_dmul>
  403f66:	112d      	asrs	r5, r5, #4
  403f68:	4607      	mov	r7, r0
  403f6a:	4688      	mov	r8, r1
  403f6c:	f000 812c 	beq.w	4041c8 <_dtoa_r+0xe08>
  403f70:	4e7d      	ldr	r6, [pc, #500]	; (404168 <_dtoa_r+0xda8>)
  403f72:	f04f 0a02 	mov.w	sl, #2
  403f76:	07eb      	lsls	r3, r5, #31
  403f78:	d509      	bpl.n	403f8e <_dtoa_r+0xbce>
  403f7a:	4638      	mov	r0, r7
  403f7c:	4641      	mov	r1, r8
  403f7e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403f82:	f7fd fc29 	bl	4017d8 <__aeabi_dmul>
  403f86:	f10a 0a01 	add.w	sl, sl, #1
  403f8a:	4607      	mov	r7, r0
  403f8c:	4688      	mov	r8, r1
  403f8e:	106d      	asrs	r5, r5, #1
  403f90:	f106 0608 	add.w	r6, r6, #8
  403f94:	d1ef      	bne.n	403f76 <_dtoa_r+0xbb6>
  403f96:	e608      	b.n	403baa <_dtoa_r+0x7ea>
  403f98:	6871      	ldr	r1, [r6, #4]
  403f9a:	4620      	mov	r0, r4
  403f9c:	f000 fec2 	bl	404d24 <_Balloc>
  403fa0:	6933      	ldr	r3, [r6, #16]
  403fa2:	3302      	adds	r3, #2
  403fa4:	009a      	lsls	r2, r3, #2
  403fa6:	4605      	mov	r5, r0
  403fa8:	f106 010c 	add.w	r1, r6, #12
  403fac:	300c      	adds	r0, #12
  403fae:	f000 fdaf 	bl	404b10 <memcpy>
  403fb2:	4629      	mov	r1, r5
  403fb4:	2201      	movs	r2, #1
  403fb6:	4620      	mov	r0, r4
  403fb8:	f001 f860 	bl	40507c <__lshift>
  403fbc:	9006      	str	r0, [sp, #24]
  403fbe:	e4b5      	b.n	40392c <_dtoa_r+0x56c>
  403fc0:	2b39      	cmp	r3, #57	; 0x39
  403fc2:	f8cd b018 	str.w	fp, [sp, #24]
  403fc6:	46d0      	mov	r8, sl
  403fc8:	f000 80a5 	beq.w	404116 <_dtoa_r+0xd56>
  403fcc:	f103 0a01 	add.w	sl, r3, #1
  403fd0:	46b3      	mov	fp, r6
  403fd2:	f887 a000 	strb.w	sl, [r7]
  403fd6:	1c7d      	adds	r5, r7, #1
  403fd8:	9e06      	ldr	r6, [sp, #24]
  403fda:	e571      	b.n	403ac0 <_dtoa_r+0x700>
  403fdc:	465a      	mov	r2, fp
  403fde:	46d0      	mov	r8, sl
  403fe0:	46b3      	mov	fp, r6
  403fe2:	469a      	mov	sl, r3
  403fe4:	4616      	mov	r6, r2
  403fe6:	e54f      	b.n	403a88 <_dtoa_r+0x6c8>
  403fe8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fea:	495e      	ldr	r1, [pc, #376]	; (404164 <_dtoa_r+0xda4>)
  403fec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403ff0:	462a      	mov	r2, r5
  403ff2:	4633      	mov	r3, r6
  403ff4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403ff8:	f7fd fbee 	bl	4017d8 <__aeabi_dmul>
  403ffc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404000:	4638      	mov	r0, r7
  404002:	4641      	mov	r1, r8
  404004:	f001 fcfc 	bl	405a00 <__aeabi_d2iz>
  404008:	4605      	mov	r5, r0
  40400a:	f7fd fb7f 	bl	40170c <__aeabi_i2d>
  40400e:	460b      	mov	r3, r1
  404010:	4602      	mov	r2, r0
  404012:	4641      	mov	r1, r8
  404014:	4638      	mov	r0, r7
  404016:	f7fd fa2b 	bl	401470 <__aeabi_dsub>
  40401a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40401c:	460f      	mov	r7, r1
  40401e:	9904      	ldr	r1, [sp, #16]
  404020:	3530      	adds	r5, #48	; 0x30
  404022:	2b01      	cmp	r3, #1
  404024:	700d      	strb	r5, [r1, #0]
  404026:	4606      	mov	r6, r0
  404028:	f101 0501 	add.w	r5, r1, #1
  40402c:	d026      	beq.n	40407c <_dtoa_r+0xcbc>
  40402e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404030:	9a04      	ldr	r2, [sp, #16]
  404032:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404170 <_dtoa_r+0xdb0>
  404036:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40403a:	4413      	add	r3, r2
  40403c:	f04f 0a00 	mov.w	sl, #0
  404040:	4699      	mov	r9, r3
  404042:	4652      	mov	r2, sl
  404044:	465b      	mov	r3, fp
  404046:	4630      	mov	r0, r6
  404048:	4639      	mov	r1, r7
  40404a:	f7fd fbc5 	bl	4017d8 <__aeabi_dmul>
  40404e:	460f      	mov	r7, r1
  404050:	4606      	mov	r6, r0
  404052:	f001 fcd5 	bl	405a00 <__aeabi_d2iz>
  404056:	4680      	mov	r8, r0
  404058:	f7fd fb58 	bl	40170c <__aeabi_i2d>
  40405c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404060:	4602      	mov	r2, r0
  404062:	460b      	mov	r3, r1
  404064:	4630      	mov	r0, r6
  404066:	4639      	mov	r1, r7
  404068:	f7fd fa02 	bl	401470 <__aeabi_dsub>
  40406c:	f805 8b01 	strb.w	r8, [r5], #1
  404070:	454d      	cmp	r5, r9
  404072:	4606      	mov	r6, r0
  404074:	460f      	mov	r7, r1
  404076:	d1e4      	bne.n	404042 <_dtoa_r+0xc82>
  404078:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40407c:	4b3b      	ldr	r3, [pc, #236]	; (40416c <_dtoa_r+0xdac>)
  40407e:	2200      	movs	r2, #0
  404080:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404084:	f7fd f9f6 	bl	401474 <__adddf3>
  404088:	4632      	mov	r2, r6
  40408a:	463b      	mov	r3, r7
  40408c:	f001 fc7a 	bl	405984 <__aeabi_dcmplt>
  404090:	2800      	cmp	r0, #0
  404092:	d046      	beq.n	404122 <_dtoa_r+0xd62>
  404094:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404096:	9302      	str	r3, [sp, #8]
  404098:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40409c:	f7ff bb43 	b.w	403726 <_dtoa_r+0x366>
  4040a0:	f04f 0800 	mov.w	r8, #0
  4040a4:	4646      	mov	r6, r8
  4040a6:	e6a9      	b.n	403dfc <_dtoa_r+0xa3c>
  4040a8:	9b08      	ldr	r3, [sp, #32]
  4040aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4040ac:	1a9d      	subs	r5, r3, r2
  4040ae:	2300      	movs	r3, #0
  4040b0:	f7ff bb71 	b.w	403796 <_dtoa_r+0x3d6>
  4040b4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4040b6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040b8:	9d08      	ldr	r5, [sp, #32]
  4040ba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4040be:	f7ff bb6a 	b.w	403796 <_dtoa_r+0x3d6>
  4040c2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4040c6:	f04f 0a02 	mov.w	sl, #2
  4040ca:	e56e      	b.n	403baa <_dtoa_r+0x7ea>
  4040cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040ce:	2b00      	cmp	r3, #0
  4040d0:	f43f aeb8 	beq.w	403e44 <_dtoa_r+0xa84>
  4040d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040d6:	2b00      	cmp	r3, #0
  4040d8:	f77f aede 	ble.w	403e98 <_dtoa_r+0xad8>
  4040dc:	2200      	movs	r2, #0
  4040de:	4b24      	ldr	r3, [pc, #144]	; (404170 <_dtoa_r+0xdb0>)
  4040e0:	4638      	mov	r0, r7
  4040e2:	4641      	mov	r1, r8
  4040e4:	f7fd fb78 	bl	4017d8 <__aeabi_dmul>
  4040e8:	4607      	mov	r7, r0
  4040ea:	4688      	mov	r8, r1
  4040ec:	f10a 0001 	add.w	r0, sl, #1
  4040f0:	f7fd fb0c 	bl	40170c <__aeabi_i2d>
  4040f4:	463a      	mov	r2, r7
  4040f6:	4643      	mov	r3, r8
  4040f8:	f7fd fb6e 	bl	4017d8 <__aeabi_dmul>
  4040fc:	2200      	movs	r2, #0
  4040fe:	4b17      	ldr	r3, [pc, #92]	; (40415c <_dtoa_r+0xd9c>)
  404100:	f7fd f9b8 	bl	401474 <__adddf3>
  404104:	9a02      	ldr	r2, [sp, #8]
  404106:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404108:	9312      	str	r3, [sp, #72]	; 0x48
  40410a:	3a01      	subs	r2, #1
  40410c:	4605      	mov	r5, r0
  40410e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404112:	9215      	str	r2, [sp, #84]	; 0x54
  404114:	e56a      	b.n	403bec <_dtoa_r+0x82c>
  404116:	2239      	movs	r2, #57	; 0x39
  404118:	46b3      	mov	fp, r6
  40411a:	703a      	strb	r2, [r7, #0]
  40411c:	9e06      	ldr	r6, [sp, #24]
  40411e:	1c7d      	adds	r5, r7, #1
  404120:	e4c0      	b.n	403aa4 <_dtoa_r+0x6e4>
  404122:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404126:	2000      	movs	r0, #0
  404128:	4910      	ldr	r1, [pc, #64]	; (40416c <_dtoa_r+0xdac>)
  40412a:	f7fd f9a1 	bl	401470 <__aeabi_dsub>
  40412e:	4632      	mov	r2, r6
  404130:	463b      	mov	r3, r7
  404132:	f001 fc45 	bl	4059c0 <__aeabi_dcmpgt>
  404136:	b908      	cbnz	r0, 40413c <_dtoa_r+0xd7c>
  404138:	e6ae      	b.n	403e98 <_dtoa_r+0xad8>
  40413a:	4615      	mov	r5, r2
  40413c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404140:	2b30      	cmp	r3, #48	; 0x30
  404142:	f105 32ff 	add.w	r2, r5, #4294967295
  404146:	d0f8      	beq.n	40413a <_dtoa_r+0xd7a>
  404148:	e5d7      	b.n	403cfa <_dtoa_r+0x93a>
  40414a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40414e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404150:	9302      	str	r3, [sp, #8]
  404152:	f7ff bae8 	b.w	403726 <_dtoa_r+0x366>
  404156:	970c      	str	r7, [sp, #48]	; 0x30
  404158:	f7ff bba5 	b.w	4038a6 <_dtoa_r+0x4e6>
  40415c:	401c0000 	.word	0x401c0000
  404160:	40140000 	.word	0x40140000
  404164:	00405e48 	.word	0x00405e48
  404168:	00405e20 	.word	0x00405e20
  40416c:	3fe00000 	.word	0x3fe00000
  404170:	40240000 	.word	0x40240000
  404174:	2b39      	cmp	r3, #57	; 0x39
  404176:	f8cd b018 	str.w	fp, [sp, #24]
  40417a:	46d0      	mov	r8, sl
  40417c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404180:	469a      	mov	sl, r3
  404182:	d0c8      	beq.n	404116 <_dtoa_r+0xd56>
  404184:	f1bb 0f00 	cmp.w	fp, #0
  404188:	f73f aebf 	bgt.w	403f0a <_dtoa_r+0xb4a>
  40418c:	e6bf      	b.n	403f0e <_dtoa_r+0xb4e>
  40418e:	f47f aebe 	bne.w	403f0e <_dtoa_r+0xb4e>
  404192:	f01a 0f01 	tst.w	sl, #1
  404196:	f43f aeba 	beq.w	403f0e <_dtoa_r+0xb4e>
  40419a:	e6b2      	b.n	403f02 <_dtoa_r+0xb42>
  40419c:	f04f 0800 	mov.w	r8, #0
  4041a0:	4646      	mov	r6, r8
  4041a2:	e5e9      	b.n	403d78 <_dtoa_r+0x9b8>
  4041a4:	4631      	mov	r1, r6
  4041a6:	2300      	movs	r3, #0
  4041a8:	220a      	movs	r2, #10
  4041aa:	4620      	mov	r0, r4
  4041ac:	f000 fdea 	bl	404d84 <__multadd>
  4041b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041b2:	2b00      	cmp	r3, #0
  4041b4:	4606      	mov	r6, r0
  4041b6:	dd0a      	ble.n	4041ce <_dtoa_r+0xe0e>
  4041b8:	930a      	str	r3, [sp, #40]	; 0x28
  4041ba:	f7ff bbaa 	b.w	403912 <_dtoa_r+0x552>
  4041be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041c0:	2b02      	cmp	r3, #2
  4041c2:	dc23      	bgt.n	40420c <_dtoa_r+0xe4c>
  4041c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041c6:	e43b      	b.n	403a40 <_dtoa_r+0x680>
  4041c8:	f04f 0a02 	mov.w	sl, #2
  4041cc:	e4ed      	b.n	403baa <_dtoa_r+0x7ea>
  4041ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041d0:	2b02      	cmp	r3, #2
  4041d2:	dc1b      	bgt.n	40420c <_dtoa_r+0xe4c>
  4041d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041d6:	e7ef      	b.n	4041b8 <_dtoa_r+0xdf8>
  4041d8:	2500      	movs	r5, #0
  4041da:	6465      	str	r5, [r4, #68]	; 0x44
  4041dc:	4629      	mov	r1, r5
  4041de:	4620      	mov	r0, r4
  4041e0:	f000 fda0 	bl	404d24 <_Balloc>
  4041e4:	f04f 33ff 	mov.w	r3, #4294967295
  4041e8:	930a      	str	r3, [sp, #40]	; 0x28
  4041ea:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ec:	2301      	movs	r3, #1
  4041ee:	9004      	str	r0, [sp, #16]
  4041f0:	9525      	str	r5, [sp, #148]	; 0x94
  4041f2:	6420      	str	r0, [r4, #64]	; 0x40
  4041f4:	930b      	str	r3, [sp, #44]	; 0x2c
  4041f6:	f7ff b9dd 	b.w	4035b4 <_dtoa_r+0x1f4>
  4041fa:	2501      	movs	r5, #1
  4041fc:	f7ff b9a5 	b.w	40354a <_dtoa_r+0x18a>
  404200:	f43f ab69 	beq.w	4038d6 <_dtoa_r+0x516>
  404204:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404208:	f7ff bbf9 	b.w	4039fe <_dtoa_r+0x63e>
  40420c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40420e:	930a      	str	r3, [sp, #40]	; 0x28
  404210:	e5e5      	b.n	403dde <_dtoa_r+0xa1e>
  404212:	bf00      	nop

00404214 <__libc_fini_array>:
  404214:	b538      	push	{r3, r4, r5, lr}
  404216:	4c0a      	ldr	r4, [pc, #40]	; (404240 <__libc_fini_array+0x2c>)
  404218:	4d0a      	ldr	r5, [pc, #40]	; (404244 <__libc_fini_array+0x30>)
  40421a:	1b64      	subs	r4, r4, r5
  40421c:	10a4      	asrs	r4, r4, #2
  40421e:	d00a      	beq.n	404236 <__libc_fini_array+0x22>
  404220:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404224:	3b01      	subs	r3, #1
  404226:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40422a:	3c01      	subs	r4, #1
  40422c:	f855 3904 	ldr.w	r3, [r5], #-4
  404230:	4798      	blx	r3
  404232:	2c00      	cmp	r4, #0
  404234:	d1f9      	bne.n	40422a <__libc_fini_array+0x16>
  404236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40423a:	f001 befb 	b.w	406034 <_fini>
  40423e:	bf00      	nop
  404240:	00406044 	.word	0x00406044
  404244:	00406040 	.word	0x00406040

00404248 <_malloc_trim_r>:
  404248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40424a:	4f24      	ldr	r7, [pc, #144]	; (4042dc <_malloc_trim_r+0x94>)
  40424c:	460c      	mov	r4, r1
  40424e:	4606      	mov	r6, r0
  404250:	f000 fd5c 	bl	404d0c <__malloc_lock>
  404254:	68bb      	ldr	r3, [r7, #8]
  404256:	685d      	ldr	r5, [r3, #4]
  404258:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40425c:	310f      	adds	r1, #15
  40425e:	f025 0503 	bic.w	r5, r5, #3
  404262:	4429      	add	r1, r5
  404264:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404268:	f021 010f 	bic.w	r1, r1, #15
  40426c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404270:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404274:	db07      	blt.n	404286 <_malloc_trim_r+0x3e>
  404276:	2100      	movs	r1, #0
  404278:	4630      	mov	r0, r6
  40427a:	f001 f9f3 	bl	405664 <_sbrk_r>
  40427e:	68bb      	ldr	r3, [r7, #8]
  404280:	442b      	add	r3, r5
  404282:	4298      	cmp	r0, r3
  404284:	d004      	beq.n	404290 <_malloc_trim_r+0x48>
  404286:	4630      	mov	r0, r6
  404288:	f000 fd46 	bl	404d18 <__malloc_unlock>
  40428c:	2000      	movs	r0, #0
  40428e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404290:	4261      	negs	r1, r4
  404292:	4630      	mov	r0, r6
  404294:	f001 f9e6 	bl	405664 <_sbrk_r>
  404298:	3001      	adds	r0, #1
  40429a:	d00d      	beq.n	4042b8 <_malloc_trim_r+0x70>
  40429c:	4b10      	ldr	r3, [pc, #64]	; (4042e0 <_malloc_trim_r+0x98>)
  40429e:	68ba      	ldr	r2, [r7, #8]
  4042a0:	6819      	ldr	r1, [r3, #0]
  4042a2:	1b2d      	subs	r5, r5, r4
  4042a4:	f045 0501 	orr.w	r5, r5, #1
  4042a8:	4630      	mov	r0, r6
  4042aa:	1b09      	subs	r1, r1, r4
  4042ac:	6055      	str	r5, [r2, #4]
  4042ae:	6019      	str	r1, [r3, #0]
  4042b0:	f000 fd32 	bl	404d18 <__malloc_unlock>
  4042b4:	2001      	movs	r0, #1
  4042b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4042b8:	2100      	movs	r1, #0
  4042ba:	4630      	mov	r0, r6
  4042bc:	f001 f9d2 	bl	405664 <_sbrk_r>
  4042c0:	68ba      	ldr	r2, [r7, #8]
  4042c2:	1a83      	subs	r3, r0, r2
  4042c4:	2b0f      	cmp	r3, #15
  4042c6:	ddde      	ble.n	404286 <_malloc_trim_r+0x3e>
  4042c8:	4c06      	ldr	r4, [pc, #24]	; (4042e4 <_malloc_trim_r+0x9c>)
  4042ca:	4905      	ldr	r1, [pc, #20]	; (4042e0 <_malloc_trim_r+0x98>)
  4042cc:	6824      	ldr	r4, [r4, #0]
  4042ce:	f043 0301 	orr.w	r3, r3, #1
  4042d2:	1b00      	subs	r0, r0, r4
  4042d4:	6053      	str	r3, [r2, #4]
  4042d6:	6008      	str	r0, [r1, #0]
  4042d8:	e7d5      	b.n	404286 <_malloc_trim_r+0x3e>
  4042da:	bf00      	nop
  4042dc:	200009a8 	.word	0x200009a8
  4042e0:	20000e4c 	.word	0x20000e4c
  4042e4:	20000db0 	.word	0x20000db0

004042e8 <_free_r>:
  4042e8:	2900      	cmp	r1, #0
  4042ea:	d044      	beq.n	404376 <_free_r+0x8e>
  4042ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4042f0:	460d      	mov	r5, r1
  4042f2:	4680      	mov	r8, r0
  4042f4:	f000 fd0a 	bl	404d0c <__malloc_lock>
  4042f8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4042fc:	4969      	ldr	r1, [pc, #420]	; (4044a4 <_free_r+0x1bc>)
  4042fe:	f027 0301 	bic.w	r3, r7, #1
  404302:	f1a5 0408 	sub.w	r4, r5, #8
  404306:	18e2      	adds	r2, r4, r3
  404308:	688e      	ldr	r6, [r1, #8]
  40430a:	6850      	ldr	r0, [r2, #4]
  40430c:	42b2      	cmp	r2, r6
  40430e:	f020 0003 	bic.w	r0, r0, #3
  404312:	d05e      	beq.n	4043d2 <_free_r+0xea>
  404314:	07fe      	lsls	r6, r7, #31
  404316:	6050      	str	r0, [r2, #4]
  404318:	d40b      	bmi.n	404332 <_free_r+0x4a>
  40431a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40431e:	1be4      	subs	r4, r4, r7
  404320:	f101 0e08 	add.w	lr, r1, #8
  404324:	68a5      	ldr	r5, [r4, #8]
  404326:	4575      	cmp	r5, lr
  404328:	443b      	add	r3, r7
  40432a:	d06d      	beq.n	404408 <_free_r+0x120>
  40432c:	68e7      	ldr	r7, [r4, #12]
  40432e:	60ef      	str	r7, [r5, #12]
  404330:	60bd      	str	r5, [r7, #8]
  404332:	1815      	adds	r5, r2, r0
  404334:	686d      	ldr	r5, [r5, #4]
  404336:	07ed      	lsls	r5, r5, #31
  404338:	d53e      	bpl.n	4043b8 <_free_r+0xd0>
  40433a:	f043 0201 	orr.w	r2, r3, #1
  40433e:	6062      	str	r2, [r4, #4]
  404340:	50e3      	str	r3, [r4, r3]
  404342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404346:	d217      	bcs.n	404378 <_free_r+0x90>
  404348:	08db      	lsrs	r3, r3, #3
  40434a:	1c58      	adds	r0, r3, #1
  40434c:	109a      	asrs	r2, r3, #2
  40434e:	684d      	ldr	r5, [r1, #4]
  404350:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404354:	60a7      	str	r7, [r4, #8]
  404356:	2301      	movs	r3, #1
  404358:	4093      	lsls	r3, r2
  40435a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40435e:	432b      	orrs	r3, r5
  404360:	3a08      	subs	r2, #8
  404362:	60e2      	str	r2, [r4, #12]
  404364:	604b      	str	r3, [r1, #4]
  404366:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40436a:	60fc      	str	r4, [r7, #12]
  40436c:	4640      	mov	r0, r8
  40436e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404372:	f000 bcd1 	b.w	404d18 <__malloc_unlock>
  404376:	4770      	bx	lr
  404378:	0a5a      	lsrs	r2, r3, #9
  40437a:	2a04      	cmp	r2, #4
  40437c:	d852      	bhi.n	404424 <_free_r+0x13c>
  40437e:	099a      	lsrs	r2, r3, #6
  404380:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404384:	00ff      	lsls	r7, r7, #3
  404386:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40438a:	19c8      	adds	r0, r1, r7
  40438c:	59ca      	ldr	r2, [r1, r7]
  40438e:	3808      	subs	r0, #8
  404390:	4290      	cmp	r0, r2
  404392:	d04f      	beq.n	404434 <_free_r+0x14c>
  404394:	6851      	ldr	r1, [r2, #4]
  404396:	f021 0103 	bic.w	r1, r1, #3
  40439a:	428b      	cmp	r3, r1
  40439c:	d232      	bcs.n	404404 <_free_r+0x11c>
  40439e:	6892      	ldr	r2, [r2, #8]
  4043a0:	4290      	cmp	r0, r2
  4043a2:	d1f7      	bne.n	404394 <_free_r+0xac>
  4043a4:	68c3      	ldr	r3, [r0, #12]
  4043a6:	60a0      	str	r0, [r4, #8]
  4043a8:	60e3      	str	r3, [r4, #12]
  4043aa:	609c      	str	r4, [r3, #8]
  4043ac:	60c4      	str	r4, [r0, #12]
  4043ae:	4640      	mov	r0, r8
  4043b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4043b4:	f000 bcb0 	b.w	404d18 <__malloc_unlock>
  4043b8:	6895      	ldr	r5, [r2, #8]
  4043ba:	4f3b      	ldr	r7, [pc, #236]	; (4044a8 <_free_r+0x1c0>)
  4043bc:	42bd      	cmp	r5, r7
  4043be:	4403      	add	r3, r0
  4043c0:	d040      	beq.n	404444 <_free_r+0x15c>
  4043c2:	68d0      	ldr	r0, [r2, #12]
  4043c4:	60e8      	str	r0, [r5, #12]
  4043c6:	f043 0201 	orr.w	r2, r3, #1
  4043ca:	6085      	str	r5, [r0, #8]
  4043cc:	6062      	str	r2, [r4, #4]
  4043ce:	50e3      	str	r3, [r4, r3]
  4043d0:	e7b7      	b.n	404342 <_free_r+0x5a>
  4043d2:	07ff      	lsls	r7, r7, #31
  4043d4:	4403      	add	r3, r0
  4043d6:	d407      	bmi.n	4043e8 <_free_r+0x100>
  4043d8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4043dc:	1aa4      	subs	r4, r4, r2
  4043de:	4413      	add	r3, r2
  4043e0:	68a0      	ldr	r0, [r4, #8]
  4043e2:	68e2      	ldr	r2, [r4, #12]
  4043e4:	60c2      	str	r2, [r0, #12]
  4043e6:	6090      	str	r0, [r2, #8]
  4043e8:	4a30      	ldr	r2, [pc, #192]	; (4044ac <_free_r+0x1c4>)
  4043ea:	6812      	ldr	r2, [r2, #0]
  4043ec:	f043 0001 	orr.w	r0, r3, #1
  4043f0:	4293      	cmp	r3, r2
  4043f2:	6060      	str	r0, [r4, #4]
  4043f4:	608c      	str	r4, [r1, #8]
  4043f6:	d3b9      	bcc.n	40436c <_free_r+0x84>
  4043f8:	4b2d      	ldr	r3, [pc, #180]	; (4044b0 <_free_r+0x1c8>)
  4043fa:	4640      	mov	r0, r8
  4043fc:	6819      	ldr	r1, [r3, #0]
  4043fe:	f7ff ff23 	bl	404248 <_malloc_trim_r>
  404402:	e7b3      	b.n	40436c <_free_r+0x84>
  404404:	4610      	mov	r0, r2
  404406:	e7cd      	b.n	4043a4 <_free_r+0xbc>
  404408:	1811      	adds	r1, r2, r0
  40440a:	6849      	ldr	r1, [r1, #4]
  40440c:	07c9      	lsls	r1, r1, #31
  40440e:	d444      	bmi.n	40449a <_free_r+0x1b2>
  404410:	6891      	ldr	r1, [r2, #8]
  404412:	68d2      	ldr	r2, [r2, #12]
  404414:	60ca      	str	r2, [r1, #12]
  404416:	4403      	add	r3, r0
  404418:	f043 0001 	orr.w	r0, r3, #1
  40441c:	6091      	str	r1, [r2, #8]
  40441e:	6060      	str	r0, [r4, #4]
  404420:	50e3      	str	r3, [r4, r3]
  404422:	e7a3      	b.n	40436c <_free_r+0x84>
  404424:	2a14      	cmp	r2, #20
  404426:	d816      	bhi.n	404456 <_free_r+0x16e>
  404428:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40442c:	00ff      	lsls	r7, r7, #3
  40442e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404432:	e7aa      	b.n	40438a <_free_r+0xa2>
  404434:	10aa      	asrs	r2, r5, #2
  404436:	2301      	movs	r3, #1
  404438:	684d      	ldr	r5, [r1, #4]
  40443a:	4093      	lsls	r3, r2
  40443c:	432b      	orrs	r3, r5
  40443e:	604b      	str	r3, [r1, #4]
  404440:	4603      	mov	r3, r0
  404442:	e7b0      	b.n	4043a6 <_free_r+0xbe>
  404444:	f043 0201 	orr.w	r2, r3, #1
  404448:	614c      	str	r4, [r1, #20]
  40444a:	610c      	str	r4, [r1, #16]
  40444c:	60e5      	str	r5, [r4, #12]
  40444e:	60a5      	str	r5, [r4, #8]
  404450:	6062      	str	r2, [r4, #4]
  404452:	50e3      	str	r3, [r4, r3]
  404454:	e78a      	b.n	40436c <_free_r+0x84>
  404456:	2a54      	cmp	r2, #84	; 0x54
  404458:	d806      	bhi.n	404468 <_free_r+0x180>
  40445a:	0b1a      	lsrs	r2, r3, #12
  40445c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404460:	00ff      	lsls	r7, r7, #3
  404462:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404466:	e790      	b.n	40438a <_free_r+0xa2>
  404468:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40446c:	d806      	bhi.n	40447c <_free_r+0x194>
  40446e:	0bda      	lsrs	r2, r3, #15
  404470:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404474:	00ff      	lsls	r7, r7, #3
  404476:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40447a:	e786      	b.n	40438a <_free_r+0xa2>
  40447c:	f240 5054 	movw	r0, #1364	; 0x554
  404480:	4282      	cmp	r2, r0
  404482:	d806      	bhi.n	404492 <_free_r+0x1aa>
  404484:	0c9a      	lsrs	r2, r3, #18
  404486:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40448a:	00ff      	lsls	r7, r7, #3
  40448c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404490:	e77b      	b.n	40438a <_free_r+0xa2>
  404492:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404496:	257e      	movs	r5, #126	; 0x7e
  404498:	e777      	b.n	40438a <_free_r+0xa2>
  40449a:	f043 0101 	orr.w	r1, r3, #1
  40449e:	6061      	str	r1, [r4, #4]
  4044a0:	6013      	str	r3, [r2, #0]
  4044a2:	e763      	b.n	40436c <_free_r+0x84>
  4044a4:	200009a8 	.word	0x200009a8
  4044a8:	200009b0 	.word	0x200009b0
  4044ac:	20000db4 	.word	0x20000db4
  4044b0:	20000e7c 	.word	0x20000e7c

004044b4 <_localeconv_r>:
  4044b4:	4a04      	ldr	r2, [pc, #16]	; (4044c8 <_localeconv_r+0x14>)
  4044b6:	4b05      	ldr	r3, [pc, #20]	; (4044cc <_localeconv_r+0x18>)
  4044b8:	6812      	ldr	r2, [r2, #0]
  4044ba:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4044bc:	2800      	cmp	r0, #0
  4044be:	bf08      	it	eq
  4044c0:	4618      	moveq	r0, r3
  4044c2:	30f0      	adds	r0, #240	; 0xf0
  4044c4:	4770      	bx	lr
  4044c6:	bf00      	nop
  4044c8:	2000040c 	.word	0x2000040c
  4044cc:	2000083c 	.word	0x2000083c

004044d0 <__retarget_lock_acquire_recursive>:
  4044d0:	4770      	bx	lr
  4044d2:	bf00      	nop

004044d4 <__retarget_lock_release_recursive>:
  4044d4:	4770      	bx	lr
  4044d6:	bf00      	nop

004044d8 <_malloc_r>:
  4044d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4044dc:	f101 060b 	add.w	r6, r1, #11
  4044e0:	2e16      	cmp	r6, #22
  4044e2:	b083      	sub	sp, #12
  4044e4:	4605      	mov	r5, r0
  4044e6:	f240 809e 	bls.w	404626 <_malloc_r+0x14e>
  4044ea:	f036 0607 	bics.w	r6, r6, #7
  4044ee:	f100 80bd 	bmi.w	40466c <_malloc_r+0x194>
  4044f2:	42b1      	cmp	r1, r6
  4044f4:	f200 80ba 	bhi.w	40466c <_malloc_r+0x194>
  4044f8:	f000 fc08 	bl	404d0c <__malloc_lock>
  4044fc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404500:	f0c0 8293 	bcc.w	404a2a <_malloc_r+0x552>
  404504:	0a73      	lsrs	r3, r6, #9
  404506:	f000 80b8 	beq.w	40467a <_malloc_r+0x1a2>
  40450a:	2b04      	cmp	r3, #4
  40450c:	f200 8179 	bhi.w	404802 <_malloc_r+0x32a>
  404510:	09b3      	lsrs	r3, r6, #6
  404512:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404516:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40451a:	00c3      	lsls	r3, r0, #3
  40451c:	4fbf      	ldr	r7, [pc, #764]	; (40481c <_malloc_r+0x344>)
  40451e:	443b      	add	r3, r7
  404520:	f1a3 0108 	sub.w	r1, r3, #8
  404524:	685c      	ldr	r4, [r3, #4]
  404526:	42a1      	cmp	r1, r4
  404528:	d106      	bne.n	404538 <_malloc_r+0x60>
  40452a:	e00c      	b.n	404546 <_malloc_r+0x6e>
  40452c:	2a00      	cmp	r2, #0
  40452e:	f280 80aa 	bge.w	404686 <_malloc_r+0x1ae>
  404532:	68e4      	ldr	r4, [r4, #12]
  404534:	42a1      	cmp	r1, r4
  404536:	d006      	beq.n	404546 <_malloc_r+0x6e>
  404538:	6863      	ldr	r3, [r4, #4]
  40453a:	f023 0303 	bic.w	r3, r3, #3
  40453e:	1b9a      	subs	r2, r3, r6
  404540:	2a0f      	cmp	r2, #15
  404542:	ddf3      	ble.n	40452c <_malloc_r+0x54>
  404544:	4670      	mov	r0, lr
  404546:	693c      	ldr	r4, [r7, #16]
  404548:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404830 <_malloc_r+0x358>
  40454c:	4574      	cmp	r4, lr
  40454e:	f000 81ab 	beq.w	4048a8 <_malloc_r+0x3d0>
  404552:	6863      	ldr	r3, [r4, #4]
  404554:	f023 0303 	bic.w	r3, r3, #3
  404558:	1b9a      	subs	r2, r3, r6
  40455a:	2a0f      	cmp	r2, #15
  40455c:	f300 8190 	bgt.w	404880 <_malloc_r+0x3a8>
  404560:	2a00      	cmp	r2, #0
  404562:	f8c7 e014 	str.w	lr, [r7, #20]
  404566:	f8c7 e010 	str.w	lr, [r7, #16]
  40456a:	f280 809d 	bge.w	4046a8 <_malloc_r+0x1d0>
  40456e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404572:	f080 8161 	bcs.w	404838 <_malloc_r+0x360>
  404576:	08db      	lsrs	r3, r3, #3
  404578:	f103 0c01 	add.w	ip, r3, #1
  40457c:	1099      	asrs	r1, r3, #2
  40457e:	687a      	ldr	r2, [r7, #4]
  404580:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404584:	f8c4 8008 	str.w	r8, [r4, #8]
  404588:	2301      	movs	r3, #1
  40458a:	408b      	lsls	r3, r1
  40458c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404590:	4313      	orrs	r3, r2
  404592:	3908      	subs	r1, #8
  404594:	60e1      	str	r1, [r4, #12]
  404596:	607b      	str	r3, [r7, #4]
  404598:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40459c:	f8c8 400c 	str.w	r4, [r8, #12]
  4045a0:	1082      	asrs	r2, r0, #2
  4045a2:	2401      	movs	r4, #1
  4045a4:	4094      	lsls	r4, r2
  4045a6:	429c      	cmp	r4, r3
  4045a8:	f200 808b 	bhi.w	4046c2 <_malloc_r+0x1ea>
  4045ac:	421c      	tst	r4, r3
  4045ae:	d106      	bne.n	4045be <_malloc_r+0xe6>
  4045b0:	f020 0003 	bic.w	r0, r0, #3
  4045b4:	0064      	lsls	r4, r4, #1
  4045b6:	421c      	tst	r4, r3
  4045b8:	f100 0004 	add.w	r0, r0, #4
  4045bc:	d0fa      	beq.n	4045b4 <_malloc_r+0xdc>
  4045be:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4045c2:	46cc      	mov	ip, r9
  4045c4:	4680      	mov	r8, r0
  4045c6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4045ca:	459c      	cmp	ip, r3
  4045cc:	d107      	bne.n	4045de <_malloc_r+0x106>
  4045ce:	e16d      	b.n	4048ac <_malloc_r+0x3d4>
  4045d0:	2a00      	cmp	r2, #0
  4045d2:	f280 817b 	bge.w	4048cc <_malloc_r+0x3f4>
  4045d6:	68db      	ldr	r3, [r3, #12]
  4045d8:	459c      	cmp	ip, r3
  4045da:	f000 8167 	beq.w	4048ac <_malloc_r+0x3d4>
  4045de:	6859      	ldr	r1, [r3, #4]
  4045e0:	f021 0103 	bic.w	r1, r1, #3
  4045e4:	1b8a      	subs	r2, r1, r6
  4045e6:	2a0f      	cmp	r2, #15
  4045e8:	ddf2      	ble.n	4045d0 <_malloc_r+0xf8>
  4045ea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4045ee:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4045f2:	9300      	str	r3, [sp, #0]
  4045f4:	199c      	adds	r4, r3, r6
  4045f6:	4628      	mov	r0, r5
  4045f8:	f046 0601 	orr.w	r6, r6, #1
  4045fc:	f042 0501 	orr.w	r5, r2, #1
  404600:	605e      	str	r6, [r3, #4]
  404602:	f8c8 c00c 	str.w	ip, [r8, #12]
  404606:	f8cc 8008 	str.w	r8, [ip, #8]
  40460a:	617c      	str	r4, [r7, #20]
  40460c:	613c      	str	r4, [r7, #16]
  40460e:	f8c4 e00c 	str.w	lr, [r4, #12]
  404612:	f8c4 e008 	str.w	lr, [r4, #8]
  404616:	6065      	str	r5, [r4, #4]
  404618:	505a      	str	r2, [r3, r1]
  40461a:	f000 fb7d 	bl	404d18 <__malloc_unlock>
  40461e:	9b00      	ldr	r3, [sp, #0]
  404620:	f103 0408 	add.w	r4, r3, #8
  404624:	e01e      	b.n	404664 <_malloc_r+0x18c>
  404626:	2910      	cmp	r1, #16
  404628:	d820      	bhi.n	40466c <_malloc_r+0x194>
  40462a:	f000 fb6f 	bl	404d0c <__malloc_lock>
  40462e:	2610      	movs	r6, #16
  404630:	2318      	movs	r3, #24
  404632:	2002      	movs	r0, #2
  404634:	4f79      	ldr	r7, [pc, #484]	; (40481c <_malloc_r+0x344>)
  404636:	443b      	add	r3, r7
  404638:	f1a3 0208 	sub.w	r2, r3, #8
  40463c:	685c      	ldr	r4, [r3, #4]
  40463e:	4294      	cmp	r4, r2
  404640:	f000 813d 	beq.w	4048be <_malloc_r+0x3e6>
  404644:	6863      	ldr	r3, [r4, #4]
  404646:	68e1      	ldr	r1, [r4, #12]
  404648:	68a6      	ldr	r6, [r4, #8]
  40464a:	f023 0303 	bic.w	r3, r3, #3
  40464e:	4423      	add	r3, r4
  404650:	4628      	mov	r0, r5
  404652:	685a      	ldr	r2, [r3, #4]
  404654:	60f1      	str	r1, [r6, #12]
  404656:	f042 0201 	orr.w	r2, r2, #1
  40465a:	608e      	str	r6, [r1, #8]
  40465c:	605a      	str	r2, [r3, #4]
  40465e:	f000 fb5b 	bl	404d18 <__malloc_unlock>
  404662:	3408      	adds	r4, #8
  404664:	4620      	mov	r0, r4
  404666:	b003      	add	sp, #12
  404668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40466c:	2400      	movs	r4, #0
  40466e:	230c      	movs	r3, #12
  404670:	4620      	mov	r0, r4
  404672:	602b      	str	r3, [r5, #0]
  404674:	b003      	add	sp, #12
  404676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40467a:	2040      	movs	r0, #64	; 0x40
  40467c:	f44f 7300 	mov.w	r3, #512	; 0x200
  404680:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404684:	e74a      	b.n	40451c <_malloc_r+0x44>
  404686:	4423      	add	r3, r4
  404688:	68e1      	ldr	r1, [r4, #12]
  40468a:	685a      	ldr	r2, [r3, #4]
  40468c:	68a6      	ldr	r6, [r4, #8]
  40468e:	f042 0201 	orr.w	r2, r2, #1
  404692:	60f1      	str	r1, [r6, #12]
  404694:	4628      	mov	r0, r5
  404696:	608e      	str	r6, [r1, #8]
  404698:	605a      	str	r2, [r3, #4]
  40469a:	f000 fb3d 	bl	404d18 <__malloc_unlock>
  40469e:	3408      	adds	r4, #8
  4046a0:	4620      	mov	r0, r4
  4046a2:	b003      	add	sp, #12
  4046a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046a8:	4423      	add	r3, r4
  4046aa:	4628      	mov	r0, r5
  4046ac:	685a      	ldr	r2, [r3, #4]
  4046ae:	f042 0201 	orr.w	r2, r2, #1
  4046b2:	605a      	str	r2, [r3, #4]
  4046b4:	f000 fb30 	bl	404d18 <__malloc_unlock>
  4046b8:	3408      	adds	r4, #8
  4046ba:	4620      	mov	r0, r4
  4046bc:	b003      	add	sp, #12
  4046be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046c2:	68bc      	ldr	r4, [r7, #8]
  4046c4:	6863      	ldr	r3, [r4, #4]
  4046c6:	f023 0803 	bic.w	r8, r3, #3
  4046ca:	45b0      	cmp	r8, r6
  4046cc:	d304      	bcc.n	4046d8 <_malloc_r+0x200>
  4046ce:	eba8 0306 	sub.w	r3, r8, r6
  4046d2:	2b0f      	cmp	r3, #15
  4046d4:	f300 8085 	bgt.w	4047e2 <_malloc_r+0x30a>
  4046d8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404834 <_malloc_r+0x35c>
  4046dc:	4b50      	ldr	r3, [pc, #320]	; (404820 <_malloc_r+0x348>)
  4046de:	f8d9 2000 	ldr.w	r2, [r9]
  4046e2:	681b      	ldr	r3, [r3, #0]
  4046e4:	3201      	adds	r2, #1
  4046e6:	4433      	add	r3, r6
  4046e8:	eb04 0a08 	add.w	sl, r4, r8
  4046ec:	f000 8155 	beq.w	40499a <_malloc_r+0x4c2>
  4046f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4046f4:	330f      	adds	r3, #15
  4046f6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4046fa:	f02b 0b0f 	bic.w	fp, fp, #15
  4046fe:	4659      	mov	r1, fp
  404700:	4628      	mov	r0, r5
  404702:	f000 ffaf 	bl	405664 <_sbrk_r>
  404706:	1c41      	adds	r1, r0, #1
  404708:	4602      	mov	r2, r0
  40470a:	f000 80fc 	beq.w	404906 <_malloc_r+0x42e>
  40470e:	4582      	cmp	sl, r0
  404710:	f200 80f7 	bhi.w	404902 <_malloc_r+0x42a>
  404714:	4b43      	ldr	r3, [pc, #268]	; (404824 <_malloc_r+0x34c>)
  404716:	6819      	ldr	r1, [r3, #0]
  404718:	4459      	add	r1, fp
  40471a:	6019      	str	r1, [r3, #0]
  40471c:	f000 814d 	beq.w	4049ba <_malloc_r+0x4e2>
  404720:	f8d9 0000 	ldr.w	r0, [r9]
  404724:	3001      	adds	r0, #1
  404726:	bf1b      	ittet	ne
  404728:	eba2 0a0a 	subne.w	sl, r2, sl
  40472c:	4451      	addne	r1, sl
  40472e:	f8c9 2000 	streq.w	r2, [r9]
  404732:	6019      	strne	r1, [r3, #0]
  404734:	f012 0107 	ands.w	r1, r2, #7
  404738:	f000 8115 	beq.w	404966 <_malloc_r+0x48e>
  40473c:	f1c1 0008 	rsb	r0, r1, #8
  404740:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404744:	4402      	add	r2, r0
  404746:	3108      	adds	r1, #8
  404748:	eb02 090b 	add.w	r9, r2, fp
  40474c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404750:	eba1 0909 	sub.w	r9, r1, r9
  404754:	4649      	mov	r1, r9
  404756:	4628      	mov	r0, r5
  404758:	9301      	str	r3, [sp, #4]
  40475a:	9200      	str	r2, [sp, #0]
  40475c:	f000 ff82 	bl	405664 <_sbrk_r>
  404760:	1c43      	adds	r3, r0, #1
  404762:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404766:	f000 8143 	beq.w	4049f0 <_malloc_r+0x518>
  40476a:	1a80      	subs	r0, r0, r2
  40476c:	4448      	add	r0, r9
  40476e:	f040 0001 	orr.w	r0, r0, #1
  404772:	6819      	ldr	r1, [r3, #0]
  404774:	60ba      	str	r2, [r7, #8]
  404776:	4449      	add	r1, r9
  404778:	42bc      	cmp	r4, r7
  40477a:	6050      	str	r0, [r2, #4]
  40477c:	6019      	str	r1, [r3, #0]
  40477e:	d017      	beq.n	4047b0 <_malloc_r+0x2d8>
  404780:	f1b8 0f0f 	cmp.w	r8, #15
  404784:	f240 80fb 	bls.w	40497e <_malloc_r+0x4a6>
  404788:	6860      	ldr	r0, [r4, #4]
  40478a:	f1a8 020c 	sub.w	r2, r8, #12
  40478e:	f022 0207 	bic.w	r2, r2, #7
  404792:	eb04 0e02 	add.w	lr, r4, r2
  404796:	f000 0001 	and.w	r0, r0, #1
  40479a:	f04f 0c05 	mov.w	ip, #5
  40479e:	4310      	orrs	r0, r2
  4047a0:	2a0f      	cmp	r2, #15
  4047a2:	6060      	str	r0, [r4, #4]
  4047a4:	f8ce c004 	str.w	ip, [lr, #4]
  4047a8:	f8ce c008 	str.w	ip, [lr, #8]
  4047ac:	f200 8117 	bhi.w	4049de <_malloc_r+0x506>
  4047b0:	4b1d      	ldr	r3, [pc, #116]	; (404828 <_malloc_r+0x350>)
  4047b2:	68bc      	ldr	r4, [r7, #8]
  4047b4:	681a      	ldr	r2, [r3, #0]
  4047b6:	4291      	cmp	r1, r2
  4047b8:	bf88      	it	hi
  4047ba:	6019      	strhi	r1, [r3, #0]
  4047bc:	4b1b      	ldr	r3, [pc, #108]	; (40482c <_malloc_r+0x354>)
  4047be:	681a      	ldr	r2, [r3, #0]
  4047c0:	4291      	cmp	r1, r2
  4047c2:	6862      	ldr	r2, [r4, #4]
  4047c4:	bf88      	it	hi
  4047c6:	6019      	strhi	r1, [r3, #0]
  4047c8:	f022 0203 	bic.w	r2, r2, #3
  4047cc:	4296      	cmp	r6, r2
  4047ce:	eba2 0306 	sub.w	r3, r2, r6
  4047d2:	d801      	bhi.n	4047d8 <_malloc_r+0x300>
  4047d4:	2b0f      	cmp	r3, #15
  4047d6:	dc04      	bgt.n	4047e2 <_malloc_r+0x30a>
  4047d8:	4628      	mov	r0, r5
  4047da:	f000 fa9d 	bl	404d18 <__malloc_unlock>
  4047de:	2400      	movs	r4, #0
  4047e0:	e740      	b.n	404664 <_malloc_r+0x18c>
  4047e2:	19a2      	adds	r2, r4, r6
  4047e4:	f043 0301 	orr.w	r3, r3, #1
  4047e8:	f046 0601 	orr.w	r6, r6, #1
  4047ec:	6066      	str	r6, [r4, #4]
  4047ee:	4628      	mov	r0, r5
  4047f0:	60ba      	str	r2, [r7, #8]
  4047f2:	6053      	str	r3, [r2, #4]
  4047f4:	f000 fa90 	bl	404d18 <__malloc_unlock>
  4047f8:	3408      	adds	r4, #8
  4047fa:	4620      	mov	r0, r4
  4047fc:	b003      	add	sp, #12
  4047fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404802:	2b14      	cmp	r3, #20
  404804:	d971      	bls.n	4048ea <_malloc_r+0x412>
  404806:	2b54      	cmp	r3, #84	; 0x54
  404808:	f200 80a3 	bhi.w	404952 <_malloc_r+0x47a>
  40480c:	0b33      	lsrs	r3, r6, #12
  40480e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404812:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404816:	00c3      	lsls	r3, r0, #3
  404818:	e680      	b.n	40451c <_malloc_r+0x44>
  40481a:	bf00      	nop
  40481c:	200009a8 	.word	0x200009a8
  404820:	20000e7c 	.word	0x20000e7c
  404824:	20000e4c 	.word	0x20000e4c
  404828:	20000e74 	.word	0x20000e74
  40482c:	20000e78 	.word	0x20000e78
  404830:	200009b0 	.word	0x200009b0
  404834:	20000db0 	.word	0x20000db0
  404838:	0a5a      	lsrs	r2, r3, #9
  40483a:	2a04      	cmp	r2, #4
  40483c:	d95b      	bls.n	4048f6 <_malloc_r+0x41e>
  40483e:	2a14      	cmp	r2, #20
  404840:	f200 80ae 	bhi.w	4049a0 <_malloc_r+0x4c8>
  404844:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404848:	00c9      	lsls	r1, r1, #3
  40484a:	325b      	adds	r2, #91	; 0x5b
  40484c:	eb07 0c01 	add.w	ip, r7, r1
  404850:	5879      	ldr	r1, [r7, r1]
  404852:	f1ac 0c08 	sub.w	ip, ip, #8
  404856:	458c      	cmp	ip, r1
  404858:	f000 8088 	beq.w	40496c <_malloc_r+0x494>
  40485c:	684a      	ldr	r2, [r1, #4]
  40485e:	f022 0203 	bic.w	r2, r2, #3
  404862:	4293      	cmp	r3, r2
  404864:	d273      	bcs.n	40494e <_malloc_r+0x476>
  404866:	6889      	ldr	r1, [r1, #8]
  404868:	458c      	cmp	ip, r1
  40486a:	d1f7      	bne.n	40485c <_malloc_r+0x384>
  40486c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404870:	687b      	ldr	r3, [r7, #4]
  404872:	60e2      	str	r2, [r4, #12]
  404874:	f8c4 c008 	str.w	ip, [r4, #8]
  404878:	6094      	str	r4, [r2, #8]
  40487a:	f8cc 400c 	str.w	r4, [ip, #12]
  40487e:	e68f      	b.n	4045a0 <_malloc_r+0xc8>
  404880:	19a1      	adds	r1, r4, r6
  404882:	f046 0c01 	orr.w	ip, r6, #1
  404886:	f042 0601 	orr.w	r6, r2, #1
  40488a:	f8c4 c004 	str.w	ip, [r4, #4]
  40488e:	4628      	mov	r0, r5
  404890:	6179      	str	r1, [r7, #20]
  404892:	6139      	str	r1, [r7, #16]
  404894:	f8c1 e00c 	str.w	lr, [r1, #12]
  404898:	f8c1 e008 	str.w	lr, [r1, #8]
  40489c:	604e      	str	r6, [r1, #4]
  40489e:	50e2      	str	r2, [r4, r3]
  4048a0:	f000 fa3a 	bl	404d18 <__malloc_unlock>
  4048a4:	3408      	adds	r4, #8
  4048a6:	e6dd      	b.n	404664 <_malloc_r+0x18c>
  4048a8:	687b      	ldr	r3, [r7, #4]
  4048aa:	e679      	b.n	4045a0 <_malloc_r+0xc8>
  4048ac:	f108 0801 	add.w	r8, r8, #1
  4048b0:	f018 0f03 	tst.w	r8, #3
  4048b4:	f10c 0c08 	add.w	ip, ip, #8
  4048b8:	f47f ae85 	bne.w	4045c6 <_malloc_r+0xee>
  4048bc:	e02d      	b.n	40491a <_malloc_r+0x442>
  4048be:	68dc      	ldr	r4, [r3, #12]
  4048c0:	42a3      	cmp	r3, r4
  4048c2:	bf08      	it	eq
  4048c4:	3002      	addeq	r0, #2
  4048c6:	f43f ae3e 	beq.w	404546 <_malloc_r+0x6e>
  4048ca:	e6bb      	b.n	404644 <_malloc_r+0x16c>
  4048cc:	4419      	add	r1, r3
  4048ce:	461c      	mov	r4, r3
  4048d0:	684a      	ldr	r2, [r1, #4]
  4048d2:	68db      	ldr	r3, [r3, #12]
  4048d4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4048d8:	f042 0201 	orr.w	r2, r2, #1
  4048dc:	604a      	str	r2, [r1, #4]
  4048de:	4628      	mov	r0, r5
  4048e0:	60f3      	str	r3, [r6, #12]
  4048e2:	609e      	str	r6, [r3, #8]
  4048e4:	f000 fa18 	bl	404d18 <__malloc_unlock>
  4048e8:	e6bc      	b.n	404664 <_malloc_r+0x18c>
  4048ea:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4048ee:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4048f2:	00c3      	lsls	r3, r0, #3
  4048f4:	e612      	b.n	40451c <_malloc_r+0x44>
  4048f6:	099a      	lsrs	r2, r3, #6
  4048f8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4048fc:	00c9      	lsls	r1, r1, #3
  4048fe:	3238      	adds	r2, #56	; 0x38
  404900:	e7a4      	b.n	40484c <_malloc_r+0x374>
  404902:	42bc      	cmp	r4, r7
  404904:	d054      	beq.n	4049b0 <_malloc_r+0x4d8>
  404906:	68bc      	ldr	r4, [r7, #8]
  404908:	6862      	ldr	r2, [r4, #4]
  40490a:	f022 0203 	bic.w	r2, r2, #3
  40490e:	e75d      	b.n	4047cc <_malloc_r+0x2f4>
  404910:	f859 3908 	ldr.w	r3, [r9], #-8
  404914:	4599      	cmp	r9, r3
  404916:	f040 8086 	bne.w	404a26 <_malloc_r+0x54e>
  40491a:	f010 0f03 	tst.w	r0, #3
  40491e:	f100 30ff 	add.w	r0, r0, #4294967295
  404922:	d1f5      	bne.n	404910 <_malloc_r+0x438>
  404924:	687b      	ldr	r3, [r7, #4]
  404926:	ea23 0304 	bic.w	r3, r3, r4
  40492a:	607b      	str	r3, [r7, #4]
  40492c:	0064      	lsls	r4, r4, #1
  40492e:	429c      	cmp	r4, r3
  404930:	f63f aec7 	bhi.w	4046c2 <_malloc_r+0x1ea>
  404934:	2c00      	cmp	r4, #0
  404936:	f43f aec4 	beq.w	4046c2 <_malloc_r+0x1ea>
  40493a:	421c      	tst	r4, r3
  40493c:	4640      	mov	r0, r8
  40493e:	f47f ae3e 	bne.w	4045be <_malloc_r+0xe6>
  404942:	0064      	lsls	r4, r4, #1
  404944:	421c      	tst	r4, r3
  404946:	f100 0004 	add.w	r0, r0, #4
  40494a:	d0fa      	beq.n	404942 <_malloc_r+0x46a>
  40494c:	e637      	b.n	4045be <_malloc_r+0xe6>
  40494e:	468c      	mov	ip, r1
  404950:	e78c      	b.n	40486c <_malloc_r+0x394>
  404952:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404956:	d815      	bhi.n	404984 <_malloc_r+0x4ac>
  404958:	0bf3      	lsrs	r3, r6, #15
  40495a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40495e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404962:	00c3      	lsls	r3, r0, #3
  404964:	e5da      	b.n	40451c <_malloc_r+0x44>
  404966:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40496a:	e6ed      	b.n	404748 <_malloc_r+0x270>
  40496c:	687b      	ldr	r3, [r7, #4]
  40496e:	1092      	asrs	r2, r2, #2
  404970:	2101      	movs	r1, #1
  404972:	fa01 f202 	lsl.w	r2, r1, r2
  404976:	4313      	orrs	r3, r2
  404978:	607b      	str	r3, [r7, #4]
  40497a:	4662      	mov	r2, ip
  40497c:	e779      	b.n	404872 <_malloc_r+0x39a>
  40497e:	2301      	movs	r3, #1
  404980:	6053      	str	r3, [r2, #4]
  404982:	e729      	b.n	4047d8 <_malloc_r+0x300>
  404984:	f240 5254 	movw	r2, #1364	; 0x554
  404988:	4293      	cmp	r3, r2
  40498a:	d822      	bhi.n	4049d2 <_malloc_r+0x4fa>
  40498c:	0cb3      	lsrs	r3, r6, #18
  40498e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404992:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404996:	00c3      	lsls	r3, r0, #3
  404998:	e5c0      	b.n	40451c <_malloc_r+0x44>
  40499a:	f103 0b10 	add.w	fp, r3, #16
  40499e:	e6ae      	b.n	4046fe <_malloc_r+0x226>
  4049a0:	2a54      	cmp	r2, #84	; 0x54
  4049a2:	d829      	bhi.n	4049f8 <_malloc_r+0x520>
  4049a4:	0b1a      	lsrs	r2, r3, #12
  4049a6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4049aa:	00c9      	lsls	r1, r1, #3
  4049ac:	326e      	adds	r2, #110	; 0x6e
  4049ae:	e74d      	b.n	40484c <_malloc_r+0x374>
  4049b0:	4b20      	ldr	r3, [pc, #128]	; (404a34 <_malloc_r+0x55c>)
  4049b2:	6819      	ldr	r1, [r3, #0]
  4049b4:	4459      	add	r1, fp
  4049b6:	6019      	str	r1, [r3, #0]
  4049b8:	e6b2      	b.n	404720 <_malloc_r+0x248>
  4049ba:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4049be:	2800      	cmp	r0, #0
  4049c0:	f47f aeae 	bne.w	404720 <_malloc_r+0x248>
  4049c4:	eb08 030b 	add.w	r3, r8, fp
  4049c8:	68ba      	ldr	r2, [r7, #8]
  4049ca:	f043 0301 	orr.w	r3, r3, #1
  4049ce:	6053      	str	r3, [r2, #4]
  4049d0:	e6ee      	b.n	4047b0 <_malloc_r+0x2d8>
  4049d2:	207f      	movs	r0, #127	; 0x7f
  4049d4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4049d8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4049dc:	e59e      	b.n	40451c <_malloc_r+0x44>
  4049de:	f104 0108 	add.w	r1, r4, #8
  4049e2:	4628      	mov	r0, r5
  4049e4:	9300      	str	r3, [sp, #0]
  4049e6:	f7ff fc7f 	bl	4042e8 <_free_r>
  4049ea:	9b00      	ldr	r3, [sp, #0]
  4049ec:	6819      	ldr	r1, [r3, #0]
  4049ee:	e6df      	b.n	4047b0 <_malloc_r+0x2d8>
  4049f0:	2001      	movs	r0, #1
  4049f2:	f04f 0900 	mov.w	r9, #0
  4049f6:	e6bc      	b.n	404772 <_malloc_r+0x29a>
  4049f8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4049fc:	d805      	bhi.n	404a0a <_malloc_r+0x532>
  4049fe:	0bda      	lsrs	r2, r3, #15
  404a00:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404a04:	00c9      	lsls	r1, r1, #3
  404a06:	3277      	adds	r2, #119	; 0x77
  404a08:	e720      	b.n	40484c <_malloc_r+0x374>
  404a0a:	f240 5154 	movw	r1, #1364	; 0x554
  404a0e:	428a      	cmp	r2, r1
  404a10:	d805      	bhi.n	404a1e <_malloc_r+0x546>
  404a12:	0c9a      	lsrs	r2, r3, #18
  404a14:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404a18:	00c9      	lsls	r1, r1, #3
  404a1a:	327c      	adds	r2, #124	; 0x7c
  404a1c:	e716      	b.n	40484c <_malloc_r+0x374>
  404a1e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404a22:	227e      	movs	r2, #126	; 0x7e
  404a24:	e712      	b.n	40484c <_malloc_r+0x374>
  404a26:	687b      	ldr	r3, [r7, #4]
  404a28:	e780      	b.n	40492c <_malloc_r+0x454>
  404a2a:	08f0      	lsrs	r0, r6, #3
  404a2c:	f106 0308 	add.w	r3, r6, #8
  404a30:	e600      	b.n	404634 <_malloc_r+0x15c>
  404a32:	bf00      	nop
  404a34:	20000e4c 	.word	0x20000e4c

00404a38 <__ascii_mbtowc>:
  404a38:	b082      	sub	sp, #8
  404a3a:	b149      	cbz	r1, 404a50 <__ascii_mbtowc+0x18>
  404a3c:	b15a      	cbz	r2, 404a56 <__ascii_mbtowc+0x1e>
  404a3e:	b16b      	cbz	r3, 404a5c <__ascii_mbtowc+0x24>
  404a40:	7813      	ldrb	r3, [r2, #0]
  404a42:	600b      	str	r3, [r1, #0]
  404a44:	7812      	ldrb	r2, [r2, #0]
  404a46:	1c10      	adds	r0, r2, #0
  404a48:	bf18      	it	ne
  404a4a:	2001      	movne	r0, #1
  404a4c:	b002      	add	sp, #8
  404a4e:	4770      	bx	lr
  404a50:	a901      	add	r1, sp, #4
  404a52:	2a00      	cmp	r2, #0
  404a54:	d1f3      	bne.n	404a3e <__ascii_mbtowc+0x6>
  404a56:	4610      	mov	r0, r2
  404a58:	b002      	add	sp, #8
  404a5a:	4770      	bx	lr
  404a5c:	f06f 0001 	mvn.w	r0, #1
  404a60:	e7f4      	b.n	404a4c <__ascii_mbtowc+0x14>
  404a62:	bf00      	nop
	...

00404a70 <memchr>:
  404a70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a74:	2a10      	cmp	r2, #16
  404a76:	db2b      	blt.n	404ad0 <memchr+0x60>
  404a78:	f010 0f07 	tst.w	r0, #7
  404a7c:	d008      	beq.n	404a90 <memchr+0x20>
  404a7e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a82:	3a01      	subs	r2, #1
  404a84:	428b      	cmp	r3, r1
  404a86:	d02d      	beq.n	404ae4 <memchr+0x74>
  404a88:	f010 0f07 	tst.w	r0, #7
  404a8c:	b342      	cbz	r2, 404ae0 <memchr+0x70>
  404a8e:	d1f6      	bne.n	404a7e <memchr+0xe>
  404a90:	b4f0      	push	{r4, r5, r6, r7}
  404a92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404a96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404a9a:	f022 0407 	bic.w	r4, r2, #7
  404a9e:	f07f 0700 	mvns.w	r7, #0
  404aa2:	2300      	movs	r3, #0
  404aa4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404aa8:	3c08      	subs	r4, #8
  404aaa:	ea85 0501 	eor.w	r5, r5, r1
  404aae:	ea86 0601 	eor.w	r6, r6, r1
  404ab2:	fa85 f547 	uadd8	r5, r5, r7
  404ab6:	faa3 f587 	sel	r5, r3, r7
  404aba:	fa86 f647 	uadd8	r6, r6, r7
  404abe:	faa5 f687 	sel	r6, r5, r7
  404ac2:	b98e      	cbnz	r6, 404ae8 <memchr+0x78>
  404ac4:	d1ee      	bne.n	404aa4 <memchr+0x34>
  404ac6:	bcf0      	pop	{r4, r5, r6, r7}
  404ac8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404acc:	f002 0207 	and.w	r2, r2, #7
  404ad0:	b132      	cbz	r2, 404ae0 <memchr+0x70>
  404ad2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ad6:	3a01      	subs	r2, #1
  404ad8:	ea83 0301 	eor.w	r3, r3, r1
  404adc:	b113      	cbz	r3, 404ae4 <memchr+0x74>
  404ade:	d1f8      	bne.n	404ad2 <memchr+0x62>
  404ae0:	2000      	movs	r0, #0
  404ae2:	4770      	bx	lr
  404ae4:	3801      	subs	r0, #1
  404ae6:	4770      	bx	lr
  404ae8:	2d00      	cmp	r5, #0
  404aea:	bf06      	itte	eq
  404aec:	4635      	moveq	r5, r6
  404aee:	3803      	subeq	r0, #3
  404af0:	3807      	subne	r0, #7
  404af2:	f015 0f01 	tst.w	r5, #1
  404af6:	d107      	bne.n	404b08 <memchr+0x98>
  404af8:	3001      	adds	r0, #1
  404afa:	f415 7f80 	tst.w	r5, #256	; 0x100
  404afe:	bf02      	ittt	eq
  404b00:	3001      	addeq	r0, #1
  404b02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404b06:	3001      	addeq	r0, #1
  404b08:	bcf0      	pop	{r4, r5, r6, r7}
  404b0a:	3801      	subs	r0, #1
  404b0c:	4770      	bx	lr
  404b0e:	bf00      	nop

00404b10 <memcpy>:
  404b10:	4684      	mov	ip, r0
  404b12:	ea41 0300 	orr.w	r3, r1, r0
  404b16:	f013 0303 	ands.w	r3, r3, #3
  404b1a:	d16d      	bne.n	404bf8 <memcpy+0xe8>
  404b1c:	3a40      	subs	r2, #64	; 0x40
  404b1e:	d341      	bcc.n	404ba4 <memcpy+0x94>
  404b20:	f851 3b04 	ldr.w	r3, [r1], #4
  404b24:	f840 3b04 	str.w	r3, [r0], #4
  404b28:	f851 3b04 	ldr.w	r3, [r1], #4
  404b2c:	f840 3b04 	str.w	r3, [r0], #4
  404b30:	f851 3b04 	ldr.w	r3, [r1], #4
  404b34:	f840 3b04 	str.w	r3, [r0], #4
  404b38:	f851 3b04 	ldr.w	r3, [r1], #4
  404b3c:	f840 3b04 	str.w	r3, [r0], #4
  404b40:	f851 3b04 	ldr.w	r3, [r1], #4
  404b44:	f840 3b04 	str.w	r3, [r0], #4
  404b48:	f851 3b04 	ldr.w	r3, [r1], #4
  404b4c:	f840 3b04 	str.w	r3, [r0], #4
  404b50:	f851 3b04 	ldr.w	r3, [r1], #4
  404b54:	f840 3b04 	str.w	r3, [r0], #4
  404b58:	f851 3b04 	ldr.w	r3, [r1], #4
  404b5c:	f840 3b04 	str.w	r3, [r0], #4
  404b60:	f851 3b04 	ldr.w	r3, [r1], #4
  404b64:	f840 3b04 	str.w	r3, [r0], #4
  404b68:	f851 3b04 	ldr.w	r3, [r1], #4
  404b6c:	f840 3b04 	str.w	r3, [r0], #4
  404b70:	f851 3b04 	ldr.w	r3, [r1], #4
  404b74:	f840 3b04 	str.w	r3, [r0], #4
  404b78:	f851 3b04 	ldr.w	r3, [r1], #4
  404b7c:	f840 3b04 	str.w	r3, [r0], #4
  404b80:	f851 3b04 	ldr.w	r3, [r1], #4
  404b84:	f840 3b04 	str.w	r3, [r0], #4
  404b88:	f851 3b04 	ldr.w	r3, [r1], #4
  404b8c:	f840 3b04 	str.w	r3, [r0], #4
  404b90:	f851 3b04 	ldr.w	r3, [r1], #4
  404b94:	f840 3b04 	str.w	r3, [r0], #4
  404b98:	f851 3b04 	ldr.w	r3, [r1], #4
  404b9c:	f840 3b04 	str.w	r3, [r0], #4
  404ba0:	3a40      	subs	r2, #64	; 0x40
  404ba2:	d2bd      	bcs.n	404b20 <memcpy+0x10>
  404ba4:	3230      	adds	r2, #48	; 0x30
  404ba6:	d311      	bcc.n	404bcc <memcpy+0xbc>
  404ba8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bac:	f840 3b04 	str.w	r3, [r0], #4
  404bb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bb4:	f840 3b04 	str.w	r3, [r0], #4
  404bb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bbc:	f840 3b04 	str.w	r3, [r0], #4
  404bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bc4:	f840 3b04 	str.w	r3, [r0], #4
  404bc8:	3a10      	subs	r2, #16
  404bca:	d2ed      	bcs.n	404ba8 <memcpy+0x98>
  404bcc:	320c      	adds	r2, #12
  404bce:	d305      	bcc.n	404bdc <memcpy+0xcc>
  404bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bd4:	f840 3b04 	str.w	r3, [r0], #4
  404bd8:	3a04      	subs	r2, #4
  404bda:	d2f9      	bcs.n	404bd0 <memcpy+0xc0>
  404bdc:	3204      	adds	r2, #4
  404bde:	d008      	beq.n	404bf2 <memcpy+0xe2>
  404be0:	07d2      	lsls	r2, r2, #31
  404be2:	bf1c      	itt	ne
  404be4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404be8:	f800 3b01 	strbne.w	r3, [r0], #1
  404bec:	d301      	bcc.n	404bf2 <memcpy+0xe2>
  404bee:	880b      	ldrh	r3, [r1, #0]
  404bf0:	8003      	strh	r3, [r0, #0]
  404bf2:	4660      	mov	r0, ip
  404bf4:	4770      	bx	lr
  404bf6:	bf00      	nop
  404bf8:	2a08      	cmp	r2, #8
  404bfa:	d313      	bcc.n	404c24 <memcpy+0x114>
  404bfc:	078b      	lsls	r3, r1, #30
  404bfe:	d08d      	beq.n	404b1c <memcpy+0xc>
  404c00:	f010 0303 	ands.w	r3, r0, #3
  404c04:	d08a      	beq.n	404b1c <memcpy+0xc>
  404c06:	f1c3 0304 	rsb	r3, r3, #4
  404c0a:	1ad2      	subs	r2, r2, r3
  404c0c:	07db      	lsls	r3, r3, #31
  404c0e:	bf1c      	itt	ne
  404c10:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c14:	f800 3b01 	strbne.w	r3, [r0], #1
  404c18:	d380      	bcc.n	404b1c <memcpy+0xc>
  404c1a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404c1e:	f820 3b02 	strh.w	r3, [r0], #2
  404c22:	e77b      	b.n	404b1c <memcpy+0xc>
  404c24:	3a04      	subs	r2, #4
  404c26:	d3d9      	bcc.n	404bdc <memcpy+0xcc>
  404c28:	3a01      	subs	r2, #1
  404c2a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404c2e:	f800 3b01 	strb.w	r3, [r0], #1
  404c32:	d2f9      	bcs.n	404c28 <memcpy+0x118>
  404c34:	780b      	ldrb	r3, [r1, #0]
  404c36:	7003      	strb	r3, [r0, #0]
  404c38:	784b      	ldrb	r3, [r1, #1]
  404c3a:	7043      	strb	r3, [r0, #1]
  404c3c:	788b      	ldrb	r3, [r1, #2]
  404c3e:	7083      	strb	r3, [r0, #2]
  404c40:	4660      	mov	r0, ip
  404c42:	4770      	bx	lr

00404c44 <memmove>:
  404c44:	4288      	cmp	r0, r1
  404c46:	b5f0      	push	{r4, r5, r6, r7, lr}
  404c48:	d90d      	bls.n	404c66 <memmove+0x22>
  404c4a:	188b      	adds	r3, r1, r2
  404c4c:	4298      	cmp	r0, r3
  404c4e:	d20a      	bcs.n	404c66 <memmove+0x22>
  404c50:	1884      	adds	r4, r0, r2
  404c52:	2a00      	cmp	r2, #0
  404c54:	d051      	beq.n	404cfa <memmove+0xb6>
  404c56:	4622      	mov	r2, r4
  404c58:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404c5c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404c60:	4299      	cmp	r1, r3
  404c62:	d1f9      	bne.n	404c58 <memmove+0x14>
  404c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404c66:	2a0f      	cmp	r2, #15
  404c68:	d948      	bls.n	404cfc <memmove+0xb8>
  404c6a:	ea41 0300 	orr.w	r3, r1, r0
  404c6e:	079b      	lsls	r3, r3, #30
  404c70:	d146      	bne.n	404d00 <memmove+0xbc>
  404c72:	f100 0410 	add.w	r4, r0, #16
  404c76:	f101 0310 	add.w	r3, r1, #16
  404c7a:	4615      	mov	r5, r2
  404c7c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404c80:	f844 6c10 	str.w	r6, [r4, #-16]
  404c84:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404c88:	f844 6c0c 	str.w	r6, [r4, #-12]
  404c8c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404c90:	f844 6c08 	str.w	r6, [r4, #-8]
  404c94:	3d10      	subs	r5, #16
  404c96:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404c9a:	f844 6c04 	str.w	r6, [r4, #-4]
  404c9e:	2d0f      	cmp	r5, #15
  404ca0:	f103 0310 	add.w	r3, r3, #16
  404ca4:	f104 0410 	add.w	r4, r4, #16
  404ca8:	d8e8      	bhi.n	404c7c <memmove+0x38>
  404caa:	f1a2 0310 	sub.w	r3, r2, #16
  404cae:	f023 030f 	bic.w	r3, r3, #15
  404cb2:	f002 0e0f 	and.w	lr, r2, #15
  404cb6:	3310      	adds	r3, #16
  404cb8:	f1be 0f03 	cmp.w	lr, #3
  404cbc:	4419      	add	r1, r3
  404cbe:	4403      	add	r3, r0
  404cc0:	d921      	bls.n	404d06 <memmove+0xc2>
  404cc2:	1f1e      	subs	r6, r3, #4
  404cc4:	460d      	mov	r5, r1
  404cc6:	4674      	mov	r4, lr
  404cc8:	3c04      	subs	r4, #4
  404cca:	f855 7b04 	ldr.w	r7, [r5], #4
  404cce:	f846 7f04 	str.w	r7, [r6, #4]!
  404cd2:	2c03      	cmp	r4, #3
  404cd4:	d8f8      	bhi.n	404cc8 <memmove+0x84>
  404cd6:	f1ae 0404 	sub.w	r4, lr, #4
  404cda:	f024 0403 	bic.w	r4, r4, #3
  404cde:	3404      	adds	r4, #4
  404ce0:	4421      	add	r1, r4
  404ce2:	4423      	add	r3, r4
  404ce4:	f002 0203 	and.w	r2, r2, #3
  404ce8:	b162      	cbz	r2, 404d04 <memmove+0xc0>
  404cea:	3b01      	subs	r3, #1
  404cec:	440a      	add	r2, r1
  404cee:	f811 4b01 	ldrb.w	r4, [r1], #1
  404cf2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404cf6:	428a      	cmp	r2, r1
  404cf8:	d1f9      	bne.n	404cee <memmove+0xaa>
  404cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404cfc:	4603      	mov	r3, r0
  404cfe:	e7f3      	b.n	404ce8 <memmove+0xa4>
  404d00:	4603      	mov	r3, r0
  404d02:	e7f2      	b.n	404cea <memmove+0xa6>
  404d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d06:	4672      	mov	r2, lr
  404d08:	e7ee      	b.n	404ce8 <memmove+0xa4>
  404d0a:	bf00      	nop

00404d0c <__malloc_lock>:
  404d0c:	4801      	ldr	r0, [pc, #4]	; (404d14 <__malloc_lock+0x8>)
  404d0e:	f7ff bbdf 	b.w	4044d0 <__retarget_lock_acquire_recursive>
  404d12:	bf00      	nop
  404d14:	20000ea4 	.word	0x20000ea4

00404d18 <__malloc_unlock>:
  404d18:	4801      	ldr	r0, [pc, #4]	; (404d20 <__malloc_unlock+0x8>)
  404d1a:	f7ff bbdb 	b.w	4044d4 <__retarget_lock_release_recursive>
  404d1e:	bf00      	nop
  404d20:	20000ea4 	.word	0x20000ea4

00404d24 <_Balloc>:
  404d24:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404d26:	b570      	push	{r4, r5, r6, lr}
  404d28:	4605      	mov	r5, r0
  404d2a:	460c      	mov	r4, r1
  404d2c:	b14b      	cbz	r3, 404d42 <_Balloc+0x1e>
  404d2e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404d32:	b180      	cbz	r0, 404d56 <_Balloc+0x32>
  404d34:	6802      	ldr	r2, [r0, #0]
  404d36:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404d3a:	2300      	movs	r3, #0
  404d3c:	6103      	str	r3, [r0, #16]
  404d3e:	60c3      	str	r3, [r0, #12]
  404d40:	bd70      	pop	{r4, r5, r6, pc}
  404d42:	2221      	movs	r2, #33	; 0x21
  404d44:	2104      	movs	r1, #4
  404d46:	f000 fd8d 	bl	405864 <_calloc_r>
  404d4a:	64e8      	str	r0, [r5, #76]	; 0x4c
  404d4c:	4603      	mov	r3, r0
  404d4e:	2800      	cmp	r0, #0
  404d50:	d1ed      	bne.n	404d2e <_Balloc+0xa>
  404d52:	2000      	movs	r0, #0
  404d54:	bd70      	pop	{r4, r5, r6, pc}
  404d56:	2101      	movs	r1, #1
  404d58:	fa01 f604 	lsl.w	r6, r1, r4
  404d5c:	1d72      	adds	r2, r6, #5
  404d5e:	4628      	mov	r0, r5
  404d60:	0092      	lsls	r2, r2, #2
  404d62:	f000 fd7f 	bl	405864 <_calloc_r>
  404d66:	2800      	cmp	r0, #0
  404d68:	d0f3      	beq.n	404d52 <_Balloc+0x2e>
  404d6a:	6044      	str	r4, [r0, #4]
  404d6c:	6086      	str	r6, [r0, #8]
  404d6e:	e7e4      	b.n	404d3a <_Balloc+0x16>

00404d70 <_Bfree>:
  404d70:	b131      	cbz	r1, 404d80 <_Bfree+0x10>
  404d72:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404d74:	684a      	ldr	r2, [r1, #4]
  404d76:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404d7a:	6008      	str	r0, [r1, #0]
  404d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404d80:	4770      	bx	lr
  404d82:	bf00      	nop

00404d84 <__multadd>:
  404d84:	b5f0      	push	{r4, r5, r6, r7, lr}
  404d86:	690c      	ldr	r4, [r1, #16]
  404d88:	b083      	sub	sp, #12
  404d8a:	460d      	mov	r5, r1
  404d8c:	4606      	mov	r6, r0
  404d8e:	f101 0e14 	add.w	lr, r1, #20
  404d92:	2700      	movs	r7, #0
  404d94:	f8de 0000 	ldr.w	r0, [lr]
  404d98:	b281      	uxth	r1, r0
  404d9a:	fb02 3301 	mla	r3, r2, r1, r3
  404d9e:	0c01      	lsrs	r1, r0, #16
  404da0:	0c18      	lsrs	r0, r3, #16
  404da2:	fb02 0101 	mla	r1, r2, r1, r0
  404da6:	b29b      	uxth	r3, r3
  404da8:	3701      	adds	r7, #1
  404daa:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404dae:	42bc      	cmp	r4, r7
  404db0:	f84e 3b04 	str.w	r3, [lr], #4
  404db4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404db8:	dcec      	bgt.n	404d94 <__multadd+0x10>
  404dba:	b13b      	cbz	r3, 404dcc <__multadd+0x48>
  404dbc:	68aa      	ldr	r2, [r5, #8]
  404dbe:	4294      	cmp	r4, r2
  404dc0:	da07      	bge.n	404dd2 <__multadd+0x4e>
  404dc2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404dc6:	3401      	adds	r4, #1
  404dc8:	6153      	str	r3, [r2, #20]
  404dca:	612c      	str	r4, [r5, #16]
  404dcc:	4628      	mov	r0, r5
  404dce:	b003      	add	sp, #12
  404dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404dd2:	6869      	ldr	r1, [r5, #4]
  404dd4:	9301      	str	r3, [sp, #4]
  404dd6:	3101      	adds	r1, #1
  404dd8:	4630      	mov	r0, r6
  404dda:	f7ff ffa3 	bl	404d24 <_Balloc>
  404dde:	692a      	ldr	r2, [r5, #16]
  404de0:	3202      	adds	r2, #2
  404de2:	f105 010c 	add.w	r1, r5, #12
  404de6:	4607      	mov	r7, r0
  404de8:	0092      	lsls	r2, r2, #2
  404dea:	300c      	adds	r0, #12
  404dec:	f7ff fe90 	bl	404b10 <memcpy>
  404df0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404df2:	6869      	ldr	r1, [r5, #4]
  404df4:	9b01      	ldr	r3, [sp, #4]
  404df6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404dfa:	6028      	str	r0, [r5, #0]
  404dfc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404e00:	463d      	mov	r5, r7
  404e02:	e7de      	b.n	404dc2 <__multadd+0x3e>

00404e04 <__hi0bits>:
  404e04:	0c02      	lsrs	r2, r0, #16
  404e06:	0412      	lsls	r2, r2, #16
  404e08:	4603      	mov	r3, r0
  404e0a:	b9b2      	cbnz	r2, 404e3a <__hi0bits+0x36>
  404e0c:	0403      	lsls	r3, r0, #16
  404e0e:	2010      	movs	r0, #16
  404e10:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404e14:	bf04      	itt	eq
  404e16:	021b      	lsleq	r3, r3, #8
  404e18:	3008      	addeq	r0, #8
  404e1a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404e1e:	bf04      	itt	eq
  404e20:	011b      	lsleq	r3, r3, #4
  404e22:	3004      	addeq	r0, #4
  404e24:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404e28:	bf04      	itt	eq
  404e2a:	009b      	lsleq	r3, r3, #2
  404e2c:	3002      	addeq	r0, #2
  404e2e:	2b00      	cmp	r3, #0
  404e30:	db02      	blt.n	404e38 <__hi0bits+0x34>
  404e32:	005b      	lsls	r3, r3, #1
  404e34:	d403      	bmi.n	404e3e <__hi0bits+0x3a>
  404e36:	2020      	movs	r0, #32
  404e38:	4770      	bx	lr
  404e3a:	2000      	movs	r0, #0
  404e3c:	e7e8      	b.n	404e10 <__hi0bits+0xc>
  404e3e:	3001      	adds	r0, #1
  404e40:	4770      	bx	lr
  404e42:	bf00      	nop

00404e44 <__lo0bits>:
  404e44:	6803      	ldr	r3, [r0, #0]
  404e46:	f013 0207 	ands.w	r2, r3, #7
  404e4a:	4601      	mov	r1, r0
  404e4c:	d007      	beq.n	404e5e <__lo0bits+0x1a>
  404e4e:	07da      	lsls	r2, r3, #31
  404e50:	d421      	bmi.n	404e96 <__lo0bits+0x52>
  404e52:	0798      	lsls	r0, r3, #30
  404e54:	d421      	bmi.n	404e9a <__lo0bits+0x56>
  404e56:	089b      	lsrs	r3, r3, #2
  404e58:	600b      	str	r3, [r1, #0]
  404e5a:	2002      	movs	r0, #2
  404e5c:	4770      	bx	lr
  404e5e:	b298      	uxth	r0, r3
  404e60:	b198      	cbz	r0, 404e8a <__lo0bits+0x46>
  404e62:	4610      	mov	r0, r2
  404e64:	f013 0fff 	tst.w	r3, #255	; 0xff
  404e68:	bf04      	itt	eq
  404e6a:	0a1b      	lsreq	r3, r3, #8
  404e6c:	3008      	addeq	r0, #8
  404e6e:	071a      	lsls	r2, r3, #28
  404e70:	bf04      	itt	eq
  404e72:	091b      	lsreq	r3, r3, #4
  404e74:	3004      	addeq	r0, #4
  404e76:	079a      	lsls	r2, r3, #30
  404e78:	bf04      	itt	eq
  404e7a:	089b      	lsreq	r3, r3, #2
  404e7c:	3002      	addeq	r0, #2
  404e7e:	07da      	lsls	r2, r3, #31
  404e80:	d407      	bmi.n	404e92 <__lo0bits+0x4e>
  404e82:	085b      	lsrs	r3, r3, #1
  404e84:	d104      	bne.n	404e90 <__lo0bits+0x4c>
  404e86:	2020      	movs	r0, #32
  404e88:	4770      	bx	lr
  404e8a:	0c1b      	lsrs	r3, r3, #16
  404e8c:	2010      	movs	r0, #16
  404e8e:	e7e9      	b.n	404e64 <__lo0bits+0x20>
  404e90:	3001      	adds	r0, #1
  404e92:	600b      	str	r3, [r1, #0]
  404e94:	4770      	bx	lr
  404e96:	2000      	movs	r0, #0
  404e98:	4770      	bx	lr
  404e9a:	085b      	lsrs	r3, r3, #1
  404e9c:	600b      	str	r3, [r1, #0]
  404e9e:	2001      	movs	r0, #1
  404ea0:	4770      	bx	lr
  404ea2:	bf00      	nop

00404ea4 <__i2b>:
  404ea4:	b510      	push	{r4, lr}
  404ea6:	460c      	mov	r4, r1
  404ea8:	2101      	movs	r1, #1
  404eaa:	f7ff ff3b 	bl	404d24 <_Balloc>
  404eae:	2201      	movs	r2, #1
  404eb0:	6144      	str	r4, [r0, #20]
  404eb2:	6102      	str	r2, [r0, #16]
  404eb4:	bd10      	pop	{r4, pc}
  404eb6:	bf00      	nop

00404eb8 <__multiply>:
  404eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ebc:	690c      	ldr	r4, [r1, #16]
  404ebe:	6915      	ldr	r5, [r2, #16]
  404ec0:	42ac      	cmp	r4, r5
  404ec2:	b083      	sub	sp, #12
  404ec4:	468b      	mov	fp, r1
  404ec6:	4616      	mov	r6, r2
  404ec8:	da04      	bge.n	404ed4 <__multiply+0x1c>
  404eca:	4622      	mov	r2, r4
  404ecc:	46b3      	mov	fp, r6
  404ece:	462c      	mov	r4, r5
  404ed0:	460e      	mov	r6, r1
  404ed2:	4615      	mov	r5, r2
  404ed4:	f8db 3008 	ldr.w	r3, [fp, #8]
  404ed8:	f8db 1004 	ldr.w	r1, [fp, #4]
  404edc:	eb04 0805 	add.w	r8, r4, r5
  404ee0:	4598      	cmp	r8, r3
  404ee2:	bfc8      	it	gt
  404ee4:	3101      	addgt	r1, #1
  404ee6:	f7ff ff1d 	bl	404d24 <_Balloc>
  404eea:	f100 0914 	add.w	r9, r0, #20
  404eee:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404ef2:	45d1      	cmp	r9, sl
  404ef4:	9000      	str	r0, [sp, #0]
  404ef6:	d205      	bcs.n	404f04 <__multiply+0x4c>
  404ef8:	464b      	mov	r3, r9
  404efa:	2100      	movs	r1, #0
  404efc:	f843 1b04 	str.w	r1, [r3], #4
  404f00:	459a      	cmp	sl, r3
  404f02:	d8fb      	bhi.n	404efc <__multiply+0x44>
  404f04:	f106 0c14 	add.w	ip, r6, #20
  404f08:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404f0c:	f10b 0b14 	add.w	fp, fp, #20
  404f10:	459c      	cmp	ip, r3
  404f12:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404f16:	d24c      	bcs.n	404fb2 <__multiply+0xfa>
  404f18:	f8cd a004 	str.w	sl, [sp, #4]
  404f1c:	469a      	mov	sl, r3
  404f1e:	f8dc 5000 	ldr.w	r5, [ip]
  404f22:	b2af      	uxth	r7, r5
  404f24:	b1ef      	cbz	r7, 404f62 <__multiply+0xaa>
  404f26:	2100      	movs	r1, #0
  404f28:	464d      	mov	r5, r9
  404f2a:	465e      	mov	r6, fp
  404f2c:	460c      	mov	r4, r1
  404f2e:	f856 2b04 	ldr.w	r2, [r6], #4
  404f32:	6828      	ldr	r0, [r5, #0]
  404f34:	b293      	uxth	r3, r2
  404f36:	b281      	uxth	r1, r0
  404f38:	fb07 1303 	mla	r3, r7, r3, r1
  404f3c:	0c12      	lsrs	r2, r2, #16
  404f3e:	0c01      	lsrs	r1, r0, #16
  404f40:	4423      	add	r3, r4
  404f42:	fb07 1102 	mla	r1, r7, r2, r1
  404f46:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404f4a:	b29b      	uxth	r3, r3
  404f4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404f50:	45b6      	cmp	lr, r6
  404f52:	f845 3b04 	str.w	r3, [r5], #4
  404f56:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404f5a:	d8e8      	bhi.n	404f2e <__multiply+0x76>
  404f5c:	602c      	str	r4, [r5, #0]
  404f5e:	f8dc 5000 	ldr.w	r5, [ip]
  404f62:	0c2d      	lsrs	r5, r5, #16
  404f64:	d01d      	beq.n	404fa2 <__multiply+0xea>
  404f66:	f8d9 3000 	ldr.w	r3, [r9]
  404f6a:	4648      	mov	r0, r9
  404f6c:	461c      	mov	r4, r3
  404f6e:	4659      	mov	r1, fp
  404f70:	2200      	movs	r2, #0
  404f72:	880e      	ldrh	r6, [r1, #0]
  404f74:	0c24      	lsrs	r4, r4, #16
  404f76:	fb05 4406 	mla	r4, r5, r6, r4
  404f7a:	4422      	add	r2, r4
  404f7c:	b29b      	uxth	r3, r3
  404f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404f82:	f840 3b04 	str.w	r3, [r0], #4
  404f86:	f851 3b04 	ldr.w	r3, [r1], #4
  404f8a:	6804      	ldr	r4, [r0, #0]
  404f8c:	0c1b      	lsrs	r3, r3, #16
  404f8e:	b2a6      	uxth	r6, r4
  404f90:	fb05 6303 	mla	r3, r5, r3, r6
  404f94:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404f98:	458e      	cmp	lr, r1
  404f9a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404f9e:	d8e8      	bhi.n	404f72 <__multiply+0xba>
  404fa0:	6003      	str	r3, [r0, #0]
  404fa2:	f10c 0c04 	add.w	ip, ip, #4
  404fa6:	45e2      	cmp	sl, ip
  404fa8:	f109 0904 	add.w	r9, r9, #4
  404fac:	d8b7      	bhi.n	404f1e <__multiply+0x66>
  404fae:	f8dd a004 	ldr.w	sl, [sp, #4]
  404fb2:	f1b8 0f00 	cmp.w	r8, #0
  404fb6:	dd0b      	ble.n	404fd0 <__multiply+0x118>
  404fb8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404fbc:	f1aa 0a04 	sub.w	sl, sl, #4
  404fc0:	b11b      	cbz	r3, 404fca <__multiply+0x112>
  404fc2:	e005      	b.n	404fd0 <__multiply+0x118>
  404fc4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404fc8:	b913      	cbnz	r3, 404fd0 <__multiply+0x118>
  404fca:	f1b8 0801 	subs.w	r8, r8, #1
  404fce:	d1f9      	bne.n	404fc4 <__multiply+0x10c>
  404fd0:	9800      	ldr	r0, [sp, #0]
  404fd2:	f8c0 8010 	str.w	r8, [r0, #16]
  404fd6:	b003      	add	sp, #12
  404fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404fdc <__pow5mult>:
  404fdc:	f012 0303 	ands.w	r3, r2, #3
  404fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404fe4:	4614      	mov	r4, r2
  404fe6:	4607      	mov	r7, r0
  404fe8:	d12e      	bne.n	405048 <__pow5mult+0x6c>
  404fea:	460d      	mov	r5, r1
  404fec:	10a4      	asrs	r4, r4, #2
  404fee:	d01c      	beq.n	40502a <__pow5mult+0x4e>
  404ff0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404ff2:	b396      	cbz	r6, 40505a <__pow5mult+0x7e>
  404ff4:	07e3      	lsls	r3, r4, #31
  404ff6:	f04f 0800 	mov.w	r8, #0
  404ffa:	d406      	bmi.n	40500a <__pow5mult+0x2e>
  404ffc:	1064      	asrs	r4, r4, #1
  404ffe:	d014      	beq.n	40502a <__pow5mult+0x4e>
  405000:	6830      	ldr	r0, [r6, #0]
  405002:	b1a8      	cbz	r0, 405030 <__pow5mult+0x54>
  405004:	4606      	mov	r6, r0
  405006:	07e3      	lsls	r3, r4, #31
  405008:	d5f8      	bpl.n	404ffc <__pow5mult+0x20>
  40500a:	4632      	mov	r2, r6
  40500c:	4629      	mov	r1, r5
  40500e:	4638      	mov	r0, r7
  405010:	f7ff ff52 	bl	404eb8 <__multiply>
  405014:	b1b5      	cbz	r5, 405044 <__pow5mult+0x68>
  405016:	686a      	ldr	r2, [r5, #4]
  405018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40501a:	1064      	asrs	r4, r4, #1
  40501c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405020:	6029      	str	r1, [r5, #0]
  405022:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405026:	4605      	mov	r5, r0
  405028:	d1ea      	bne.n	405000 <__pow5mult+0x24>
  40502a:	4628      	mov	r0, r5
  40502c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405030:	4632      	mov	r2, r6
  405032:	4631      	mov	r1, r6
  405034:	4638      	mov	r0, r7
  405036:	f7ff ff3f 	bl	404eb8 <__multiply>
  40503a:	6030      	str	r0, [r6, #0]
  40503c:	f8c0 8000 	str.w	r8, [r0]
  405040:	4606      	mov	r6, r0
  405042:	e7e0      	b.n	405006 <__pow5mult+0x2a>
  405044:	4605      	mov	r5, r0
  405046:	e7d9      	b.n	404ffc <__pow5mult+0x20>
  405048:	1e5a      	subs	r2, r3, #1
  40504a:	4d0b      	ldr	r5, [pc, #44]	; (405078 <__pow5mult+0x9c>)
  40504c:	2300      	movs	r3, #0
  40504e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405052:	f7ff fe97 	bl	404d84 <__multadd>
  405056:	4605      	mov	r5, r0
  405058:	e7c8      	b.n	404fec <__pow5mult+0x10>
  40505a:	2101      	movs	r1, #1
  40505c:	4638      	mov	r0, r7
  40505e:	f7ff fe61 	bl	404d24 <_Balloc>
  405062:	f240 2171 	movw	r1, #625	; 0x271
  405066:	2201      	movs	r2, #1
  405068:	2300      	movs	r3, #0
  40506a:	6141      	str	r1, [r0, #20]
  40506c:	6102      	str	r2, [r0, #16]
  40506e:	4606      	mov	r6, r0
  405070:	64b8      	str	r0, [r7, #72]	; 0x48
  405072:	6003      	str	r3, [r0, #0]
  405074:	e7be      	b.n	404ff4 <__pow5mult+0x18>
  405076:	bf00      	nop
  405078:	00405f10 	.word	0x00405f10

0040507c <__lshift>:
  40507c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405080:	4691      	mov	r9, r2
  405082:	690a      	ldr	r2, [r1, #16]
  405084:	688b      	ldr	r3, [r1, #8]
  405086:	ea4f 1469 	mov.w	r4, r9, asr #5
  40508a:	eb04 0802 	add.w	r8, r4, r2
  40508e:	f108 0501 	add.w	r5, r8, #1
  405092:	429d      	cmp	r5, r3
  405094:	460e      	mov	r6, r1
  405096:	4607      	mov	r7, r0
  405098:	6849      	ldr	r1, [r1, #4]
  40509a:	dd04      	ble.n	4050a6 <__lshift+0x2a>
  40509c:	005b      	lsls	r3, r3, #1
  40509e:	429d      	cmp	r5, r3
  4050a0:	f101 0101 	add.w	r1, r1, #1
  4050a4:	dcfa      	bgt.n	40509c <__lshift+0x20>
  4050a6:	4638      	mov	r0, r7
  4050a8:	f7ff fe3c 	bl	404d24 <_Balloc>
  4050ac:	2c00      	cmp	r4, #0
  4050ae:	f100 0314 	add.w	r3, r0, #20
  4050b2:	dd06      	ble.n	4050c2 <__lshift+0x46>
  4050b4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4050b8:	2100      	movs	r1, #0
  4050ba:	f843 1b04 	str.w	r1, [r3], #4
  4050be:	429a      	cmp	r2, r3
  4050c0:	d1fb      	bne.n	4050ba <__lshift+0x3e>
  4050c2:	6934      	ldr	r4, [r6, #16]
  4050c4:	f106 0114 	add.w	r1, r6, #20
  4050c8:	f019 091f 	ands.w	r9, r9, #31
  4050cc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4050d0:	d01d      	beq.n	40510e <__lshift+0x92>
  4050d2:	f1c9 0c20 	rsb	ip, r9, #32
  4050d6:	2200      	movs	r2, #0
  4050d8:	680c      	ldr	r4, [r1, #0]
  4050da:	fa04 f409 	lsl.w	r4, r4, r9
  4050de:	4314      	orrs	r4, r2
  4050e0:	f843 4b04 	str.w	r4, [r3], #4
  4050e4:	f851 2b04 	ldr.w	r2, [r1], #4
  4050e8:	458e      	cmp	lr, r1
  4050ea:	fa22 f20c 	lsr.w	r2, r2, ip
  4050ee:	d8f3      	bhi.n	4050d8 <__lshift+0x5c>
  4050f0:	601a      	str	r2, [r3, #0]
  4050f2:	b10a      	cbz	r2, 4050f8 <__lshift+0x7c>
  4050f4:	f108 0502 	add.w	r5, r8, #2
  4050f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4050fa:	6872      	ldr	r2, [r6, #4]
  4050fc:	3d01      	subs	r5, #1
  4050fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405102:	6105      	str	r5, [r0, #16]
  405104:	6031      	str	r1, [r6, #0]
  405106:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40510a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40510e:	3b04      	subs	r3, #4
  405110:	f851 2b04 	ldr.w	r2, [r1], #4
  405114:	f843 2f04 	str.w	r2, [r3, #4]!
  405118:	458e      	cmp	lr, r1
  40511a:	d8f9      	bhi.n	405110 <__lshift+0x94>
  40511c:	e7ec      	b.n	4050f8 <__lshift+0x7c>
  40511e:	bf00      	nop

00405120 <__mcmp>:
  405120:	b430      	push	{r4, r5}
  405122:	690b      	ldr	r3, [r1, #16]
  405124:	4605      	mov	r5, r0
  405126:	6900      	ldr	r0, [r0, #16]
  405128:	1ac0      	subs	r0, r0, r3
  40512a:	d10f      	bne.n	40514c <__mcmp+0x2c>
  40512c:	009b      	lsls	r3, r3, #2
  40512e:	3514      	adds	r5, #20
  405130:	3114      	adds	r1, #20
  405132:	4419      	add	r1, r3
  405134:	442b      	add	r3, r5
  405136:	e001      	b.n	40513c <__mcmp+0x1c>
  405138:	429d      	cmp	r5, r3
  40513a:	d207      	bcs.n	40514c <__mcmp+0x2c>
  40513c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405140:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405144:	4294      	cmp	r4, r2
  405146:	d0f7      	beq.n	405138 <__mcmp+0x18>
  405148:	d302      	bcc.n	405150 <__mcmp+0x30>
  40514a:	2001      	movs	r0, #1
  40514c:	bc30      	pop	{r4, r5}
  40514e:	4770      	bx	lr
  405150:	f04f 30ff 	mov.w	r0, #4294967295
  405154:	e7fa      	b.n	40514c <__mcmp+0x2c>
  405156:	bf00      	nop

00405158 <__mdiff>:
  405158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40515c:	690f      	ldr	r7, [r1, #16]
  40515e:	460e      	mov	r6, r1
  405160:	6911      	ldr	r1, [r2, #16]
  405162:	1a7f      	subs	r7, r7, r1
  405164:	2f00      	cmp	r7, #0
  405166:	4690      	mov	r8, r2
  405168:	d117      	bne.n	40519a <__mdiff+0x42>
  40516a:	0089      	lsls	r1, r1, #2
  40516c:	f106 0514 	add.w	r5, r6, #20
  405170:	f102 0e14 	add.w	lr, r2, #20
  405174:	186b      	adds	r3, r5, r1
  405176:	4471      	add	r1, lr
  405178:	e001      	b.n	40517e <__mdiff+0x26>
  40517a:	429d      	cmp	r5, r3
  40517c:	d25c      	bcs.n	405238 <__mdiff+0xe0>
  40517e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405182:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405186:	42a2      	cmp	r2, r4
  405188:	d0f7      	beq.n	40517a <__mdiff+0x22>
  40518a:	d25e      	bcs.n	40524a <__mdiff+0xf2>
  40518c:	4633      	mov	r3, r6
  40518e:	462c      	mov	r4, r5
  405190:	4646      	mov	r6, r8
  405192:	4675      	mov	r5, lr
  405194:	4698      	mov	r8, r3
  405196:	2701      	movs	r7, #1
  405198:	e005      	b.n	4051a6 <__mdiff+0x4e>
  40519a:	db58      	blt.n	40524e <__mdiff+0xf6>
  40519c:	f106 0514 	add.w	r5, r6, #20
  4051a0:	f108 0414 	add.w	r4, r8, #20
  4051a4:	2700      	movs	r7, #0
  4051a6:	6871      	ldr	r1, [r6, #4]
  4051a8:	f7ff fdbc 	bl	404d24 <_Balloc>
  4051ac:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4051b0:	6936      	ldr	r6, [r6, #16]
  4051b2:	60c7      	str	r7, [r0, #12]
  4051b4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4051b8:	46a6      	mov	lr, r4
  4051ba:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4051be:	f100 0414 	add.w	r4, r0, #20
  4051c2:	2300      	movs	r3, #0
  4051c4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4051c8:	f855 8b04 	ldr.w	r8, [r5], #4
  4051cc:	b28a      	uxth	r2, r1
  4051ce:	fa13 f388 	uxtah	r3, r3, r8
  4051d2:	0c09      	lsrs	r1, r1, #16
  4051d4:	1a9a      	subs	r2, r3, r2
  4051d6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4051da:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4051de:	b292      	uxth	r2, r2
  4051e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051e4:	45f4      	cmp	ip, lr
  4051e6:	f844 2b04 	str.w	r2, [r4], #4
  4051ea:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051ee:	d8e9      	bhi.n	4051c4 <__mdiff+0x6c>
  4051f0:	42af      	cmp	r7, r5
  4051f2:	d917      	bls.n	405224 <__mdiff+0xcc>
  4051f4:	46a4      	mov	ip, r4
  4051f6:	46ae      	mov	lr, r5
  4051f8:	f85e 2b04 	ldr.w	r2, [lr], #4
  4051fc:	fa13 f382 	uxtah	r3, r3, r2
  405200:	1419      	asrs	r1, r3, #16
  405202:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  405206:	b29b      	uxth	r3, r3
  405208:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40520c:	4577      	cmp	r7, lr
  40520e:	f84c 2b04 	str.w	r2, [ip], #4
  405212:	ea4f 4321 	mov.w	r3, r1, asr #16
  405216:	d8ef      	bhi.n	4051f8 <__mdiff+0xa0>
  405218:	43ed      	mvns	r5, r5
  40521a:	442f      	add	r7, r5
  40521c:	f027 0703 	bic.w	r7, r7, #3
  405220:	3704      	adds	r7, #4
  405222:	443c      	add	r4, r7
  405224:	3c04      	subs	r4, #4
  405226:	b922      	cbnz	r2, 405232 <__mdiff+0xda>
  405228:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40522c:	3e01      	subs	r6, #1
  40522e:	2b00      	cmp	r3, #0
  405230:	d0fa      	beq.n	405228 <__mdiff+0xd0>
  405232:	6106      	str	r6, [r0, #16]
  405234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405238:	2100      	movs	r1, #0
  40523a:	f7ff fd73 	bl	404d24 <_Balloc>
  40523e:	2201      	movs	r2, #1
  405240:	2300      	movs	r3, #0
  405242:	6102      	str	r2, [r0, #16]
  405244:	6143      	str	r3, [r0, #20]
  405246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40524a:	4674      	mov	r4, lr
  40524c:	e7ab      	b.n	4051a6 <__mdiff+0x4e>
  40524e:	4633      	mov	r3, r6
  405250:	f106 0414 	add.w	r4, r6, #20
  405254:	f102 0514 	add.w	r5, r2, #20
  405258:	4616      	mov	r6, r2
  40525a:	2701      	movs	r7, #1
  40525c:	4698      	mov	r8, r3
  40525e:	e7a2      	b.n	4051a6 <__mdiff+0x4e>

00405260 <__d2b>:
  405260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405264:	b082      	sub	sp, #8
  405266:	2101      	movs	r1, #1
  405268:	461c      	mov	r4, r3
  40526a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40526e:	4615      	mov	r5, r2
  405270:	9e08      	ldr	r6, [sp, #32]
  405272:	f7ff fd57 	bl	404d24 <_Balloc>
  405276:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40527a:	4680      	mov	r8, r0
  40527c:	b10f      	cbz	r7, 405282 <__d2b+0x22>
  40527e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405282:	9401      	str	r4, [sp, #4]
  405284:	b31d      	cbz	r5, 4052ce <__d2b+0x6e>
  405286:	a802      	add	r0, sp, #8
  405288:	f840 5d08 	str.w	r5, [r0, #-8]!
  40528c:	f7ff fdda 	bl	404e44 <__lo0bits>
  405290:	2800      	cmp	r0, #0
  405292:	d134      	bne.n	4052fe <__d2b+0x9e>
  405294:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405298:	f8c8 2014 	str.w	r2, [r8, #20]
  40529c:	2b00      	cmp	r3, #0
  40529e:	bf0c      	ite	eq
  4052a0:	2101      	moveq	r1, #1
  4052a2:	2102      	movne	r1, #2
  4052a4:	f8c8 3018 	str.w	r3, [r8, #24]
  4052a8:	f8c8 1010 	str.w	r1, [r8, #16]
  4052ac:	b9df      	cbnz	r7, 4052e6 <__d2b+0x86>
  4052ae:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4052b2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4052b6:	6030      	str	r0, [r6, #0]
  4052b8:	6918      	ldr	r0, [r3, #16]
  4052ba:	f7ff fda3 	bl	404e04 <__hi0bits>
  4052be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052c0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4052c4:	6018      	str	r0, [r3, #0]
  4052c6:	4640      	mov	r0, r8
  4052c8:	b002      	add	sp, #8
  4052ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052ce:	a801      	add	r0, sp, #4
  4052d0:	f7ff fdb8 	bl	404e44 <__lo0bits>
  4052d4:	9b01      	ldr	r3, [sp, #4]
  4052d6:	f8c8 3014 	str.w	r3, [r8, #20]
  4052da:	2101      	movs	r1, #1
  4052dc:	3020      	adds	r0, #32
  4052de:	f8c8 1010 	str.w	r1, [r8, #16]
  4052e2:	2f00      	cmp	r7, #0
  4052e4:	d0e3      	beq.n	4052ae <__d2b+0x4e>
  4052e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052e8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4052ec:	4407      	add	r7, r0
  4052ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4052f2:	6037      	str	r7, [r6, #0]
  4052f4:	6018      	str	r0, [r3, #0]
  4052f6:	4640      	mov	r0, r8
  4052f8:	b002      	add	sp, #8
  4052fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052fe:	e89d 000a 	ldmia.w	sp, {r1, r3}
  405302:	f1c0 0220 	rsb	r2, r0, #32
  405306:	fa03 f202 	lsl.w	r2, r3, r2
  40530a:	430a      	orrs	r2, r1
  40530c:	40c3      	lsrs	r3, r0
  40530e:	9301      	str	r3, [sp, #4]
  405310:	f8c8 2014 	str.w	r2, [r8, #20]
  405314:	e7c2      	b.n	40529c <__d2b+0x3c>
  405316:	bf00      	nop

00405318 <_realloc_r>:
  405318:	2900      	cmp	r1, #0
  40531a:	f000 8095 	beq.w	405448 <_realloc_r+0x130>
  40531e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405322:	460d      	mov	r5, r1
  405324:	4616      	mov	r6, r2
  405326:	b083      	sub	sp, #12
  405328:	4680      	mov	r8, r0
  40532a:	f106 070b 	add.w	r7, r6, #11
  40532e:	f7ff fced 	bl	404d0c <__malloc_lock>
  405332:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405336:	2f16      	cmp	r7, #22
  405338:	f02e 0403 	bic.w	r4, lr, #3
  40533c:	f1a5 0908 	sub.w	r9, r5, #8
  405340:	d83c      	bhi.n	4053bc <_realloc_r+0xa4>
  405342:	2210      	movs	r2, #16
  405344:	4617      	mov	r7, r2
  405346:	42be      	cmp	r6, r7
  405348:	d83d      	bhi.n	4053c6 <_realloc_r+0xae>
  40534a:	4294      	cmp	r4, r2
  40534c:	da43      	bge.n	4053d6 <_realloc_r+0xbe>
  40534e:	4bc4      	ldr	r3, [pc, #784]	; (405660 <_realloc_r+0x348>)
  405350:	6899      	ldr	r1, [r3, #8]
  405352:	eb09 0004 	add.w	r0, r9, r4
  405356:	4288      	cmp	r0, r1
  405358:	f000 80b4 	beq.w	4054c4 <_realloc_r+0x1ac>
  40535c:	6843      	ldr	r3, [r0, #4]
  40535e:	f023 0101 	bic.w	r1, r3, #1
  405362:	4401      	add	r1, r0
  405364:	6849      	ldr	r1, [r1, #4]
  405366:	07c9      	lsls	r1, r1, #31
  405368:	d54c      	bpl.n	405404 <_realloc_r+0xec>
  40536a:	f01e 0f01 	tst.w	lr, #1
  40536e:	f000 809b 	beq.w	4054a8 <_realloc_r+0x190>
  405372:	4631      	mov	r1, r6
  405374:	4640      	mov	r0, r8
  405376:	f7ff f8af 	bl	4044d8 <_malloc_r>
  40537a:	4606      	mov	r6, r0
  40537c:	2800      	cmp	r0, #0
  40537e:	d03a      	beq.n	4053f6 <_realloc_r+0xde>
  405380:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405384:	f023 0301 	bic.w	r3, r3, #1
  405388:	444b      	add	r3, r9
  40538a:	f1a0 0208 	sub.w	r2, r0, #8
  40538e:	429a      	cmp	r2, r3
  405390:	f000 8121 	beq.w	4055d6 <_realloc_r+0x2be>
  405394:	1f22      	subs	r2, r4, #4
  405396:	2a24      	cmp	r2, #36	; 0x24
  405398:	f200 8107 	bhi.w	4055aa <_realloc_r+0x292>
  40539c:	2a13      	cmp	r2, #19
  40539e:	f200 80db 	bhi.w	405558 <_realloc_r+0x240>
  4053a2:	4603      	mov	r3, r0
  4053a4:	462a      	mov	r2, r5
  4053a6:	6811      	ldr	r1, [r2, #0]
  4053a8:	6019      	str	r1, [r3, #0]
  4053aa:	6851      	ldr	r1, [r2, #4]
  4053ac:	6059      	str	r1, [r3, #4]
  4053ae:	6892      	ldr	r2, [r2, #8]
  4053b0:	609a      	str	r2, [r3, #8]
  4053b2:	4629      	mov	r1, r5
  4053b4:	4640      	mov	r0, r8
  4053b6:	f7fe ff97 	bl	4042e8 <_free_r>
  4053ba:	e01c      	b.n	4053f6 <_realloc_r+0xde>
  4053bc:	f027 0707 	bic.w	r7, r7, #7
  4053c0:	2f00      	cmp	r7, #0
  4053c2:	463a      	mov	r2, r7
  4053c4:	dabf      	bge.n	405346 <_realloc_r+0x2e>
  4053c6:	2600      	movs	r6, #0
  4053c8:	230c      	movs	r3, #12
  4053ca:	4630      	mov	r0, r6
  4053cc:	f8c8 3000 	str.w	r3, [r8]
  4053d0:	b003      	add	sp, #12
  4053d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053d6:	462e      	mov	r6, r5
  4053d8:	1be3      	subs	r3, r4, r7
  4053da:	2b0f      	cmp	r3, #15
  4053dc:	d81e      	bhi.n	40541c <_realloc_r+0x104>
  4053de:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4053e2:	f003 0301 	and.w	r3, r3, #1
  4053e6:	4323      	orrs	r3, r4
  4053e8:	444c      	add	r4, r9
  4053ea:	f8c9 3004 	str.w	r3, [r9, #4]
  4053ee:	6863      	ldr	r3, [r4, #4]
  4053f0:	f043 0301 	orr.w	r3, r3, #1
  4053f4:	6063      	str	r3, [r4, #4]
  4053f6:	4640      	mov	r0, r8
  4053f8:	f7ff fc8e 	bl	404d18 <__malloc_unlock>
  4053fc:	4630      	mov	r0, r6
  4053fe:	b003      	add	sp, #12
  405400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405404:	f023 0303 	bic.w	r3, r3, #3
  405408:	18e1      	adds	r1, r4, r3
  40540a:	4291      	cmp	r1, r2
  40540c:	db1f      	blt.n	40544e <_realloc_r+0x136>
  40540e:	68c3      	ldr	r3, [r0, #12]
  405410:	6882      	ldr	r2, [r0, #8]
  405412:	462e      	mov	r6, r5
  405414:	60d3      	str	r3, [r2, #12]
  405416:	460c      	mov	r4, r1
  405418:	609a      	str	r2, [r3, #8]
  40541a:	e7dd      	b.n	4053d8 <_realloc_r+0xc0>
  40541c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405420:	eb09 0107 	add.w	r1, r9, r7
  405424:	f002 0201 	and.w	r2, r2, #1
  405428:	444c      	add	r4, r9
  40542a:	f043 0301 	orr.w	r3, r3, #1
  40542e:	4317      	orrs	r7, r2
  405430:	f8c9 7004 	str.w	r7, [r9, #4]
  405434:	604b      	str	r3, [r1, #4]
  405436:	6863      	ldr	r3, [r4, #4]
  405438:	f043 0301 	orr.w	r3, r3, #1
  40543c:	3108      	adds	r1, #8
  40543e:	6063      	str	r3, [r4, #4]
  405440:	4640      	mov	r0, r8
  405442:	f7fe ff51 	bl	4042e8 <_free_r>
  405446:	e7d6      	b.n	4053f6 <_realloc_r+0xde>
  405448:	4611      	mov	r1, r2
  40544a:	f7ff b845 	b.w	4044d8 <_malloc_r>
  40544e:	f01e 0f01 	tst.w	lr, #1
  405452:	d18e      	bne.n	405372 <_realloc_r+0x5a>
  405454:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405458:	eba9 0a01 	sub.w	sl, r9, r1
  40545c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405460:	f021 0103 	bic.w	r1, r1, #3
  405464:	440b      	add	r3, r1
  405466:	4423      	add	r3, r4
  405468:	4293      	cmp	r3, r2
  40546a:	db25      	blt.n	4054b8 <_realloc_r+0x1a0>
  40546c:	68c2      	ldr	r2, [r0, #12]
  40546e:	6881      	ldr	r1, [r0, #8]
  405470:	4656      	mov	r6, sl
  405472:	60ca      	str	r2, [r1, #12]
  405474:	6091      	str	r1, [r2, #8]
  405476:	f8da 100c 	ldr.w	r1, [sl, #12]
  40547a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40547e:	1f22      	subs	r2, r4, #4
  405480:	2a24      	cmp	r2, #36	; 0x24
  405482:	60c1      	str	r1, [r0, #12]
  405484:	6088      	str	r0, [r1, #8]
  405486:	f200 8094 	bhi.w	4055b2 <_realloc_r+0x29a>
  40548a:	2a13      	cmp	r2, #19
  40548c:	d96f      	bls.n	40556e <_realloc_r+0x256>
  40548e:	6829      	ldr	r1, [r5, #0]
  405490:	f8ca 1008 	str.w	r1, [sl, #8]
  405494:	6869      	ldr	r1, [r5, #4]
  405496:	f8ca 100c 	str.w	r1, [sl, #12]
  40549a:	2a1b      	cmp	r2, #27
  40549c:	f200 80a2 	bhi.w	4055e4 <_realloc_r+0x2cc>
  4054a0:	3508      	adds	r5, #8
  4054a2:	f10a 0210 	add.w	r2, sl, #16
  4054a6:	e063      	b.n	405570 <_realloc_r+0x258>
  4054a8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4054ac:	eba9 0a03 	sub.w	sl, r9, r3
  4054b0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4054b4:	f021 0103 	bic.w	r1, r1, #3
  4054b8:	1863      	adds	r3, r4, r1
  4054ba:	4293      	cmp	r3, r2
  4054bc:	f6ff af59 	blt.w	405372 <_realloc_r+0x5a>
  4054c0:	4656      	mov	r6, sl
  4054c2:	e7d8      	b.n	405476 <_realloc_r+0x15e>
  4054c4:	6841      	ldr	r1, [r0, #4]
  4054c6:	f021 0b03 	bic.w	fp, r1, #3
  4054ca:	44a3      	add	fp, r4
  4054cc:	f107 0010 	add.w	r0, r7, #16
  4054d0:	4583      	cmp	fp, r0
  4054d2:	da56      	bge.n	405582 <_realloc_r+0x26a>
  4054d4:	f01e 0f01 	tst.w	lr, #1
  4054d8:	f47f af4b 	bne.w	405372 <_realloc_r+0x5a>
  4054dc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4054e0:	eba9 0a01 	sub.w	sl, r9, r1
  4054e4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4054e8:	f021 0103 	bic.w	r1, r1, #3
  4054ec:	448b      	add	fp, r1
  4054ee:	4558      	cmp	r0, fp
  4054f0:	dce2      	bgt.n	4054b8 <_realloc_r+0x1a0>
  4054f2:	4656      	mov	r6, sl
  4054f4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4054f8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4054fc:	1f22      	subs	r2, r4, #4
  4054fe:	2a24      	cmp	r2, #36	; 0x24
  405500:	60c1      	str	r1, [r0, #12]
  405502:	6088      	str	r0, [r1, #8]
  405504:	f200 808f 	bhi.w	405626 <_realloc_r+0x30e>
  405508:	2a13      	cmp	r2, #19
  40550a:	f240 808a 	bls.w	405622 <_realloc_r+0x30a>
  40550e:	6829      	ldr	r1, [r5, #0]
  405510:	f8ca 1008 	str.w	r1, [sl, #8]
  405514:	6869      	ldr	r1, [r5, #4]
  405516:	f8ca 100c 	str.w	r1, [sl, #12]
  40551a:	2a1b      	cmp	r2, #27
  40551c:	f200 808a 	bhi.w	405634 <_realloc_r+0x31c>
  405520:	3508      	adds	r5, #8
  405522:	f10a 0210 	add.w	r2, sl, #16
  405526:	6829      	ldr	r1, [r5, #0]
  405528:	6011      	str	r1, [r2, #0]
  40552a:	6869      	ldr	r1, [r5, #4]
  40552c:	6051      	str	r1, [r2, #4]
  40552e:	68a9      	ldr	r1, [r5, #8]
  405530:	6091      	str	r1, [r2, #8]
  405532:	eb0a 0107 	add.w	r1, sl, r7
  405536:	ebab 0207 	sub.w	r2, fp, r7
  40553a:	f042 0201 	orr.w	r2, r2, #1
  40553e:	6099      	str	r1, [r3, #8]
  405540:	604a      	str	r2, [r1, #4]
  405542:	f8da 3004 	ldr.w	r3, [sl, #4]
  405546:	f003 0301 	and.w	r3, r3, #1
  40554a:	431f      	orrs	r7, r3
  40554c:	4640      	mov	r0, r8
  40554e:	f8ca 7004 	str.w	r7, [sl, #4]
  405552:	f7ff fbe1 	bl	404d18 <__malloc_unlock>
  405556:	e751      	b.n	4053fc <_realloc_r+0xe4>
  405558:	682b      	ldr	r3, [r5, #0]
  40555a:	6003      	str	r3, [r0, #0]
  40555c:	686b      	ldr	r3, [r5, #4]
  40555e:	6043      	str	r3, [r0, #4]
  405560:	2a1b      	cmp	r2, #27
  405562:	d82d      	bhi.n	4055c0 <_realloc_r+0x2a8>
  405564:	f100 0308 	add.w	r3, r0, #8
  405568:	f105 0208 	add.w	r2, r5, #8
  40556c:	e71b      	b.n	4053a6 <_realloc_r+0x8e>
  40556e:	4632      	mov	r2, r6
  405570:	6829      	ldr	r1, [r5, #0]
  405572:	6011      	str	r1, [r2, #0]
  405574:	6869      	ldr	r1, [r5, #4]
  405576:	6051      	str	r1, [r2, #4]
  405578:	68a9      	ldr	r1, [r5, #8]
  40557a:	6091      	str	r1, [r2, #8]
  40557c:	461c      	mov	r4, r3
  40557e:	46d1      	mov	r9, sl
  405580:	e72a      	b.n	4053d8 <_realloc_r+0xc0>
  405582:	eb09 0107 	add.w	r1, r9, r7
  405586:	ebab 0b07 	sub.w	fp, fp, r7
  40558a:	f04b 0201 	orr.w	r2, fp, #1
  40558e:	6099      	str	r1, [r3, #8]
  405590:	604a      	str	r2, [r1, #4]
  405592:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405596:	f003 0301 	and.w	r3, r3, #1
  40559a:	431f      	orrs	r7, r3
  40559c:	4640      	mov	r0, r8
  40559e:	f845 7c04 	str.w	r7, [r5, #-4]
  4055a2:	f7ff fbb9 	bl	404d18 <__malloc_unlock>
  4055a6:	462e      	mov	r6, r5
  4055a8:	e728      	b.n	4053fc <_realloc_r+0xe4>
  4055aa:	4629      	mov	r1, r5
  4055ac:	f7ff fb4a 	bl	404c44 <memmove>
  4055b0:	e6ff      	b.n	4053b2 <_realloc_r+0x9a>
  4055b2:	4629      	mov	r1, r5
  4055b4:	4630      	mov	r0, r6
  4055b6:	461c      	mov	r4, r3
  4055b8:	46d1      	mov	r9, sl
  4055ba:	f7ff fb43 	bl	404c44 <memmove>
  4055be:	e70b      	b.n	4053d8 <_realloc_r+0xc0>
  4055c0:	68ab      	ldr	r3, [r5, #8]
  4055c2:	6083      	str	r3, [r0, #8]
  4055c4:	68eb      	ldr	r3, [r5, #12]
  4055c6:	60c3      	str	r3, [r0, #12]
  4055c8:	2a24      	cmp	r2, #36	; 0x24
  4055ca:	d017      	beq.n	4055fc <_realloc_r+0x2e4>
  4055cc:	f100 0310 	add.w	r3, r0, #16
  4055d0:	f105 0210 	add.w	r2, r5, #16
  4055d4:	e6e7      	b.n	4053a6 <_realloc_r+0x8e>
  4055d6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4055da:	f023 0303 	bic.w	r3, r3, #3
  4055de:	441c      	add	r4, r3
  4055e0:	462e      	mov	r6, r5
  4055e2:	e6f9      	b.n	4053d8 <_realloc_r+0xc0>
  4055e4:	68a9      	ldr	r1, [r5, #8]
  4055e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4055ea:	68e9      	ldr	r1, [r5, #12]
  4055ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4055f0:	2a24      	cmp	r2, #36	; 0x24
  4055f2:	d00c      	beq.n	40560e <_realloc_r+0x2f6>
  4055f4:	3510      	adds	r5, #16
  4055f6:	f10a 0218 	add.w	r2, sl, #24
  4055fa:	e7b9      	b.n	405570 <_realloc_r+0x258>
  4055fc:	692b      	ldr	r3, [r5, #16]
  4055fe:	6103      	str	r3, [r0, #16]
  405600:	696b      	ldr	r3, [r5, #20]
  405602:	6143      	str	r3, [r0, #20]
  405604:	f105 0218 	add.w	r2, r5, #24
  405608:	f100 0318 	add.w	r3, r0, #24
  40560c:	e6cb      	b.n	4053a6 <_realloc_r+0x8e>
  40560e:	692a      	ldr	r2, [r5, #16]
  405610:	f8ca 2018 	str.w	r2, [sl, #24]
  405614:	696a      	ldr	r2, [r5, #20]
  405616:	f8ca 201c 	str.w	r2, [sl, #28]
  40561a:	3518      	adds	r5, #24
  40561c:	f10a 0220 	add.w	r2, sl, #32
  405620:	e7a6      	b.n	405570 <_realloc_r+0x258>
  405622:	4632      	mov	r2, r6
  405624:	e77f      	b.n	405526 <_realloc_r+0x20e>
  405626:	4629      	mov	r1, r5
  405628:	4630      	mov	r0, r6
  40562a:	9301      	str	r3, [sp, #4]
  40562c:	f7ff fb0a 	bl	404c44 <memmove>
  405630:	9b01      	ldr	r3, [sp, #4]
  405632:	e77e      	b.n	405532 <_realloc_r+0x21a>
  405634:	68a9      	ldr	r1, [r5, #8]
  405636:	f8ca 1010 	str.w	r1, [sl, #16]
  40563a:	68e9      	ldr	r1, [r5, #12]
  40563c:	f8ca 1014 	str.w	r1, [sl, #20]
  405640:	2a24      	cmp	r2, #36	; 0x24
  405642:	d003      	beq.n	40564c <_realloc_r+0x334>
  405644:	3510      	adds	r5, #16
  405646:	f10a 0218 	add.w	r2, sl, #24
  40564a:	e76c      	b.n	405526 <_realloc_r+0x20e>
  40564c:	692a      	ldr	r2, [r5, #16]
  40564e:	f8ca 2018 	str.w	r2, [sl, #24]
  405652:	696a      	ldr	r2, [r5, #20]
  405654:	f8ca 201c 	str.w	r2, [sl, #28]
  405658:	3518      	adds	r5, #24
  40565a:	f10a 0220 	add.w	r2, sl, #32
  40565e:	e762      	b.n	405526 <_realloc_r+0x20e>
  405660:	200009a8 	.word	0x200009a8

00405664 <_sbrk_r>:
  405664:	b538      	push	{r3, r4, r5, lr}
  405666:	4c07      	ldr	r4, [pc, #28]	; (405684 <_sbrk_r+0x20>)
  405668:	2300      	movs	r3, #0
  40566a:	4605      	mov	r5, r0
  40566c:	4608      	mov	r0, r1
  40566e:	6023      	str	r3, [r4, #0]
  405670:	f7fb fd7a 	bl	401168 <_sbrk>
  405674:	1c43      	adds	r3, r0, #1
  405676:	d000      	beq.n	40567a <_sbrk_r+0x16>
  405678:	bd38      	pop	{r3, r4, r5, pc}
  40567a:	6823      	ldr	r3, [r4, #0]
  40567c:	2b00      	cmp	r3, #0
  40567e:	d0fb      	beq.n	405678 <_sbrk_r+0x14>
  405680:	602b      	str	r3, [r5, #0]
  405682:	bd38      	pop	{r3, r4, r5, pc}
  405684:	20000eb8 	.word	0x20000eb8

00405688 <__ssprint_r>:
  405688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40568c:	6893      	ldr	r3, [r2, #8]
  40568e:	b083      	sub	sp, #12
  405690:	4690      	mov	r8, r2
  405692:	2b00      	cmp	r3, #0
  405694:	d070      	beq.n	405778 <__ssprint_r+0xf0>
  405696:	4682      	mov	sl, r0
  405698:	460c      	mov	r4, r1
  40569a:	6817      	ldr	r7, [r2, #0]
  40569c:	688d      	ldr	r5, [r1, #8]
  40569e:	6808      	ldr	r0, [r1, #0]
  4056a0:	e042      	b.n	405728 <__ssprint_r+0xa0>
  4056a2:	89a3      	ldrh	r3, [r4, #12]
  4056a4:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4056a8:	d02e      	beq.n	405708 <__ssprint_r+0x80>
  4056aa:	6965      	ldr	r5, [r4, #20]
  4056ac:	6921      	ldr	r1, [r4, #16]
  4056ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4056b2:	eba0 0b01 	sub.w	fp, r0, r1
  4056b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4056ba:	f10b 0001 	add.w	r0, fp, #1
  4056be:	106d      	asrs	r5, r5, #1
  4056c0:	4430      	add	r0, r6
  4056c2:	42a8      	cmp	r0, r5
  4056c4:	462a      	mov	r2, r5
  4056c6:	bf84      	itt	hi
  4056c8:	4605      	movhi	r5, r0
  4056ca:	462a      	movhi	r2, r5
  4056cc:	055b      	lsls	r3, r3, #21
  4056ce:	d538      	bpl.n	405742 <__ssprint_r+0xba>
  4056d0:	4611      	mov	r1, r2
  4056d2:	4650      	mov	r0, sl
  4056d4:	f7fe ff00 	bl	4044d8 <_malloc_r>
  4056d8:	2800      	cmp	r0, #0
  4056da:	d03c      	beq.n	405756 <__ssprint_r+0xce>
  4056dc:	465a      	mov	r2, fp
  4056de:	6921      	ldr	r1, [r4, #16]
  4056e0:	9001      	str	r0, [sp, #4]
  4056e2:	f7ff fa15 	bl	404b10 <memcpy>
  4056e6:	89a2      	ldrh	r2, [r4, #12]
  4056e8:	9b01      	ldr	r3, [sp, #4]
  4056ea:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4056ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4056f2:	81a2      	strh	r2, [r4, #12]
  4056f4:	eba5 020b 	sub.w	r2, r5, fp
  4056f8:	eb03 000b 	add.w	r0, r3, fp
  4056fc:	6165      	str	r5, [r4, #20]
  4056fe:	6123      	str	r3, [r4, #16]
  405700:	6020      	str	r0, [r4, #0]
  405702:	60a2      	str	r2, [r4, #8]
  405704:	4635      	mov	r5, r6
  405706:	46b3      	mov	fp, r6
  405708:	465a      	mov	r2, fp
  40570a:	4649      	mov	r1, r9
  40570c:	f7ff fa9a 	bl	404c44 <memmove>
  405710:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405714:	68a2      	ldr	r2, [r4, #8]
  405716:	6820      	ldr	r0, [r4, #0]
  405718:	1b55      	subs	r5, r2, r5
  40571a:	4458      	add	r0, fp
  40571c:	1b9e      	subs	r6, r3, r6
  40571e:	60a5      	str	r5, [r4, #8]
  405720:	6020      	str	r0, [r4, #0]
  405722:	f8c8 6008 	str.w	r6, [r8, #8]
  405726:	b33e      	cbz	r6, 405778 <__ssprint_r+0xf0>
  405728:	687e      	ldr	r6, [r7, #4]
  40572a:	463b      	mov	r3, r7
  40572c:	3708      	adds	r7, #8
  40572e:	2e00      	cmp	r6, #0
  405730:	d0fa      	beq.n	405728 <__ssprint_r+0xa0>
  405732:	42ae      	cmp	r6, r5
  405734:	f8d3 9000 	ldr.w	r9, [r3]
  405738:	46ab      	mov	fp, r5
  40573a:	d2b2      	bcs.n	4056a2 <__ssprint_r+0x1a>
  40573c:	4635      	mov	r5, r6
  40573e:	46b3      	mov	fp, r6
  405740:	e7e2      	b.n	405708 <__ssprint_r+0x80>
  405742:	4650      	mov	r0, sl
  405744:	f7ff fde8 	bl	405318 <_realloc_r>
  405748:	4603      	mov	r3, r0
  40574a:	2800      	cmp	r0, #0
  40574c:	d1d2      	bne.n	4056f4 <__ssprint_r+0x6c>
  40574e:	6921      	ldr	r1, [r4, #16]
  405750:	4650      	mov	r0, sl
  405752:	f7fe fdc9 	bl	4042e8 <_free_r>
  405756:	230c      	movs	r3, #12
  405758:	f8ca 3000 	str.w	r3, [sl]
  40575c:	89a3      	ldrh	r3, [r4, #12]
  40575e:	2200      	movs	r2, #0
  405760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405764:	f04f 30ff 	mov.w	r0, #4294967295
  405768:	81a3      	strh	r3, [r4, #12]
  40576a:	f8c8 2008 	str.w	r2, [r8, #8]
  40576e:	f8c8 2004 	str.w	r2, [r8, #4]
  405772:	b003      	add	sp, #12
  405774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405778:	2000      	movs	r0, #0
  40577a:	f8c8 0004 	str.w	r0, [r8, #4]
  40577e:	b003      	add	sp, #12
  405780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405784 <__ascii_wctomb>:
  405784:	b121      	cbz	r1, 405790 <__ascii_wctomb+0xc>
  405786:	2aff      	cmp	r2, #255	; 0xff
  405788:	d804      	bhi.n	405794 <__ascii_wctomb+0x10>
  40578a:	700a      	strb	r2, [r1, #0]
  40578c:	2001      	movs	r0, #1
  40578e:	4770      	bx	lr
  405790:	4608      	mov	r0, r1
  405792:	4770      	bx	lr
  405794:	238a      	movs	r3, #138	; 0x8a
  405796:	6003      	str	r3, [r0, #0]
  405798:	f04f 30ff 	mov.w	r0, #4294967295
  40579c:	4770      	bx	lr
  40579e:	bf00      	nop

004057a0 <__register_exitproc>:
  4057a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4057a4:	4d2c      	ldr	r5, [pc, #176]	; (405858 <__register_exitproc+0xb8>)
  4057a6:	4606      	mov	r6, r0
  4057a8:	6828      	ldr	r0, [r5, #0]
  4057aa:	4698      	mov	r8, r3
  4057ac:	460f      	mov	r7, r1
  4057ae:	4691      	mov	r9, r2
  4057b0:	f7fe fe8e 	bl	4044d0 <__retarget_lock_acquire_recursive>
  4057b4:	4b29      	ldr	r3, [pc, #164]	; (40585c <__register_exitproc+0xbc>)
  4057b6:	681c      	ldr	r4, [r3, #0]
  4057b8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4057bc:	2b00      	cmp	r3, #0
  4057be:	d03e      	beq.n	40583e <__register_exitproc+0x9e>
  4057c0:	685a      	ldr	r2, [r3, #4]
  4057c2:	2a1f      	cmp	r2, #31
  4057c4:	dc1c      	bgt.n	405800 <__register_exitproc+0x60>
  4057c6:	f102 0e01 	add.w	lr, r2, #1
  4057ca:	b176      	cbz	r6, 4057ea <__register_exitproc+0x4a>
  4057cc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4057d0:	2401      	movs	r4, #1
  4057d2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4057d6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4057da:	4094      	lsls	r4, r2
  4057dc:	4320      	orrs	r0, r4
  4057de:	2e02      	cmp	r6, #2
  4057e0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4057e4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4057e8:	d023      	beq.n	405832 <__register_exitproc+0x92>
  4057ea:	3202      	adds	r2, #2
  4057ec:	f8c3 e004 	str.w	lr, [r3, #4]
  4057f0:	6828      	ldr	r0, [r5, #0]
  4057f2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4057f6:	f7fe fe6d 	bl	4044d4 <__retarget_lock_release_recursive>
  4057fa:	2000      	movs	r0, #0
  4057fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405800:	4b17      	ldr	r3, [pc, #92]	; (405860 <__register_exitproc+0xc0>)
  405802:	b30b      	cbz	r3, 405848 <__register_exitproc+0xa8>
  405804:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405808:	f3af 8000 	nop.w
  40580c:	4603      	mov	r3, r0
  40580e:	b1d8      	cbz	r0, 405848 <__register_exitproc+0xa8>
  405810:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405814:	6002      	str	r2, [r0, #0]
  405816:	2100      	movs	r1, #0
  405818:	6041      	str	r1, [r0, #4]
  40581a:	460a      	mov	r2, r1
  40581c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405820:	f04f 0e01 	mov.w	lr, #1
  405824:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405828:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40582c:	2e00      	cmp	r6, #0
  40582e:	d0dc      	beq.n	4057ea <__register_exitproc+0x4a>
  405830:	e7cc      	b.n	4057cc <__register_exitproc+0x2c>
  405832:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405836:	430c      	orrs	r4, r1
  405838:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40583c:	e7d5      	b.n	4057ea <__register_exitproc+0x4a>
  40583e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405842:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405846:	e7bb      	b.n	4057c0 <__register_exitproc+0x20>
  405848:	6828      	ldr	r0, [r5, #0]
  40584a:	f7fe fe43 	bl	4044d4 <__retarget_lock_release_recursive>
  40584e:	f04f 30ff 	mov.w	r0, #4294967295
  405852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405856:	bf00      	nop
  405858:	20000838 	.word	0x20000838
  40585c:	00405d98 	.word	0x00405d98
  405860:	00000000 	.word	0x00000000

00405864 <_calloc_r>:
  405864:	b510      	push	{r4, lr}
  405866:	fb02 f101 	mul.w	r1, r2, r1
  40586a:	f7fe fe35 	bl	4044d8 <_malloc_r>
  40586e:	4604      	mov	r4, r0
  405870:	b1d8      	cbz	r0, 4058aa <_calloc_r+0x46>
  405872:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405876:	f022 0203 	bic.w	r2, r2, #3
  40587a:	3a04      	subs	r2, #4
  40587c:	2a24      	cmp	r2, #36	; 0x24
  40587e:	d818      	bhi.n	4058b2 <_calloc_r+0x4e>
  405880:	2a13      	cmp	r2, #19
  405882:	d914      	bls.n	4058ae <_calloc_r+0x4a>
  405884:	2300      	movs	r3, #0
  405886:	2a1b      	cmp	r2, #27
  405888:	6003      	str	r3, [r0, #0]
  40588a:	6043      	str	r3, [r0, #4]
  40588c:	d916      	bls.n	4058bc <_calloc_r+0x58>
  40588e:	2a24      	cmp	r2, #36	; 0x24
  405890:	6083      	str	r3, [r0, #8]
  405892:	60c3      	str	r3, [r0, #12]
  405894:	bf11      	iteee	ne
  405896:	f100 0210 	addne.w	r2, r0, #16
  40589a:	6103      	streq	r3, [r0, #16]
  40589c:	6143      	streq	r3, [r0, #20]
  40589e:	f100 0218 	addeq.w	r2, r0, #24
  4058a2:	2300      	movs	r3, #0
  4058a4:	6013      	str	r3, [r2, #0]
  4058a6:	6053      	str	r3, [r2, #4]
  4058a8:	6093      	str	r3, [r2, #8]
  4058aa:	4620      	mov	r0, r4
  4058ac:	bd10      	pop	{r4, pc}
  4058ae:	4602      	mov	r2, r0
  4058b0:	e7f7      	b.n	4058a2 <_calloc_r+0x3e>
  4058b2:	2100      	movs	r1, #0
  4058b4:	f7fc f9ca 	bl	401c4c <memset>
  4058b8:	4620      	mov	r0, r4
  4058ba:	bd10      	pop	{r4, pc}
  4058bc:	f100 0208 	add.w	r2, r0, #8
  4058c0:	e7ef      	b.n	4058a2 <_calloc_r+0x3e>
  4058c2:	bf00      	nop

004058c4 <__gedf2>:
  4058c4:	f04f 3cff 	mov.w	ip, #4294967295
  4058c8:	e006      	b.n	4058d8 <__cmpdf2+0x4>
  4058ca:	bf00      	nop

004058cc <__ledf2>:
  4058cc:	f04f 0c01 	mov.w	ip, #1
  4058d0:	e002      	b.n	4058d8 <__cmpdf2+0x4>
  4058d2:	bf00      	nop

004058d4 <__cmpdf2>:
  4058d4:	f04f 0c01 	mov.w	ip, #1
  4058d8:	f84d cd04 	str.w	ip, [sp, #-4]!
  4058dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4058e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4058e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4058e8:	bf18      	it	ne
  4058ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4058ee:	d01b      	beq.n	405928 <__cmpdf2+0x54>
  4058f0:	b001      	add	sp, #4
  4058f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4058f6:	bf0c      	ite	eq
  4058f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4058fc:	ea91 0f03 	teqne	r1, r3
  405900:	bf02      	ittt	eq
  405902:	ea90 0f02 	teqeq	r0, r2
  405906:	2000      	moveq	r0, #0
  405908:	4770      	bxeq	lr
  40590a:	f110 0f00 	cmn.w	r0, #0
  40590e:	ea91 0f03 	teq	r1, r3
  405912:	bf58      	it	pl
  405914:	4299      	cmppl	r1, r3
  405916:	bf08      	it	eq
  405918:	4290      	cmpeq	r0, r2
  40591a:	bf2c      	ite	cs
  40591c:	17d8      	asrcs	r0, r3, #31
  40591e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405922:	f040 0001 	orr.w	r0, r0, #1
  405926:	4770      	bx	lr
  405928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40592c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405930:	d102      	bne.n	405938 <__cmpdf2+0x64>
  405932:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405936:	d107      	bne.n	405948 <__cmpdf2+0x74>
  405938:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40593c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405940:	d1d6      	bne.n	4058f0 <__cmpdf2+0x1c>
  405942:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405946:	d0d3      	beq.n	4058f0 <__cmpdf2+0x1c>
  405948:	f85d 0b04 	ldr.w	r0, [sp], #4
  40594c:	4770      	bx	lr
  40594e:	bf00      	nop

00405950 <__aeabi_cdrcmple>:
  405950:	4684      	mov	ip, r0
  405952:	4610      	mov	r0, r2
  405954:	4662      	mov	r2, ip
  405956:	468c      	mov	ip, r1
  405958:	4619      	mov	r1, r3
  40595a:	4663      	mov	r3, ip
  40595c:	e000      	b.n	405960 <__aeabi_cdcmpeq>
  40595e:	bf00      	nop

00405960 <__aeabi_cdcmpeq>:
  405960:	b501      	push	{r0, lr}
  405962:	f7ff ffb7 	bl	4058d4 <__cmpdf2>
  405966:	2800      	cmp	r0, #0
  405968:	bf48      	it	mi
  40596a:	f110 0f00 	cmnmi.w	r0, #0
  40596e:	bd01      	pop	{r0, pc}

00405970 <__aeabi_dcmpeq>:
  405970:	f84d ed08 	str.w	lr, [sp, #-8]!
  405974:	f7ff fff4 	bl	405960 <__aeabi_cdcmpeq>
  405978:	bf0c      	ite	eq
  40597a:	2001      	moveq	r0, #1
  40597c:	2000      	movne	r0, #0
  40597e:	f85d fb08 	ldr.w	pc, [sp], #8
  405982:	bf00      	nop

00405984 <__aeabi_dcmplt>:
  405984:	f84d ed08 	str.w	lr, [sp, #-8]!
  405988:	f7ff ffea 	bl	405960 <__aeabi_cdcmpeq>
  40598c:	bf34      	ite	cc
  40598e:	2001      	movcc	r0, #1
  405990:	2000      	movcs	r0, #0
  405992:	f85d fb08 	ldr.w	pc, [sp], #8
  405996:	bf00      	nop

00405998 <__aeabi_dcmple>:
  405998:	f84d ed08 	str.w	lr, [sp, #-8]!
  40599c:	f7ff ffe0 	bl	405960 <__aeabi_cdcmpeq>
  4059a0:	bf94      	ite	ls
  4059a2:	2001      	movls	r0, #1
  4059a4:	2000      	movhi	r0, #0
  4059a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4059aa:	bf00      	nop

004059ac <__aeabi_dcmpge>:
  4059ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059b0:	f7ff ffce 	bl	405950 <__aeabi_cdrcmple>
  4059b4:	bf94      	ite	ls
  4059b6:	2001      	movls	r0, #1
  4059b8:	2000      	movhi	r0, #0
  4059ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4059be:	bf00      	nop

004059c0 <__aeabi_dcmpgt>:
  4059c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059c4:	f7ff ffc4 	bl	405950 <__aeabi_cdrcmple>
  4059c8:	bf34      	ite	cc
  4059ca:	2001      	movcc	r0, #1
  4059cc:	2000      	movcs	r0, #0
  4059ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4059d2:	bf00      	nop

004059d4 <__aeabi_dcmpun>:
  4059d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4059d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4059dc:	d102      	bne.n	4059e4 <__aeabi_dcmpun+0x10>
  4059de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4059e2:	d10a      	bne.n	4059fa <__aeabi_dcmpun+0x26>
  4059e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4059e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4059ec:	d102      	bne.n	4059f4 <__aeabi_dcmpun+0x20>
  4059ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4059f2:	d102      	bne.n	4059fa <__aeabi_dcmpun+0x26>
  4059f4:	f04f 0000 	mov.w	r0, #0
  4059f8:	4770      	bx	lr
  4059fa:	f04f 0001 	mov.w	r0, #1
  4059fe:	4770      	bx	lr

00405a00 <__aeabi_d2iz>:
  405a00:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405a04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405a08:	d215      	bcs.n	405a36 <__aeabi_d2iz+0x36>
  405a0a:	d511      	bpl.n	405a30 <__aeabi_d2iz+0x30>
  405a0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405a10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405a14:	d912      	bls.n	405a3c <__aeabi_d2iz+0x3c>
  405a16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405a1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405a1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405a22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405a26:	fa23 f002 	lsr.w	r0, r3, r2
  405a2a:	bf18      	it	ne
  405a2c:	4240      	negne	r0, r0
  405a2e:	4770      	bx	lr
  405a30:	f04f 0000 	mov.w	r0, #0
  405a34:	4770      	bx	lr
  405a36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405a3a:	d105      	bne.n	405a48 <__aeabi_d2iz+0x48>
  405a3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405a40:	bf08      	it	eq
  405a42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405a46:	4770      	bx	lr
  405a48:	f04f 0000 	mov.w	r0, #0
  405a4c:	4770      	bx	lr
  405a4e:	bf00      	nop

00405a50 <__aeabi_uldivmod>:
  405a50:	b953      	cbnz	r3, 405a68 <__aeabi_uldivmod+0x18>
  405a52:	b94a      	cbnz	r2, 405a68 <__aeabi_uldivmod+0x18>
  405a54:	2900      	cmp	r1, #0
  405a56:	bf08      	it	eq
  405a58:	2800      	cmpeq	r0, #0
  405a5a:	bf1c      	itt	ne
  405a5c:	f04f 31ff 	movne.w	r1, #4294967295
  405a60:	f04f 30ff 	movne.w	r0, #4294967295
  405a64:	f000 b97a 	b.w	405d5c <__aeabi_idiv0>
  405a68:	f1ad 0c08 	sub.w	ip, sp, #8
  405a6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405a70:	f000 f806 	bl	405a80 <__udivmoddi4>
  405a74:	f8dd e004 	ldr.w	lr, [sp, #4]
  405a78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405a7c:	b004      	add	sp, #16
  405a7e:	4770      	bx	lr

00405a80 <__udivmoddi4>:
  405a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405a84:	468c      	mov	ip, r1
  405a86:	460d      	mov	r5, r1
  405a88:	4604      	mov	r4, r0
  405a8a:	9e08      	ldr	r6, [sp, #32]
  405a8c:	2b00      	cmp	r3, #0
  405a8e:	d151      	bne.n	405b34 <__udivmoddi4+0xb4>
  405a90:	428a      	cmp	r2, r1
  405a92:	4617      	mov	r7, r2
  405a94:	d96d      	bls.n	405b72 <__udivmoddi4+0xf2>
  405a96:	fab2 fe82 	clz	lr, r2
  405a9a:	f1be 0f00 	cmp.w	lr, #0
  405a9e:	d00b      	beq.n	405ab8 <__udivmoddi4+0x38>
  405aa0:	f1ce 0c20 	rsb	ip, lr, #32
  405aa4:	fa01 f50e 	lsl.w	r5, r1, lr
  405aa8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405aac:	fa02 f70e 	lsl.w	r7, r2, lr
  405ab0:	ea4c 0c05 	orr.w	ip, ip, r5
  405ab4:	fa00 f40e 	lsl.w	r4, r0, lr
  405ab8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405abc:	0c25      	lsrs	r5, r4, #16
  405abe:	fbbc f8fa 	udiv	r8, ip, sl
  405ac2:	fa1f f987 	uxth.w	r9, r7
  405ac6:	fb0a cc18 	mls	ip, sl, r8, ip
  405aca:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405ace:	fb08 f309 	mul.w	r3, r8, r9
  405ad2:	42ab      	cmp	r3, r5
  405ad4:	d90a      	bls.n	405aec <__udivmoddi4+0x6c>
  405ad6:	19ed      	adds	r5, r5, r7
  405ad8:	f108 32ff 	add.w	r2, r8, #4294967295
  405adc:	f080 8123 	bcs.w	405d26 <__udivmoddi4+0x2a6>
  405ae0:	42ab      	cmp	r3, r5
  405ae2:	f240 8120 	bls.w	405d26 <__udivmoddi4+0x2a6>
  405ae6:	f1a8 0802 	sub.w	r8, r8, #2
  405aea:	443d      	add	r5, r7
  405aec:	1aed      	subs	r5, r5, r3
  405aee:	b2a4      	uxth	r4, r4
  405af0:	fbb5 f0fa 	udiv	r0, r5, sl
  405af4:	fb0a 5510 	mls	r5, sl, r0, r5
  405af8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405afc:	fb00 f909 	mul.w	r9, r0, r9
  405b00:	45a1      	cmp	r9, r4
  405b02:	d909      	bls.n	405b18 <__udivmoddi4+0x98>
  405b04:	19e4      	adds	r4, r4, r7
  405b06:	f100 33ff 	add.w	r3, r0, #4294967295
  405b0a:	f080 810a 	bcs.w	405d22 <__udivmoddi4+0x2a2>
  405b0e:	45a1      	cmp	r9, r4
  405b10:	f240 8107 	bls.w	405d22 <__udivmoddi4+0x2a2>
  405b14:	3802      	subs	r0, #2
  405b16:	443c      	add	r4, r7
  405b18:	eba4 0409 	sub.w	r4, r4, r9
  405b1c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405b20:	2100      	movs	r1, #0
  405b22:	2e00      	cmp	r6, #0
  405b24:	d061      	beq.n	405bea <__udivmoddi4+0x16a>
  405b26:	fa24 f40e 	lsr.w	r4, r4, lr
  405b2a:	2300      	movs	r3, #0
  405b2c:	6034      	str	r4, [r6, #0]
  405b2e:	6073      	str	r3, [r6, #4]
  405b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405b34:	428b      	cmp	r3, r1
  405b36:	d907      	bls.n	405b48 <__udivmoddi4+0xc8>
  405b38:	2e00      	cmp	r6, #0
  405b3a:	d054      	beq.n	405be6 <__udivmoddi4+0x166>
  405b3c:	2100      	movs	r1, #0
  405b3e:	e886 0021 	stmia.w	r6, {r0, r5}
  405b42:	4608      	mov	r0, r1
  405b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405b48:	fab3 f183 	clz	r1, r3
  405b4c:	2900      	cmp	r1, #0
  405b4e:	f040 808e 	bne.w	405c6e <__udivmoddi4+0x1ee>
  405b52:	42ab      	cmp	r3, r5
  405b54:	d302      	bcc.n	405b5c <__udivmoddi4+0xdc>
  405b56:	4282      	cmp	r2, r0
  405b58:	f200 80fa 	bhi.w	405d50 <__udivmoddi4+0x2d0>
  405b5c:	1a84      	subs	r4, r0, r2
  405b5e:	eb65 0503 	sbc.w	r5, r5, r3
  405b62:	2001      	movs	r0, #1
  405b64:	46ac      	mov	ip, r5
  405b66:	2e00      	cmp	r6, #0
  405b68:	d03f      	beq.n	405bea <__udivmoddi4+0x16a>
  405b6a:	e886 1010 	stmia.w	r6, {r4, ip}
  405b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405b72:	b912      	cbnz	r2, 405b7a <__udivmoddi4+0xfa>
  405b74:	2701      	movs	r7, #1
  405b76:	fbb7 f7f2 	udiv	r7, r7, r2
  405b7a:	fab7 fe87 	clz	lr, r7
  405b7e:	f1be 0f00 	cmp.w	lr, #0
  405b82:	d134      	bne.n	405bee <__udivmoddi4+0x16e>
  405b84:	1beb      	subs	r3, r5, r7
  405b86:	0c3a      	lsrs	r2, r7, #16
  405b88:	fa1f fc87 	uxth.w	ip, r7
  405b8c:	2101      	movs	r1, #1
  405b8e:	fbb3 f8f2 	udiv	r8, r3, r2
  405b92:	0c25      	lsrs	r5, r4, #16
  405b94:	fb02 3318 	mls	r3, r2, r8, r3
  405b98:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405b9c:	fb0c f308 	mul.w	r3, ip, r8
  405ba0:	42ab      	cmp	r3, r5
  405ba2:	d907      	bls.n	405bb4 <__udivmoddi4+0x134>
  405ba4:	19ed      	adds	r5, r5, r7
  405ba6:	f108 30ff 	add.w	r0, r8, #4294967295
  405baa:	d202      	bcs.n	405bb2 <__udivmoddi4+0x132>
  405bac:	42ab      	cmp	r3, r5
  405bae:	f200 80d1 	bhi.w	405d54 <__udivmoddi4+0x2d4>
  405bb2:	4680      	mov	r8, r0
  405bb4:	1aed      	subs	r5, r5, r3
  405bb6:	b2a3      	uxth	r3, r4
  405bb8:	fbb5 f0f2 	udiv	r0, r5, r2
  405bbc:	fb02 5510 	mls	r5, r2, r0, r5
  405bc0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405bc4:	fb0c fc00 	mul.w	ip, ip, r0
  405bc8:	45a4      	cmp	ip, r4
  405bca:	d907      	bls.n	405bdc <__udivmoddi4+0x15c>
  405bcc:	19e4      	adds	r4, r4, r7
  405bce:	f100 33ff 	add.w	r3, r0, #4294967295
  405bd2:	d202      	bcs.n	405bda <__udivmoddi4+0x15a>
  405bd4:	45a4      	cmp	ip, r4
  405bd6:	f200 80b8 	bhi.w	405d4a <__udivmoddi4+0x2ca>
  405bda:	4618      	mov	r0, r3
  405bdc:	eba4 040c 	sub.w	r4, r4, ip
  405be0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405be4:	e79d      	b.n	405b22 <__udivmoddi4+0xa2>
  405be6:	4631      	mov	r1, r6
  405be8:	4630      	mov	r0, r6
  405bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405bee:	f1ce 0420 	rsb	r4, lr, #32
  405bf2:	fa05 f30e 	lsl.w	r3, r5, lr
  405bf6:	fa07 f70e 	lsl.w	r7, r7, lr
  405bfa:	fa20 f804 	lsr.w	r8, r0, r4
  405bfe:	0c3a      	lsrs	r2, r7, #16
  405c00:	fa25 f404 	lsr.w	r4, r5, r4
  405c04:	ea48 0803 	orr.w	r8, r8, r3
  405c08:	fbb4 f1f2 	udiv	r1, r4, r2
  405c0c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405c10:	fb02 4411 	mls	r4, r2, r1, r4
  405c14:	fa1f fc87 	uxth.w	ip, r7
  405c18:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405c1c:	fb01 f30c 	mul.w	r3, r1, ip
  405c20:	42ab      	cmp	r3, r5
  405c22:	fa00 f40e 	lsl.w	r4, r0, lr
  405c26:	d909      	bls.n	405c3c <__udivmoddi4+0x1bc>
  405c28:	19ed      	adds	r5, r5, r7
  405c2a:	f101 30ff 	add.w	r0, r1, #4294967295
  405c2e:	f080 808a 	bcs.w	405d46 <__udivmoddi4+0x2c6>
  405c32:	42ab      	cmp	r3, r5
  405c34:	f240 8087 	bls.w	405d46 <__udivmoddi4+0x2c6>
  405c38:	3902      	subs	r1, #2
  405c3a:	443d      	add	r5, r7
  405c3c:	1aeb      	subs	r3, r5, r3
  405c3e:	fa1f f588 	uxth.w	r5, r8
  405c42:	fbb3 f0f2 	udiv	r0, r3, r2
  405c46:	fb02 3310 	mls	r3, r2, r0, r3
  405c4a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405c4e:	fb00 f30c 	mul.w	r3, r0, ip
  405c52:	42ab      	cmp	r3, r5
  405c54:	d907      	bls.n	405c66 <__udivmoddi4+0x1e6>
  405c56:	19ed      	adds	r5, r5, r7
  405c58:	f100 38ff 	add.w	r8, r0, #4294967295
  405c5c:	d26f      	bcs.n	405d3e <__udivmoddi4+0x2be>
  405c5e:	42ab      	cmp	r3, r5
  405c60:	d96d      	bls.n	405d3e <__udivmoddi4+0x2be>
  405c62:	3802      	subs	r0, #2
  405c64:	443d      	add	r5, r7
  405c66:	1aeb      	subs	r3, r5, r3
  405c68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405c6c:	e78f      	b.n	405b8e <__udivmoddi4+0x10e>
  405c6e:	f1c1 0720 	rsb	r7, r1, #32
  405c72:	fa22 f807 	lsr.w	r8, r2, r7
  405c76:	408b      	lsls	r3, r1
  405c78:	fa05 f401 	lsl.w	r4, r5, r1
  405c7c:	ea48 0303 	orr.w	r3, r8, r3
  405c80:	fa20 fe07 	lsr.w	lr, r0, r7
  405c84:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405c88:	40fd      	lsrs	r5, r7
  405c8a:	ea4e 0e04 	orr.w	lr, lr, r4
  405c8e:	fbb5 f9fc 	udiv	r9, r5, ip
  405c92:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405c96:	fb0c 5519 	mls	r5, ip, r9, r5
  405c9a:	fa1f f883 	uxth.w	r8, r3
  405c9e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405ca2:	fb09 f408 	mul.w	r4, r9, r8
  405ca6:	42ac      	cmp	r4, r5
  405ca8:	fa02 f201 	lsl.w	r2, r2, r1
  405cac:	fa00 fa01 	lsl.w	sl, r0, r1
  405cb0:	d908      	bls.n	405cc4 <__udivmoddi4+0x244>
  405cb2:	18ed      	adds	r5, r5, r3
  405cb4:	f109 30ff 	add.w	r0, r9, #4294967295
  405cb8:	d243      	bcs.n	405d42 <__udivmoddi4+0x2c2>
  405cba:	42ac      	cmp	r4, r5
  405cbc:	d941      	bls.n	405d42 <__udivmoddi4+0x2c2>
  405cbe:	f1a9 0902 	sub.w	r9, r9, #2
  405cc2:	441d      	add	r5, r3
  405cc4:	1b2d      	subs	r5, r5, r4
  405cc6:	fa1f fe8e 	uxth.w	lr, lr
  405cca:	fbb5 f0fc 	udiv	r0, r5, ip
  405cce:	fb0c 5510 	mls	r5, ip, r0, r5
  405cd2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405cd6:	fb00 f808 	mul.w	r8, r0, r8
  405cda:	45a0      	cmp	r8, r4
  405cdc:	d907      	bls.n	405cee <__udivmoddi4+0x26e>
  405cde:	18e4      	adds	r4, r4, r3
  405ce0:	f100 35ff 	add.w	r5, r0, #4294967295
  405ce4:	d229      	bcs.n	405d3a <__udivmoddi4+0x2ba>
  405ce6:	45a0      	cmp	r8, r4
  405ce8:	d927      	bls.n	405d3a <__udivmoddi4+0x2ba>
  405cea:	3802      	subs	r0, #2
  405cec:	441c      	add	r4, r3
  405cee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405cf2:	eba4 0408 	sub.w	r4, r4, r8
  405cf6:	fba0 8902 	umull	r8, r9, r0, r2
  405cfa:	454c      	cmp	r4, r9
  405cfc:	46c6      	mov	lr, r8
  405cfe:	464d      	mov	r5, r9
  405d00:	d315      	bcc.n	405d2e <__udivmoddi4+0x2ae>
  405d02:	d012      	beq.n	405d2a <__udivmoddi4+0x2aa>
  405d04:	b156      	cbz	r6, 405d1c <__udivmoddi4+0x29c>
  405d06:	ebba 030e 	subs.w	r3, sl, lr
  405d0a:	eb64 0405 	sbc.w	r4, r4, r5
  405d0e:	fa04 f707 	lsl.w	r7, r4, r7
  405d12:	40cb      	lsrs	r3, r1
  405d14:	431f      	orrs	r7, r3
  405d16:	40cc      	lsrs	r4, r1
  405d18:	6037      	str	r7, [r6, #0]
  405d1a:	6074      	str	r4, [r6, #4]
  405d1c:	2100      	movs	r1, #0
  405d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d22:	4618      	mov	r0, r3
  405d24:	e6f8      	b.n	405b18 <__udivmoddi4+0x98>
  405d26:	4690      	mov	r8, r2
  405d28:	e6e0      	b.n	405aec <__udivmoddi4+0x6c>
  405d2a:	45c2      	cmp	sl, r8
  405d2c:	d2ea      	bcs.n	405d04 <__udivmoddi4+0x284>
  405d2e:	ebb8 0e02 	subs.w	lr, r8, r2
  405d32:	eb69 0503 	sbc.w	r5, r9, r3
  405d36:	3801      	subs	r0, #1
  405d38:	e7e4      	b.n	405d04 <__udivmoddi4+0x284>
  405d3a:	4628      	mov	r0, r5
  405d3c:	e7d7      	b.n	405cee <__udivmoddi4+0x26e>
  405d3e:	4640      	mov	r0, r8
  405d40:	e791      	b.n	405c66 <__udivmoddi4+0x1e6>
  405d42:	4681      	mov	r9, r0
  405d44:	e7be      	b.n	405cc4 <__udivmoddi4+0x244>
  405d46:	4601      	mov	r1, r0
  405d48:	e778      	b.n	405c3c <__udivmoddi4+0x1bc>
  405d4a:	3802      	subs	r0, #2
  405d4c:	443c      	add	r4, r7
  405d4e:	e745      	b.n	405bdc <__udivmoddi4+0x15c>
  405d50:	4608      	mov	r0, r1
  405d52:	e708      	b.n	405b66 <__udivmoddi4+0xe6>
  405d54:	f1a8 0802 	sub.w	r8, r8, #2
  405d58:	443d      	add	r5, r7
  405d5a:	e72b      	b.n	405bb4 <__udivmoddi4+0x134>

00405d5c <__aeabi_idiv0>:
  405d5c:	4770      	bx	lr
  405d5e:	bf00      	nop
  405d60:	64333025 	.word	0x64333025
  405d64:	00000000 	.word	0x00000000
  405d68:	78612d58 	.word	0x78612d58
  405d6c:	203a7369 	.word	0x203a7369
  405d70:	00000000 	.word	0x00000000
  405d74:	63612d58 	.word	0x63612d58
  405d78:	3a6c6563 	.word	0x3a6c6563
  405d7c:	00000020 	.word	0x00000020
  405d80:	63612d59 	.word	0x63612d59
  405d84:	3a6c6563 	.word	0x3a6c6563
  405d88:	00000020 	.word	0x00000020
  405d8c:	63612d5a 	.word	0x63612d5a
  405d90:	3a6c6563 	.word	0x3a6c6563
  405d94:	00000020 	.word	0x00000020

00405d98 <_global_impure_ptr>:
  405d98:	20000410 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  405da8:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  405db8:	46454443 00000000 33323130 37363534     CDEF....01234567
  405dc8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405dd8:	0000296c 00000030                       l)..0...

00405de0 <blanks.7223>:
  405de0:	20202020 20202020 20202020 20202020                     

00405df0 <zeroes.7224>:
  405df0:	30303030 30303030 30303030 30303030     0000000000000000
  405e00:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  405e10:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00405e20 <__mprec_bigtens>:
  405e20:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405e30:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405e40:	7f73bf3c 75154fdd                       <.s..O.u

00405e48 <__mprec_tens>:
  405e48:	00000000 3ff00000 00000000 40240000     .......?......$@
  405e58:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405e68:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405e78:	00000000 412e8480 00000000 416312d0     .......A......cA
  405e88:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405e98:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  405ea8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405eb8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405ec8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405ed8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405ee8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405ef8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405f08:	79d99db4 44ea7843                       ...yCx.D

00405f10 <p05.6055>:
  405f10:	00000005 00000019 0000007d              ........}...

00405f1c <_ctype_>:
  405f1c:	20202000 20202020 28282020 20282828     .         ((((( 
  405f2c:	20202020 20202020 20202020 20202020                     
  405f3c:	10108820 10101010 10101010 10101010      ...............
  405f4c:	04040410 04040404 10040404 10101010     ................
  405f5c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405f6c:	01010101 01010101 01010101 10101010     ................
  405f7c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405f8c:	02020202 02020202 02020202 10101010     ................
  405f9c:	00000020 00000000 00000000 00000000      ...............
	...

00406020 <_init>:
  406020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406022:	bf00      	nop
  406024:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406026:	bc08      	pop	{r3}
  406028:	469e      	mov	lr, r3
  40602a:	4770      	bx	lr

0040602c <__init_array_start>:
  40602c:	00403279 	.word	0x00403279

00406030 <__frame_dummy_init_array_entry>:
  406030:	004000f1                                ..@.

00406034 <_fini>:
  406034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406036:	bf00      	nop
  406038:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40603a:	bc08      	pop	{r3}
  40603c:	469e      	mov	lr, r3
  40603e:	4770      	bx	lr

00406040 <__fini_array_start>:
  406040:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <Font08px_123>:
2000000c:	1003 826c                                   ..l.

20000010 <Font08px_124>:
20000010:	fe01 0000                                   ....

20000014 <Font08px_125>:
20000014:	8203 106c                                   ..l.

20000018 <Font08px_126>:
20000018:	1005 1008 1020 0000                         .... ...

20000020 <Font08px_32>:
20000020:	0002 0000                                   ....

20000024 <Font08px_33>:
20000024:	be01 0000                                   ....

20000028 <Font08px_34>:
20000028:	0603 0600                                   ....

2000002c <Font08px_35>:
2000002c:	2805 28fe 28fe 0000                         .(.(.(..

20000034 <Font08px_36>:
20000034:	4805 fe54 2454 0000                         .HT.T$..

2000003c <Font08px_37>:
2000003c:	4605 1026 c4c8 0000                         .F&.....

20000044 <Font08px_38>:
20000044:	6c05 ac92 a040 0000                         .l..@...

2000004c <Font08px_39>:
2000004c:	0601 0000                                   ....

20000050 <Font08px_40>:
20000050:	3803 8244                                   .8D.

20000054 <Font08px_41>:
20000054:	8203 3844                                   ..D8

20000058 <Font08px_42>:
20000058:	2803 2810                                   .(.(

2000005c <Font08px_43>:
2000005c:	1003 1038                                   ..8.

20000060 <Font08px_44>:
20000060:	c001 0000                                   ....

20000064 <Font08px_45>:
20000064:	1003 1010                                   ....

20000068 <Font08px_46>:
20000068:	8001 0000                                   ....

2000006c <Font08px_47>:
2000006c:	c003 0638                                   ..8.

20000070 <Font08px_58>:
20000070:	4401 0000                                   .D..

20000074 <Font08px_59>:
20000074:	c401 0000                                   ....

20000078 <Font08px_60>:
20000078:	1004 4428 0082 0000                         ..(D....

20000080 <Font08px_61>:
20000080:	2804 2828 0028 0000                         .((((...

20000088 <Font08px_62>:
20000088:	8204 2844 0010 0000                         ..D(....

20000090 <Font08px_63>:
20000090:	0405 a202 0c12 0000                         ........

20000098 <Font08px_64>:
20000098:	3808 9244 aaaa 24ba 0018 0000               .8D....$....

200000a4 <Font08px_91>:
200000a4:	fe03 8282                                   ....

200000a8 <Font08px_92>:
200000a8:	0603 c038                                   ..8.

200000ac <Font08px_93>:
200000ac:	8203 fe82                                   ....

200000b0 <Font08px_94>:
200000b0:	0403 0402                                   ....

200000b4 <Font08px_95>:
200000b4:	8003 8080                                   ....

200000b8 <Font08px_96>:
200000b8:	0202 0004                                   ....

200000bc <Font08px_N0>:
200000bc:	7c05 92a2 7c8a 0000                         .|...|..

200000c4 <Font08px_N1>:
200000c4:	0005 fe84 0080 0000                         ........

200000cc <Font08px_N2>:
200000cc:	8405 a2c2 8c92 0000                         ........

200000d4 <Font08px_N3>:
200000d4:	4405 9282 6c92 0000                         .D...l..

200000dc <Font08px_N4>:
200000dc:	3005 2428 20fe 0000                         .0($. ..

200000e4 <Font08px_N5>:
200000e4:	5e05 8a8a 728a 0000                         .^...r..

200000ec <Font08px_N6>:
200000ec:	7c05 9292 6492 0000                         .|...d..

200000f4 <Font08px_N7>:
200000f4:	0205 f202 060a 0000                         ........

200000fc <Font08px_N8>:
200000fc:	6c05 9292 6c92 0000                         .l...l..

20000104 <Font08px_N9>:
20000104:	4c05 9292 7c92 0000                         .L...|..

2000010c <Font08px_UA>:
2000010c:	f805 1214 f814 0000                         ........

20000114 <Font08px_UB>:
20000114:	fe04 9292 006c 0000                         ....l...

2000011c <Font08px_UC>:
2000011c:	7c04 8282 0044 0000                         .|..D...

20000124 <Font08px_UD>:
20000124:	fe04 8282 007c 0000                         ....|...

2000012c <Font08px_UE>:
2000012c:	fe04 9292 0082 0000                         ........

20000134 <Font08px_UF>:
20000134:	fe04 1212 0002 0000                         ........

2000013c <Font08px_UG>:
2000013c:	7c05 9282 f492 0000                         .|......

20000144 <Font08px_UH>:
20000144:	fe04 1010 00fe 0000                         ........

2000014c <Font08px_UI>:
2000014c:	8203 82fe                                   ....

20000150 <Font08px_UJ>:
20000150:	4004 8080 007e 0000                         .@..~...

20000158 <Font08px_UK>:
20000158:	fe05 2810 8244 0000                         ...(D...

20000160 <Font08px_UL>:
20000160:	fe04 8080 0080 0000                         ........

20000168 <Font08px_UM>:
20000168:	fe05 0804 fe04 0000                         ........

20000170 <Font08px_UN>:
20000170:	fe05 1804 fe60 0000                         ....`...

20000178 <Font08px_UO>:
20000178:	7c04 8282 007c 0000                         .|..|...

20000180 <Font08px_UP>:
20000180:	fe04 1212 000c 0000                         ........

20000188 <Font08px_UQ>:
20000188:	7c05 a282 bc42 0000                         .|..B...

20000190 <Font08px_UR>:
20000190:	fe04 3212 00cc 0000                         ...2....

20000198 <Font08px_US>:
20000198:	4c04 9292 0064 0000                         .L..d...

200001a0 <Font08px_UT>:
200001a0:	0205 fe02 0202 0000                         ........

200001a8 <Font08px_UU>:
200001a8:	7e04 8080 007e 0000                         .~..~...

200001b0 <Font08px_UV>:
200001b0:	0e05 c030 0e30 0000                         ..0.0...

200001b8 <Font08px_UW>:
200001b8:	3e05 38c0 3ec0 0000                         .>.8.>..

200001c0 <Font08px_UX>:
200001c0:	c605 1028 c628 0000                         ..(.(...

200001c8 <Font08px_UY>:
200001c8:	0605 f008 0608 0000                         ........

200001d0 <Font08px_UZ>:
200001d0:	c205 92a2 868a 0000                         ........

200001d8 <Font08px_la>:
200001d8:	7004 8888 00f8 0000                         .p......

200001e0 <Font08px_lb>:
200001e0:	fe04 8888 0070 0000                         ....p...

200001e8 <Font08px_lc>:
200001e8:	7004 8888 0088 0000                         .p......

200001f0 <Font08px_ld>:
200001f0:	7004 8888 00fe 0000                         .p......

200001f8 <Font08px_le>:
200001f8:	7004 a8a8 0030 0000                         .p..0...

20000200 <Font08px_lf>:
20000200:	fc03 0212                                   ....

20000204 <Font08px_lg>:
20000204:	1004 a8a8 0078 0000                         ....x...

2000020c <Font08px_lh>:
2000020c:	fe04 0810 00f0 0000                         ........

20000214 <Font08px_li>:
20000214:	fa01 0000                                   ....

20000218 <Font08px_lj>:
20000218:	8002 007a                                   ..z.

2000021c <Font08px_lk>:
2000021c:	fe04 5020 0088 0000                         .. P....

20000224 <Font08px_ll>:
20000224:	fe01 0000                                   ....

20000228 <Font08px_lm>:
20000228:	f805 f008 f008 0000                         ........

20000230 <Font08px_ln>:
20000230:	f804 0810 00f0 0000                         ........

20000238 <Font08px_lo>:
20000238:	7004 8888 0070 0000                         .p..p...

20000240 <Font08px_lp>:
20000240:	f804 2828 0010 0000                         ..((....

20000248 <Font08px_lq>:
20000248:	1004 2828 00f8 0000                         ..((....

20000250 <Font08px_lr>:
20000250:	f803 0810                                   ....

20000254 <Font08px_ls>:
20000254:	9004 a8a8 0048 0000                         ....H...

2000025c <Font08px_lt>:
2000025c:	0803 887c                                   ..|.

20000260 <Font08px_lu>:
20000260:	7804 8080 00f8 0000                         .x......

20000268 <Font08px_lv>:
20000268:	1805 8060 1860 0000                         ..`.`...

20000270 <Font08px_lw>:
20000270:	3805 30c0 38c0 0000                         .8.0.8..

20000278 <Font08px_lx>:
20000278:	8805 2050 8850 0000                         ..P P...

20000280 <Font08px_ly>:
20000280:	1804 a0a0 0078 0000                         ....x...

20000288 <Font08px_lz>:
20000288:	c803 98a8                                   ....

2000028c <font_table>:
2000028c:	0020 2000 0024 2000 0028 2000 002c 2000      .. $.. (.. ,.. 
2000029c:	0034 2000 003c 2000 0044 2000 004c 2000     4.. <.. D.. L.. 
200002ac:	0050 2000 0054 2000 0058 2000 005c 2000     P.. T.. X.. \.. 
200002bc:	0060 2000 0064 2000 0068 2000 006c 2000     `.. d.. h.. l.. 
200002cc:	00bc 2000 00c4 2000 00cc 2000 00d4 2000     ... ... ... ... 
200002dc:	00dc 2000 00e4 2000 00ec 2000 00f4 2000     ... ... ... ... 
200002ec:	00fc 2000 0104 2000 0070 2000 0074 2000     ... ... p.. t.. 
200002fc:	0078 2000 0080 2000 0088 2000 0090 2000     x.. ... ... ... 
2000030c:	0098 2000 010c 2000 0114 2000 011c 2000     ... ... ... ... 
2000031c:	0124 2000 012c 2000 0134 2000 013c 2000     $.. ,.. 4.. <.. 
2000032c:	0144 2000 014c 2000 0150 2000 0158 2000     D.. L.. P.. X.. 
2000033c:	0160 2000 0168 2000 0170 2000 0178 2000     `.. h.. p.. x.. 
2000034c:	0180 2000 0188 2000 0190 2000 0198 2000     ... ... ... ... 
2000035c:	01a0 2000 01a8 2000 01b0 2000 01b8 2000     ... ... ... ... 
2000036c:	01c0 2000 01c8 2000 01d0 2000 00a4 2000     ... ... ... ... 
2000037c:	00a8 2000 00ac 2000 00b0 2000 00b4 2000     ... ... ... ... 
2000038c:	00b8 2000 01d8 2000 01e0 2000 01e8 2000     ... ... ... ... 
2000039c:	01f0 2000 01f8 2000 0200 2000 0204 2000     ... ... ... ... 
200003ac:	020c 2000 0214 2000 0218 2000 021c 2000     ... ... ... ... 
200003bc:	0224 2000 0228 2000 0230 2000 0238 2000     $.. (.. 0.. 8.. 
200003cc:	0240 2000 0248 2000 0250 2000 0254 2000     @.. H.. P.. T.. 
200003dc:	025c 2000 0260 2000 0268 2000 0270 2000     \.. `.. h.. p.. 
200003ec:	0278 2000 0280 2000 0288 2000 000c 2000     x.. ... ... ... 
200003fc:	0010 2000 0014 2000 0018 2000               ... ... ... 

20000408 <SystemCoreClock>:
20000408:	0900 003d                                   ..=.

2000040c <_impure_ptr>:
2000040c:	0410 2000                                   ... 

20000410 <impure_data>:
20000410:	0000 0000 06fc 2000 0764 2000 07cc 2000     ....... d.. ... 
	...
200004b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200004c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000838 <__atexit_recursive_mutex>:
20000838:	0e94 2000                                   ... 

2000083c <__global_locale>:
2000083c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000085c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000087c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000089c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000091c:	5785 0040 4a39 0040 0000 0000 5f1c 0040     .W@.9J@......_@.
2000092c:	5e1c 0040 5d70 0040 5d70 0040 5d70 0040     .^@.p]@.p]@.p]@.
2000093c:	5d70 0040 5d70 0040 5d70 0040 5d70 0040     p]@.p]@.p]@.p]@.
2000094c:	5d70 0040 5d70 0040 ffff ffff ffff ffff     p]@.p]@.........
2000095c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000984:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

200009a8 <__malloc_av_>:
	...
200009b0:	09a8 2000 09a8 2000 09b0 2000 09b0 2000     ... ... ... ... 
200009c0:	09b8 2000 09b8 2000 09c0 2000 09c0 2000     ... ... ... ... 
200009d0:	09c8 2000 09c8 2000 09d0 2000 09d0 2000     ... ... ... ... 
200009e0:	09d8 2000 09d8 2000 09e0 2000 09e0 2000     ... ... ... ... 
200009f0:	09e8 2000 09e8 2000 09f0 2000 09f0 2000     ... ... ... ... 
20000a00:	09f8 2000 09f8 2000 0a00 2000 0a00 2000     ... ... ... ... 
20000a10:	0a08 2000 0a08 2000 0a10 2000 0a10 2000     ... ... ... ... 
20000a20:	0a18 2000 0a18 2000 0a20 2000 0a20 2000     ... ...  ..  .. 
20000a30:	0a28 2000 0a28 2000 0a30 2000 0a30 2000     (.. (.. 0.. 0.. 
20000a40:	0a38 2000 0a38 2000 0a40 2000 0a40 2000     8.. 8.. @.. @.. 
20000a50:	0a48 2000 0a48 2000 0a50 2000 0a50 2000     H.. H.. P.. P.. 
20000a60:	0a58 2000 0a58 2000 0a60 2000 0a60 2000     X.. X.. `.. `.. 
20000a70:	0a68 2000 0a68 2000 0a70 2000 0a70 2000     h.. h.. p.. p.. 
20000a80:	0a78 2000 0a78 2000 0a80 2000 0a80 2000     x.. x.. ... ... 
20000a90:	0a88 2000 0a88 2000 0a90 2000 0a90 2000     ... ... ... ... 
20000aa0:	0a98 2000 0a98 2000 0aa0 2000 0aa0 2000     ... ... ... ... 
20000ab0:	0aa8 2000 0aa8 2000 0ab0 2000 0ab0 2000     ... ... ... ... 
20000ac0:	0ab8 2000 0ab8 2000 0ac0 2000 0ac0 2000     ... ... ... ... 
20000ad0:	0ac8 2000 0ac8 2000 0ad0 2000 0ad0 2000     ... ... ... ... 
20000ae0:	0ad8 2000 0ad8 2000 0ae0 2000 0ae0 2000     ... ... ... ... 
20000af0:	0ae8 2000 0ae8 2000 0af0 2000 0af0 2000     ... ... ... ... 
20000b00:	0af8 2000 0af8 2000 0b00 2000 0b00 2000     ... ... ... ... 
20000b10:	0b08 2000 0b08 2000 0b10 2000 0b10 2000     ... ... ... ... 
20000b20:	0b18 2000 0b18 2000 0b20 2000 0b20 2000     ... ...  ..  .. 
20000b30:	0b28 2000 0b28 2000 0b30 2000 0b30 2000     (.. (.. 0.. 0.. 
20000b40:	0b38 2000 0b38 2000 0b40 2000 0b40 2000     8.. 8.. @.. @.. 
20000b50:	0b48 2000 0b48 2000 0b50 2000 0b50 2000     H.. H.. P.. P.. 
20000b60:	0b58 2000 0b58 2000 0b60 2000 0b60 2000     X.. X.. `.. `.. 
20000b70:	0b68 2000 0b68 2000 0b70 2000 0b70 2000     h.. h.. p.. p.. 
20000b80:	0b78 2000 0b78 2000 0b80 2000 0b80 2000     x.. x.. ... ... 
20000b90:	0b88 2000 0b88 2000 0b90 2000 0b90 2000     ... ... ... ... 
20000ba0:	0b98 2000 0b98 2000 0ba0 2000 0ba0 2000     ... ... ... ... 
20000bb0:	0ba8 2000 0ba8 2000 0bb0 2000 0bb0 2000     ... ... ... ... 
20000bc0:	0bb8 2000 0bb8 2000 0bc0 2000 0bc0 2000     ... ... ... ... 
20000bd0:	0bc8 2000 0bc8 2000 0bd0 2000 0bd0 2000     ... ... ... ... 
20000be0:	0bd8 2000 0bd8 2000 0be0 2000 0be0 2000     ... ... ... ... 
20000bf0:	0be8 2000 0be8 2000 0bf0 2000 0bf0 2000     ... ... ... ... 
20000c00:	0bf8 2000 0bf8 2000 0c00 2000 0c00 2000     ... ... ... ... 
20000c10:	0c08 2000 0c08 2000 0c10 2000 0c10 2000     ... ... ... ... 
20000c20:	0c18 2000 0c18 2000 0c20 2000 0c20 2000     ... ...  ..  .. 
20000c30:	0c28 2000 0c28 2000 0c30 2000 0c30 2000     (.. (.. 0.. 0.. 
20000c40:	0c38 2000 0c38 2000 0c40 2000 0c40 2000     8.. 8.. @.. @.. 
20000c50:	0c48 2000 0c48 2000 0c50 2000 0c50 2000     H.. H.. P.. P.. 
20000c60:	0c58 2000 0c58 2000 0c60 2000 0c60 2000     X.. X.. `.. `.. 
20000c70:	0c68 2000 0c68 2000 0c70 2000 0c70 2000     h.. h.. p.. p.. 
20000c80:	0c78 2000 0c78 2000 0c80 2000 0c80 2000     x.. x.. ... ... 
20000c90:	0c88 2000 0c88 2000 0c90 2000 0c90 2000     ... ... ... ... 
20000ca0:	0c98 2000 0c98 2000 0ca0 2000 0ca0 2000     ... ... ... ... 
20000cb0:	0ca8 2000 0ca8 2000 0cb0 2000 0cb0 2000     ... ... ... ... 
20000cc0:	0cb8 2000 0cb8 2000 0cc0 2000 0cc0 2000     ... ... ... ... 
20000cd0:	0cc8 2000 0cc8 2000 0cd0 2000 0cd0 2000     ... ... ... ... 
20000ce0:	0cd8 2000 0cd8 2000 0ce0 2000 0ce0 2000     ... ... ... ... 
20000cf0:	0ce8 2000 0ce8 2000 0cf0 2000 0cf0 2000     ... ... ... ... 
20000d00:	0cf8 2000 0cf8 2000 0d00 2000 0d00 2000     ... ... ... ... 
20000d10:	0d08 2000 0d08 2000 0d10 2000 0d10 2000     ... ... ... ... 
20000d20:	0d18 2000 0d18 2000 0d20 2000 0d20 2000     ... ...  ..  .. 
20000d30:	0d28 2000 0d28 2000 0d30 2000 0d30 2000     (.. (.. 0.. 0.. 
20000d40:	0d38 2000 0d38 2000 0d40 2000 0d40 2000     8.. 8.. @.. @.. 
20000d50:	0d48 2000 0d48 2000 0d50 2000 0d50 2000     H.. H.. P.. P.. 
20000d60:	0d58 2000 0d58 2000 0d60 2000 0d60 2000     X.. X.. `.. `.. 
20000d70:	0d68 2000 0d68 2000 0d70 2000 0d70 2000     h.. h.. p.. p.. 
20000d80:	0d78 2000 0d78 2000 0d80 2000 0d80 2000     x.. x.. ... ... 
20000d90:	0d88 2000 0d88 2000 0d90 2000 0d90 2000     ... ... ... ... 
20000da0:	0d98 2000 0d98 2000 0da0 2000 0da0 2000     ... ... ... ... 

20000db0 <__malloc_sbrk_base>:
20000db0:	ffff ffff                                   ....

20000db4 <__malloc_trim_threshold>:
20000db4:	0000 0002                                   ....
