✔ [2/98] Built LeanRV64D.Sail.IntRange
✔ [3/98] Built LeanRV64D.Sail.BitVec
✔ [4/98] Built LeanRV64D.Sail.Sail
✔ [5/98] Built LeanRV64D.Defs
✔ [6/98] Built LeanRV64D.FakeReal
✔ [7/98] Built LeanRV64D.RiscvExtras
✔ [8/98] Built LeanRV64D.Specialization
✔ [9/98] Built LeanRV64D.RiscvStepExt
✔ [10/98] Built LeanRV64D.Flow
✔ [11/98] Built LeanRV64D.Common
✔ [12/98] Built LeanRV64D.Mapping
✔ [13/98] Built LeanRV64D.DecBits
✔ [14/98] Built LeanRV64D.RiscvErrors
✔ [15/98] Built LeanRV64D.RiscvXlen
✔ [16/98] Built LeanRV64D.RiscvTypesExt
✔ [17/98] Built LeanRV64D.RiscvFlen
✔ [18/98] Built LeanRV64D.RiscvVlen
✔ [19/98] Built LeanRV64D.RiscvExtRegs
✔ [20/98] Built LeanRV64D.Arith
✔ [21/98] Built LeanRV64D.PreludeMemAddrtype
✔ [22/98] Built LeanRV64D.RiscvVmemTypes
✔ [23/98] Built LeanRV64D.PreludeMemMetadata
✔ [24/98] Built LeanRV64D.ReadWriteV1
✔ [25/98] Built LeanRV64D.RiscvInstRetire
✔ [26/98] Built LeanRV64D.RiscvInstsMext
✔ [27/98] Built LeanRV64D.RiscvInstsVextFp
✔ [28/98] Built LeanRV64D.RiscvInstsVextMask
✔ [29/98] Built LeanRV64D.RiscvInstsVextVm
✔ [30/98] Built LeanRV64D.RiscvInstsVextFpVm
✔ [31/98] Built LeanRV64D.RiscvInstsVextRed
✔ [32/98] Built LeanRV64D.RiscvInstsZawrs
✔ [33/98] Built LeanRV64D.RiscvInstsZvkned
✔ [34/98] Built LeanRV64D.RiscvInstsZvknhab
✔ [35/98] Built LeanRV64D.RiscvStepCommon
✔ [36/98] Built LeanRV64D.Vector
✔ [37/98] Built LeanRV64D.RiscvVmemPtw
✔ [38/98] Built LeanRV64D.RiscvInstsZalrsc
✔ [39/98] Built LeanRV64D.RiscvInstsVextArith
✔ [40/98] Built LeanRV64D.Prelude
✔ [41/98] Built LeanRV64D.HexBits
✔ [42/98] Built LeanRV64D.HexBitsSigned
✔ [43/98] Built LeanRV64D.RiscvRegType
✔ [44/98] Built LeanRV64D.Arithmetic
✔ [45/98] Built LeanRV64D.RiscvFregType
✔ [46/98] Built LeanRV64D.PreludeMem
✔ [47/98] Built LeanRV64D.RiscvZkrControl
✔ [48/98] Built LeanRV64D.RvfiDii
✔ [49/98] Built LeanRV64D.RiscvExtensions
✔ [50/98] Built LeanRV64D.RiscvTypesKext
✔ [51/98] Built LeanRV64D.RiscvValidateConfig
✔ [52/98] Built LeanRV64D.RiscvSoftfloatInterface
✔ [53/98] Built LeanRV64D.RiscvTypes
✔ [54/98] Built LeanRV64D.RiscvVmemTlb
✔ [55/98] Built LeanRV64D.RiscvInstsBase
✔ [56/98] Built LeanRV64D.RiscvSysRegs
✔ [57/98] Built LeanRV64D.RiscvVmemPte
✔ [58/98] Built LeanRV64D.RiscvZihpm
✔ [59/98] Built LeanRV64D.RiscvSysExceptions
✔ [60/98] Built LeanRV64D.RiscvPmpRegs
✔ [61/98] Built LeanRV64D.RiscvSmcntrpmf
✔ [62/98] Built LeanRV64D.RiscvInstsZaamo
✔ [63/98] Built LeanRV64D.RiscvPmpControl
✔ [64/98] Built LeanRV64D.RiscvSscofpmf
✔ [65/98] Built LeanRV64D.RiscvCallbacks
✔ [66/98] Built LeanRV64D.RiscvPcAccess
✔ [67/98] Built LeanRV64D.RiscvRegs
✔ [68/98] Built LeanRV64D.RiscvAddrChecks
✔ [69/98] Built LeanRV64D.RiscvVextRegs
✔ [70/98] Built LeanRV64D.RiscvSysControl
✔ [71/98] Built LeanRV64D.RiscvVextControl
✔ [72/98] Built LeanRV64D.RiscvZvkUtils
✔ [73/98] Built LeanRV64D.RiscvInstsVextVset
✔ [74/98] Built LeanRV64D.RiscvInstsZicboz
✔ [75/98] Built LeanRV64D.RiscvFdextRegs
✔ [76/98] Built LeanRV64D.RiscvInstsVextUtils
✔ [77/98] Built LeanRV64D.RiscvPlatform
✔ [78/98] Built LeanRV64D.RiscvInstsFext
✔ [79/98] Built LeanRV64D.RiscvMem
✔ [80/98] Built LeanRV64D.RiscvInstsDext
✔ [81/98] Built LeanRV64D.RiscvInstsZfh
✔ [82/98] Built LeanRV64D.RiscvInstsZfa
✔ [83/98] Built LeanRV64D.RiscvVmem
✔ [84/98] Built LeanRV64D.RiscvInstsZicsr
✔ [85/98] Built LeanRV64D.RiscvInstsZicbom
✔ [86/98] Built LeanRV64D.RiscvModel
✔ [87/98] Built LeanRV64D.RiscvFetchRvfi
✔ [88/98] Built LeanRV64D.RiscvVmemUtils
✔ [89/98] Built LeanRV64D.RiscvFetch
✔ [90/98] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [91/98] Built LeanRV64D.RiscvInstsVextFpRed
✔ [92/98] Built LeanRV64D.RiscvInstsVextMem
✔ [93/98] Built LeanRV64D.RiscvInstsEnd
✔ [94/98] Built LeanRV64D.RiscvDecodeExt
✔ [95/98] Built LeanRV64D.RiscvStep
✔ [96/98] Built LeanRV64D.Main
✔ [97/98] Built LeanRV64D
Build completed successfully.
