// Seed: 660567266
module module_0 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input wand id_4,
    output tri id_5,
    input wand id_6,
    output tri1 id_7,
    input uwire id_8,
    output uwire id_9,
    output supply0 id_10,
    output uwire id_11,
    output supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    input wor id_15,
    input tri1 id_16,
    input supply0 id_17,
    input supply0 id_18,
    input wand id_19,
    input supply1 id_20,
    output tri1 id_21,
    input tri1 id_22,
    input wire id_23,
    input wire id_24,
    input tri0 id_25,
    input tri id_26,
    output tri id_27,
    input uwire id_28,
    input wor id_29,
    input tri id_30
);
  wire id_32;
  wire id_33;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4
);
  assign (highz1, weak0) id_4 = 1 ? "" & id_1 - 1 : 1'd0;
  module_0(
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_1
  );
endmodule
