

================================================================
== Vivado HLS Report for 'i2_proc'
================================================================
* Date:           Wed Nov 11 09:19:19 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.747 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  62350402|  62350402| 0.624 sec | 0.624 sec |  62350402|  62350402|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+----------+----------+----------+-----------+-----------+------+----------+
        |               |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+----------+----------+----------+-----------+-----------+------+----------+
        |- i2           |  62350400|  62350400|    974225|          -|          -|    64|    no    |
        | + result_y3   |    973440|    973440|      6240|          -|          -|   156|    no    |
        |  ++ result_r  |      6238|      6238|         1|          -|          -|  6238|    no    |
        | + sum1_x6     |       156|       156|         1|          -|          -|   156|    no    |
        | + update0_x7  |       312|       312|         2|          -|          -|   156|    no    |
        | + update1_x8  |       312|       312|         2|          -|          -|   156|    no    |
        | + i3          |       312|       312|         2|          -|          -|   156|    no    |
        +---------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|    356|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       2|      3|    0|
|Multiplexer      |        -|      -|       -|    236|    -|
|Register         |        -|      -|     258|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|     260|    595|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |test_mul_mul_5ns_bkb_U7  |test_mul_mul_5ns_bkb  |  i0 * i1  |
    |test_mul_mul_5ns_cud_U8  |test_mul_mul_5ns_cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |result_V_U  |i2_proc_result_V  |        1|  0|   0|    0|   156|   13|     1|         2028|
    |sum1_V_U    |i2_proc_sum1_V    |        0|  2|   3|    0|   156|    1|     1|          156|
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                  |        1|  2|   3|    0|   312|   14|     2|         2184|
    +------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln821_fu_394_p2      |     *    |      0|  0|  41|           5|           8|
    |add_ln821_fu_600_p2      |     +    |      0|  0|  17|          13|          13|
    |i2_V_fu_417_p2           |     +    |      0|  0|  15|           7|           1|
    |i3_V_fu_584_p2           |     +    |      0|  0|  15|           8|           1|
    |r_V_fu_445_p2            |     +    |      0|  0|  17|          13|           1|
    |ret_V_8_fu_632_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_fu_623_p2          |     +    |      0|  0|  19|          14|          14|
    |sum_V_fu_462_p2          |     +    |      0|  0|  17|          13|          13|
    |x6_V_fu_474_p2           |     +    |      0|  0|  15|           8|           1|
    |x7_V_fu_491_p2           |     +    |      0|  0|  15|           8|           1|
    |x8_V_fu_530_p2           |     +    |      0|  0|  15|           8|           1|
    |y3_V_fu_429_p2           |     +    |      0|  0|  15|           8|           1|
    |ap_block_state5          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln887_29_fu_423_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_30_fu_468_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_31_fu_439_p2  |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln887_32_fu_524_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_33_fu_485_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_34_fu_571_p2  |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln887_35_fu_564_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln887_36_fu_578_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_fu_411_p2     |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln887_fu_556_p3   |  select  |      0|  0|   2|           1|           2|
    |shl_ln821_fu_658_p2      |    shl   |      0|  0|  19|           2|           8|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 356|         215|         160|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  53|         12|    1|         12|
    |ap_done               |   9|          2|    1|          2|
    |bvh_d_index_reg_292   |   9|          2|    7|         14|
    |match2_blk_n          |   9|          2|    1|          2|
    |p_0510_0_blk_n        |   9|          2|    1|          2|
    |p_0652_0_i_i_reg_327  |   9|          2|   13|         26|
    |p_0688_0_i_i_reg_304  |   9|          2|    8|         16|
    |p_0734_0_i_i_reg_338  |   9|          2|    8|         16|
    |p_0757_4_i_i_reg_315  |   9|          2|   13|         26|
    |p_0856_0_i_i_reg_349  |   9|          2|    8|         16|
    |p_0895_0_i_i_reg_360  |   9|          2|    8|         16|
    |p_0982_0_i_i_reg_371  |   9|          2|    8|         16|
    |prototype_V_we0       |   9|          2|    8|         16|
    |result_V_address0     |  27|          5|    8|         40|
    |sum1_V_address0       |  27|          5|    8|         40|
    |sum1_V_d0             |  21|          4|    1|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 236|         50|  102|        264|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln821_reg_830         |  13|   0|   13|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |bvh_d_index_reg_292       |   7|   0|    7|          0|
    |compute1_V_addr_reg_698   |   5|   0|    5|          0|
    |compute1_temp_V_reg_717   |   1|   0|   32|         31|
    |compute2_V1_load_reg_713  |   1|   0|    1|          0|
    |i2_V_reg_737              |   7|   0|    7|          0|
    |i3_V_reg_825              |   8|   0|    8|          0|
    |mul_ln1371_reg_722        |  18|   0|   18|          0|
    |mul_ln791_reg_703         |  20|   0|   20|          0|
    |mul_ln821_reg_708         |  11|   0|   13|          2|
    |p_0510_0_read_reg_686     |   5|   0|    5|          0|
    |p_0652_0_i_i_reg_327      |  13|   0|   13|          0|
    |p_0688_0_i_i_reg_304      |   8|   0|    8|          0|
    |p_0734_0_i_i_reg_338      |   8|   0|    8|          0|
    |p_0757_4_i_i_reg_315      |  13|   0|   13|          0|
    |p_0856_0_i_i_reg_349      |   8|   0|    8|          0|
    |p_0895_0_i_i_reg_360      |   8|   0|    8|          0|
    |p_0982_0_i_i_reg_371      |   8|   0|    8|          0|
    |ret_V_8_reg_845           |  18|   0|   18|          0|
    |tmp_37_reg_840            |   4|   0|    4|          0|
    |x7_V_reg_779              |   8|   0|    8|          0|
    |x8_V_reg_802              |   8|   0|    8|          0|
    |y3_V_reg_745              |   8|   0|    8|          0|
    |zext_ln544_22_reg_750     |   8|   0|   64|         56|
    |zext_ln544_24_reg_807     |   8|   0|   64|         56|
    |zext_ln544_25_reg_784     |   8|   0|   64|         56|
    |zext_ln81_reg_817         |   7|   0|   14|          7|
    |zext_ln887_reg_727        |   7|   0|   32|         25|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 258|   0|  491|        233|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       i2_proc      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       i2_proc      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       i2_proc      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       i2_proc      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       i2_proc      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       i2_proc      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       i2_proc      | return value |
|compute2_V1_address0         | out |    5|  ap_memory |     compute2_V1    |     array    |
|compute2_V1_ce0              | out |    1|  ap_memory |     compute2_V1    |     array    |
|compute2_V1_q0               |  in |    1|  ap_memory |     compute2_V1    |     array    |
|p_0510_0_dout                |  in |    5|   ap_fifo  |      p_0510_0      |    pointer   |
|p_0510_0_empty_n             |  in |    1|   ap_fifo  |      p_0510_0      |    pointer   |
|p_0510_0_read                | out |    1|   ap_fifo  |      p_0510_0      |    pointer   |
|compute1_V_address0          | out |    5|  ap_memory |     compute1_V     |     array    |
|compute1_V_ce0               | out |    1|  ap_memory |     compute1_V     |     array    |
|compute1_V_we0               | out |    1|  ap_memory |     compute1_V     |     array    |
|compute1_V_d0                | out |   32|  ap_memory |     compute1_V     |     array    |
|match2_dout                  |  in |   64|   ap_fifo  |       match2       |    pointer   |
|match2_empty_n               |  in |    1|   ap_fifo  |       match2       |    pointer   |
|match2_read                  | out |    1|   ap_fifo  |       match2       |    pointer   |
|hcl_rdv3_V_address0          | out |   18|  ap_memory |     hcl_rdv3_V     |     array    |
|hcl_rdv3_V_ce0               | out |    1|  ap_memory |     hcl_rdv3_V     |     array    |
|hcl_rdv3_V_q0                |  in |   64|  ap_memory |     hcl_rdv3_V     |     array    |
|prototype_V_address0         | out |   12|  ap_memory |     prototype_V    |     array    |
|prototype_V_ce0              | out |    1|  ap_memory |     prototype_V    |     array    |
|prototype_V_we0              | out |    8|  ap_memory |     prototype_V    |     array    |
|prototype_V_d0               | out |   64|  ap_memory |     prototype_V    |     array    |
|prototypeCounter_V_address0  | out |   18|  ap_memory | prototypeCounter_V |     array    |
|prototypeCounter_V_ce0       | out |    1|  ap_memory | prototypeCounter_V |     array    |
|prototypeCounter_V_we0       | out |    1|  ap_memory | prototypeCounter_V |     array    |
|prototypeCounter_V_d0        | out |   32|  ap_memory | prototypeCounter_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 5 4 
6 --> 6 7 
7 --> 8 9 10 
8 --> 7 
9 --> 7 
10 --> 11 3 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%result_V = alloca [156 x i13], align 2" [HLSC_datapacking_64_bs.cpp:53]   --->   Operation 12 'alloca' 'result_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_1 : Operation 13 [1/1] (2.28ns)   --->   "%sum1_V = alloca [156 x i1], align 1" [HLSC_datapacking_64_bs.cpp:64]   --->   Operation 13 'alloca' 'sum1_V' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_0510_0_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %p_0510_0)" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 14 'read' 'p_0510_0_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_0510_0_read to i64" [HLSC_datapacking_64_bs.cpp:45]   --->   Operation 15 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%compute2_V1_addr = getelementptr [26 x i1]* %compute2_V1, i64 0, i64 %zext_ln544" [HLSC_datapacking_64_bs.cpp:45]   --->   Operation 16 'getelementptr' 'compute2_V1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%compute2_V1_load = load i1* %compute2_V1_addr, align 1" [HLSC_datapacking_64_bs.cpp:68]   --->   Operation 17 'load' 'compute2_V1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%compute1_V_addr = getelementptr [26 x i32]* %compute1_V, i64 0, i64 %zext_ln544" [HLSC_datapacking_64_bs.cpp:69]   --->   Operation 18 'getelementptr' 'compute1_V_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %match2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)"   --->   Operation 19 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %p_0510_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str131, i32 0, i32 0, [1 x i8]* @p_str132, [1 x i8]* @p_str133, [1 x i8]* @p_str134, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str135, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i5 %p_0510_0_read to i13" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 21 'zext' 'zext_ln791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln791_3 = zext i5 %p_0510_0_read to i20" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 22 'zext' 'zext_ln791_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln791 = mul i20 %zext_ln791_3, 9984" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 23 'mul' 'mul_ln791' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (4.35ns)   --->   "%mul_ln821 = mul i13 %zext_ln791, 156" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 24 'mul' 'mul_ln821' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%compute2_V1_load = load i1* %compute2_V1_addr, align 1" [HLSC_datapacking_64_bs.cpp:68]   --->   Operation 25 'load' 'compute2_V1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%compute1_temp_V = zext i1 %compute2_V1_load to i32" [HLSC_datapacking_64_bs.cpp:68]   --->   Operation 26 'zext' 'compute1_temp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i5 %p_0510_0_read to i18" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 27 'zext' 'zext_ln1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1371 = mul i18 %zext_ln1371, 9984" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 28 'mul' 'mul_ln1371' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader10348.i.i"   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i7 [ %i2_V, %i2_end ], [ 0, %entry ]"   --->   Operation 30 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i7 %bvh_d_index to i32" [HLSC_datapacking_64_bs.cpp:52]   --->   Operation 31 'zext' 'zext_ln887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln887 = icmp eq i7 %bvh_d_index, -64" [HLSC_datapacking_64_bs.cpp:52]   --->   Operation 32 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 33 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.87ns)   --->   "%i2_V = add i7 %bvh_d_index, 1" [HLSC_datapacking_64_bs.cpp:52]   --->   Operation 34 'add' 'i2_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.exit, label %i2_begin" [HLSC_datapacking_64_bs.cpp:52]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str9) nounwind" [HLSC_datapacking_64_bs.cpp:52]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str9)" [HLSC_datapacking_64_bs.cpp:52]   --->   Operation 37 'specregionbegin' 'tmp_5_i_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader10347.i.i" [HLSC_datapacking_64_bs.cpp:54]   --->   Operation 38 'br' <Predicate = (!icmp_ln887)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_0688_0_i_i = phi i8 [ %y3_V, %result_y3_end ], [ 0, %i2_begin ]"   --->   Operation 40 'phi' 'p_0688_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.55ns)   --->   "%icmp_ln887_29 = icmp eq i8 %p_0688_0_i_i, -100" [HLSC_datapacking_64_bs.cpp:54]   --->   Operation 41 'icmp' 'icmp_ln887_29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 42 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.91ns)   --->   "%y3_V = add i8 %p_0688_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:54]   --->   Operation 43 'add' 'y3_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_29, label %.preheader10345.i.i.preheader, label %result_y3_begin" [HLSC_datapacking_64_bs.cpp:54]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [HLSC_datapacking_64_bs.cpp:54]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln887_29)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)" [HLSC_datapacking_64_bs.cpp:54]   --->   Operation 46 'specregionbegin' 'tmp_8_i_i' <Predicate = (!icmp_ln887_29)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln544_22 = zext i8 %p_0688_0_i_i to i64" [HLSC_datapacking_64_bs.cpp:60]   --->   Operation 47 'zext' 'zext_ln544_22' <Predicate = (!icmp_ln887_29)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader10346.i.i" [HLSC_datapacking_64_bs.cpp:59]   --->   Operation 48 'br' <Predicate = (!icmp_ln887_29)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader10345.i.i" [HLSC_datapacking_64_bs.cpp:65]   --->   Operation 49 'br' <Predicate = (icmp_ln887_29)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.31>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_0757_4_i_i = phi i13 [ %sum_V, %4 ], [ 0, %result_y3_begin ]"   --->   Operation 50 'phi' 'p_0757_4_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_0652_0_i_i = phi i13 [ %r_V, %4 ], [ 0, %result_y3_begin ]"   --->   Operation 51 'phi' 'p_0652_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.09ns)   --->   "%icmp_ln887_31 = icmp eq i13 %p_0652_0_i_i, -1954" [HLSC_datapacking_64_bs.cpp:59]   --->   Operation 52 'icmp' 'icmp_ln887_31' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)"   --->   Operation 53 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.67ns)   --->   "%r_V = add i13 %p_0652_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:59]   --->   Operation 54 'add' 'r_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_31, label %result_y3_end, label %4" [HLSC_datapacking_64_bs.cpp:59]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind" [HLSC_datapacking_64_bs.cpp:59]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln887_31)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.63ns)   --->   "%p_Val2_s = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %match2)" [HLSC_datapacking_64_bs.cpp:60]   --->   Operation 57 'read' 'p_Val2_s' <Predicate = (!icmp_ln887_31)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 %zext_ln887)" [HLSC_datapacking_64_bs.cpp:60]   --->   Operation 58 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln887_31)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i1 %p_Result_s to i13" [HLSC_datapacking_64_bs.cpp:60]   --->   Operation 59 'zext' 'zext_ln68' <Predicate = (!icmp_ln887_31)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.67ns)   --->   "%sum_V = add i13 %zext_ln68, %p_0757_4_i_i" [HLSC_datapacking_64_bs.cpp:60]   --->   Operation 60 'add' 'sum_V' <Predicate = (!icmp_ln887_31)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader10346.i.i" [HLSC_datapacking_64_bs.cpp:59]   --->   Operation 61 'br' <Predicate = (!icmp_ln887_31)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_22" [HLSC_datapacking_64_bs.cpp:62]   --->   Operation 62 'getelementptr' 'result_V_addr' <Predicate = (icmp_ln887_31)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (3.25ns)   --->   "store i13 %p_0757_4_i_i, i13* %result_V_addr, align 2" [HLSC_datapacking_64_bs.cpp:62]   --->   Operation 63 'store' <Predicate = (icmp_ln887_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_8_i_i)" [HLSC_datapacking_64_bs.cpp:63]   --->   Operation 64 'specregionend' 'empty_98' <Predicate = (icmp_ln887_31)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader10347.i.i" [HLSC_datapacking_64_bs.cpp:54]   --->   Operation 65 'br' <Predicate = (icmp_ln887_31)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.32>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%p_0734_0_i_i = phi i8 [ %x6_V, %3 ], [ 0, %.preheader10345.i.i.preheader ]"   --->   Operation 66 'phi' 'p_0734_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln887_30 = icmp eq i8 %p_0734_0_i_i, -100" [HLSC_datapacking_64_bs.cpp:65]   --->   Operation 67 'icmp' 'icmp_ln887_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 68 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.91ns)   --->   "%x6_V = add i8 %p_0734_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:65]   --->   Operation 69 'add' 'x6_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_30, label %2, label %3" [HLSC_datapacking_64_bs.cpp:65]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind" [HLSC_datapacking_64_bs.cpp:65]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln887_30)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln544_23 = zext i8 %p_0734_0_i_i to i64" [HLSC_datapacking_64_bs.cpp:66]   --->   Operation 72 'zext' 'zext_ln544_23' <Predicate = (!icmp_ln887_30)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sum1_V_addr = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_23" [HLSC_datapacking_64_bs.cpp:66]   --->   Operation 73 'getelementptr' 'sum1_V_addr' <Predicate = (!icmp_ln887_30)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.28ns)   --->   "store i1 false, i1* %sum1_V_addr, align 1" [HLSC_datapacking_64_bs.cpp:66]   --->   Operation 74 'store' <Predicate = (!icmp_ln887_30)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader10345.i.i" [HLSC_datapacking_64_bs.cpp:65]   --->   Operation 75 'br' <Predicate = (!icmp_ln887_30)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.32ns)   --->   "store i32 %compute1_temp_V, i32* %compute1_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:69]   --->   Operation 76 'store' <Predicate = (icmp_ln887_30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %compute2_V1_load, label %.preheader10341.i.i.preheader, label %.preheader10343.i.i.preheader" [HLSC_datapacking_64_bs.cpp:70]   --->   Operation 77 'br' <Predicate = (icmp_ln887_30)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader10343.i.i" [HLSC_datapacking_64_bs.cpp:72]   --->   Operation 78 'br' <Predicate = (icmp_ln887_30 & !compute2_V1_load)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader10341.i.i" [HLSC_datapacking_64_bs.cpp:77]   --->   Operation 79 'br' <Predicate = (icmp_ln887_30 & compute2_V1_load)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_0856_0_i_i = phi i8 [ %x7_V, %5 ], [ 0, %.preheader10343.i.i.preheader ]"   --->   Operation 80 'phi' 'p_0856_0_i_i' <Predicate = (!compute2_V1_load)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln887_33 = icmp eq i8 %p_0856_0_i_i, -100" [HLSC_datapacking_64_bs.cpp:72]   --->   Operation 81 'icmp' 'icmp_ln887_33' <Predicate = (!compute2_V1_load)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 82 'speclooptripcount' 'empty_100' <Predicate = (!compute2_V1_load)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.91ns)   --->   "%x7_V = add i8 %p_0856_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:72]   --->   Operation 83 'add' 'x7_V' <Predicate = (!compute2_V1_load)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_33, label %.loopexit10342.i.i.loopexit153, label %5" [HLSC_datapacking_64_bs.cpp:72]   --->   Operation 84 'br' <Predicate = (!compute2_V1_load)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln544_25 = zext i8 %p_0856_0_i_i to i64" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 85 'zext' 'zext_ln544_25' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %mul_ln791, i32 8, i32 19)" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 86 'partselect' 'tmp' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_35 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %tmp, i8 %p_0856_0_i_i)" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 87 'bitconcatenate' 'tmp_35' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln791_4 = zext i20 %tmp_35 to i64" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 88 'zext' 'zext_ln791_4' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%hcl_rdv3_V_addr = getelementptr [259584 x i64]* %hcl_rdv3_V, i64 0, i64 %zext_ln791_4" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 89 'getelementptr' 'hcl_rdv3_V_addr' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%result_V_addr_2 = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_25" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 90 'getelementptr' 'result_V_addr_2' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (3.25ns)   --->   "%result_V_load_1 = load i13* %result_V_addr_2, align 2" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 91 'load' 'result_V_load_1' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_7 : Operation 92 [2/2] (3.25ns)   --->   "%p_Val2_3 = load i64* %hcl_rdv3_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 92 'load' 'p_Val2_3' <Predicate = (!compute2_V1_load & !icmp_ln887_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br label %.loopexit10342.i.i"   --->   Operation 93 'br' <Predicate = (!compute2_V1_load & icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%p_0895_0_i_i = phi i8 [ %x8_V, %1 ], [ 0, %.preheader10341.i.i.preheader ]"   --->   Operation 94 'phi' 'p_0895_0_i_i' <Predicate = (compute2_V1_load)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln887_32 = icmp eq i8 %p_0895_0_i_i, -100" [HLSC_datapacking_64_bs.cpp:77]   --->   Operation 95 'icmp' 'icmp_ln887_32' <Predicate = (compute2_V1_load)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 96 'speclooptripcount' 'empty_95' <Predicate = (compute2_V1_load)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.91ns)   --->   "%x8_V = add i8 %p_0895_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:77]   --->   Operation 97 'add' 'x8_V' <Predicate = (compute2_V1_load)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_32, label %.loopexit10342.i.i.loopexit, label %1" [HLSC_datapacking_64_bs.cpp:77]   --->   Operation 98 'br' <Predicate = (compute2_V1_load)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln544_24 = zext i8 %p_0895_0_i_i to i64" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 99 'zext' 'zext_ln544_24' <Predicate = (compute2_V1_load & !icmp_ln887_32)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%result_V_addr_1 = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_24" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 100 'getelementptr' 'result_V_addr_1' <Predicate = (compute2_V1_load & !icmp_ln887_32)> <Delay = 0.00>
ST_7 : Operation 101 [2/2] (3.25ns)   --->   "%result_V_load = load i13* %result_V_addr_1, align 2" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 101 'load' 'result_V_load' <Predicate = (compute2_V1_load & !icmp_ln887_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br label %.loopexit10342.i.i"   --->   Operation 102 'br' <Predicate = (compute2_V1_load & icmp_ln887_32)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %bvh_d_index to i14" [HLSC_datapacking_64_bs.cpp:81]   --->   Operation 103 'zext' 'zext_ln81' <Predicate = (compute2_V1_load & icmp_ln887_32) | (!compute2_V1_load & icmp_ln887_33)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.76ns)   --->   "br label %0" [HLSC_datapacking_64_bs.cpp:81]   --->   Operation 104 'br' <Predicate = (compute2_V1_load & icmp_ln887_32) | (!compute2_V1_load & icmp_ln887_33)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 7.74>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str14) nounwind" [HLSC_datapacking_64_bs.cpp:72]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%result_V_load_1 = load i13* %result_V_addr_2, align 2" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 106 'load' 'result_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln887_35)   --->   "%zext_ln786 = zext i13 %result_V_load_1 to i14" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 107 'zext' 'zext_ln786' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%p_Val2_3 = load i64* %hcl_rdv3_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 108 'load' 'p_Val2_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln887_35)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_3, i32 %zext_ln887)" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 109 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln887_35)   --->   "%select_ln887 = select i1 %p_Result_5, i14 -1, i14 0" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 110 'select' 'select_ln887' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (2.20ns) (out node of the LUT)   --->   "%icmp_ln887_35 = icmp ne i14 %zext_ln786, %select_ln887" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 111 'icmp' 'icmp_ln887_35' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sum1_V_addr_2 = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_25" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 112 'getelementptr' 'sum1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.28ns)   --->   "store i1 %icmp_ln887_35, i1* %sum1_V_addr_2, align 1" [HLSC_datapacking_64_bs.cpp:73]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader10343.i.i" [HLSC_datapacking_64_bs.cpp:72]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.63>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [HLSC_datapacking_64_bs.cpp:77]   --->   Operation 115 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/2] (3.25ns)   --->   "%result_V_load = load i13* %result_V_addr_1, align 2" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 116 'load' 'result_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_9 : Operation 117 [1/1] (2.09ns)   --->   "%icmp_ln887_34 = icmp ne i13 %result_V_load, 0" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 117 'icmp' 'icmp_ln887_34' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%sum1_V_addr_1 = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_24" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 118 'getelementptr' 'sum1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (2.28ns)   --->   "store i1 %icmp_ln887_34, i1* %sum1_V_addr_1, align 1" [HLSC_datapacking_64_bs.cpp:78]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader10341.i.i" [HLSC_datapacking_64_bs.cpp:77]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.94>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%p_0982_0_i_i = phi i8 [ 0, %.loopexit10342.i.i ], [ %i3_V, %6 ]"   --->   Operation 121 'phi' 'p_0982_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (1.55ns)   --->   "%icmp_ln887_36 = icmp eq i8 %p_0982_0_i_i, -100" [HLSC_datapacking_64_bs.cpp:81]   --->   Operation 122 'icmp' 'icmp_ln887_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 123 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (1.91ns)   --->   "%i3_V = add i8 %p_0982_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:81]   --->   Operation 124 'add' 'i3_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_36, label %i2_end, label %6" [HLSC_datapacking_64_bs.cpp:81]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln544_26 = zext i8 %p_0982_0_i_i to i64" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 126 'zext' 'zext_ln544_26' <Predicate = (!icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i8 %p_0982_0_i_i to i13" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 127 'zext' 'zext_ln821' <Predicate = (!icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.67ns)   --->   "%add_ln821 = add i13 %zext_ln821, %mul_ln821" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 128 'add' 'add_ln821' <Predicate = (!icmp_ln887_36)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%sum1_V_addr_3 = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_26" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 129 'getelementptr' 'sum1_V_addr_3' <Predicate = (!icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 130 [2/2] (2.28ns)   --->   "%sum1_V_load = load i1* %sum1_V_addr_3, align 1" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 130 'load' 'sum1_V_load' <Predicate = (!icmp_ln887_36)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_37 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 131 'partselect' 'tmp_37' <Predicate = (!icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_0982_0_i_i, i6 0)" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 132 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.81ns)   --->   "%ret_V = add i14 %shl_ln, %zext_ln81" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 133 'add' 'ret_V' <Predicate = (!icmp_ln887_36)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i14 %ret_V to i18" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 134 'zext' 'zext_ln215' <Predicate = (!icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (2.13ns)   --->   "%ret_V_8 = add i18 %mul_ln1371, %zext_ln215" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 135 'add' 'ret_V_8' <Predicate = (!icmp_ln887_36)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%result_V_addr_3 = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_26" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 136 'getelementptr' 'result_V_addr_3' <Predicate = (!icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%result_V_load_2 = load i13* %result_V_addr_3, align 2" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 137 'load' 'result_V_load_2' <Predicate = (!icmp_ln887_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str9, i32 %tmp_5_i_i)" [HLSC_datapacking_64_bs.cpp:85]   --->   Operation 138 'specregionend' 'empty_93' <Predicate = (icmp_ln887_36)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader10348.i.i" [HLSC_datapacking_64_bs.cpp:52]   --->   Operation 139 'br' <Predicate = (icmp_ln887_36)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 6.50>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str16) nounwind" [HLSC_datapacking_64_bs.cpp:81]   --->   Operation 140 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln821 = sext i13 %add_ln821 to i64" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 141 'sext' 'sext_ln821' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%prototype_V_addr = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %sext_ln821" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 142 'getelementptr' 'prototype_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/2] (2.28ns)   --->   "%sum1_V_load = load i1* %sum1_V_addr_3, align 1" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 143 'load' 'sum1_V_load' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%p_Repl2_s = zext i1 %sum1_V_load to i64" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 144 'zext' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_s)" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 145 'bitset' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 146 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln821_8 = zext i4 %tmp_37 to i8" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 147 'zext' 'zext_ln821_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (2.39ns)   --->   "%shl_ln821 = shl i8 -1, %zext_ln821_8" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 148 'shl' 'shl_ln821' <Predicate = true> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr, i64 %tmp_36, i8 %shl_ln821)" [HLSC_datapacking_64_bs.cpp:82]   --->   Operation 149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i18 %ret_V_8 to i64" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 150 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%prototypeCounter_V_a = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %zext_ln180_1" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 151 'getelementptr' 'prototypeCounter_V_a' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/2] (3.25ns)   --->   "%result_V_load_2 = load i13* %result_V_addr_3, align 2" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 152 'load' 'result_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i13 %result_V_load_2 to i32" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 153 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (3.25ns)   --->   "store i32 %zext_ln180, i32* %prototypeCounter_V_a, align 4" [HLSC_datapacking_64_bs.cpp:83]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 156> <RAM>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br label %0" [HLSC_datapacking_64_bs.cpp:81]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ compute2_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_0510_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compute1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ match2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hcl_rdv3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prototype_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ prototypeCounter_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_V                    (alloca                ) [ 001111111111]
sum1_V                      (alloca                ) [ 001111111111]
p_0510_0_read               (read                  ) [ 001000000000]
zext_ln544                  (zext                  ) [ 000000000000]
compute2_V1_addr            (getelementptr         ) [ 001000000000]
compute1_V_addr             (getelementptr         ) [ 001111111111]
empty                       (specinterface         ) [ 000000000000]
empty_91                    (specinterface         ) [ 000000000000]
zext_ln791                  (zext                  ) [ 000000000000]
zext_ln791_3                (zext                  ) [ 000000000000]
mul_ln791                   (mul                   ) [ 000111111111]
mul_ln821                   (mul                   ) [ 000111111111]
compute2_V1_load            (load                  ) [ 000111111111]
compute1_temp_V             (zext                  ) [ 000111111111]
zext_ln1371                 (zext                  ) [ 000000000000]
mul_ln1371                  (mul                   ) [ 000111111111]
br_ln0                      (br                    ) [ 001111111111]
bvh_d_index                 (phi                   ) [ 000111111111]
zext_ln887                  (zext                  ) [ 000011111111]
icmp_ln887                  (icmp                  ) [ 000111111111]
empty_92                    (speclooptripcount     ) [ 000000000000]
i2_V                        (add                   ) [ 001111111111]
br_ln52                     (br                    ) [ 000000000000]
specloopname_ln52           (specloopname          ) [ 000000000000]
tmp_5_i_i                   (specregionbegin       ) [ 000011111111]
br_ln54                     (br                    ) [ 000111111111]
ret_ln0                     (ret                   ) [ 000000000000]
p_0688_0_i_i                (phi                   ) [ 000010000000]
icmp_ln887_29               (icmp                  ) [ 000111111111]
empty_97                    (speclooptripcount     ) [ 000000000000]
y3_V                        (add                   ) [ 000111111111]
br_ln54                     (br                    ) [ 000000000000]
specloopname_ln54           (specloopname          ) [ 000000000000]
tmp_8_i_i                   (specregionbegin       ) [ 000001000000]
zext_ln544_22               (zext                  ) [ 000001000000]
br_ln59                     (br                    ) [ 000111111111]
br_ln65                     (br                    ) [ 000111111111]
p_0757_4_i_i                (phi                   ) [ 000001000000]
p_0652_0_i_i                (phi                   ) [ 000001000000]
icmp_ln887_31               (icmp                  ) [ 000111111111]
empty_99                    (speclooptripcount     ) [ 000000000000]
r_V                         (add                   ) [ 000111111111]
br_ln59                     (br                    ) [ 000000000000]
specloopname_ln59           (specloopname          ) [ 000000000000]
p_Val2_s                    (read                  ) [ 000000000000]
p_Result_s                  (bitselect             ) [ 000000000000]
zext_ln68                   (zext                  ) [ 000000000000]
sum_V                       (add                   ) [ 000111111111]
br_ln59                     (br                    ) [ 000111111111]
result_V_addr               (getelementptr         ) [ 000000000000]
store_ln62                  (store                 ) [ 000000000000]
empty_98                    (specregionend         ) [ 000000000000]
br_ln54                     (br                    ) [ 000111111111]
p_0734_0_i_i                (phi                   ) [ 000000100000]
icmp_ln887_30               (icmp                  ) [ 000111111111]
empty_96                    (speclooptripcount     ) [ 000000000000]
x6_V                        (add                   ) [ 000111111111]
br_ln65                     (br                    ) [ 000000000000]
specloopname_ln65           (specloopname          ) [ 000000000000]
zext_ln544_23               (zext                  ) [ 000000000000]
sum1_V_addr                 (getelementptr         ) [ 000000000000]
store_ln66                  (store                 ) [ 000000000000]
br_ln65                     (br                    ) [ 000111111111]
store_ln69                  (store                 ) [ 000000000000]
br_ln70                     (br                    ) [ 000000000000]
br_ln72                     (br                    ) [ 000111111111]
br_ln77                     (br                    ) [ 000111111111]
p_0856_0_i_i                (phi                   ) [ 000000010000]
icmp_ln887_33               (icmp                  ) [ 000111111111]
empty_100                   (speclooptripcount     ) [ 000000000000]
x7_V                        (add                   ) [ 000111111111]
br_ln72                     (br                    ) [ 000000000000]
zext_ln544_25               (zext                  ) [ 000000001000]
tmp                         (partselect            ) [ 000000000000]
tmp_35                      (bitconcatenate        ) [ 000000000000]
zext_ln791_4                (zext                  ) [ 000000000000]
hcl_rdv3_V_addr             (getelementptr         ) [ 000000001000]
result_V_addr_2             (getelementptr         ) [ 000000001000]
br_ln0                      (br                    ) [ 000000000000]
p_0895_0_i_i                (phi                   ) [ 000000010000]
icmp_ln887_32               (icmp                  ) [ 000111111111]
empty_95                    (speclooptripcount     ) [ 000000000000]
x8_V                        (add                   ) [ 000111111111]
br_ln77                     (br                    ) [ 000000000000]
zext_ln544_24               (zext                  ) [ 000000000100]
result_V_addr_1             (getelementptr         ) [ 000000000100]
br_ln0                      (br                    ) [ 000000000000]
zext_ln81                   (zext                  ) [ 000000000011]
br_ln81                     (br                    ) [ 000111111111]
specloopname_ln72           (specloopname          ) [ 000000000000]
result_V_load_1             (load                  ) [ 000000000000]
zext_ln786                  (zext                  ) [ 000000000000]
p_Val2_3                    (load                  ) [ 000000000000]
p_Result_5                  (bitselect             ) [ 000000000000]
select_ln887                (select                ) [ 000000000000]
icmp_ln887_35               (icmp                  ) [ 000000000000]
sum1_V_addr_2               (getelementptr         ) [ 000000000000]
store_ln73                  (store                 ) [ 000000000000]
br_ln72                     (br                    ) [ 000111111111]
specloopname_ln77           (specloopname          ) [ 000000000000]
result_V_load               (load                  ) [ 000000000000]
icmp_ln887_34               (icmp                  ) [ 000000000000]
sum1_V_addr_1               (getelementptr         ) [ 000000000000]
store_ln78                  (store                 ) [ 000000000000]
br_ln77                     (br                    ) [ 000111111111]
p_0982_0_i_i                (phi                   ) [ 000000000010]
icmp_ln887_36               (icmp                  ) [ 000111111111]
empty_94                    (speclooptripcount     ) [ 000000000000]
i3_V                        (add                   ) [ 000111111111]
br_ln81                     (br                    ) [ 000000000000]
zext_ln544_26               (zext                  ) [ 000000000000]
zext_ln821                  (zext                  ) [ 000000000000]
add_ln821                   (add                   ) [ 000000000001]
sum1_V_addr_3               (getelementptr         ) [ 000000000001]
tmp_37                      (partselect            ) [ 000000000001]
shl_ln                      (bitconcatenate        ) [ 000000000000]
ret_V                       (add                   ) [ 000000000000]
zext_ln215                  (zext                  ) [ 000000000000]
ret_V_8                     (add                   ) [ 000000000001]
result_V_addr_3             (getelementptr         ) [ 000000000001]
empty_93                    (specregionend         ) [ 000000000000]
br_ln52                     (br                    ) [ 001111111111]
specloopname_ln81           (specloopname          ) [ 000000000000]
sext_ln821                  (sext                  ) [ 000000000000]
prototype_V_addr            (getelementptr         ) [ 000000000000]
sum1_V_load                 (load                  ) [ 000000000000]
p_Repl2_s                   (zext                  ) [ 000000000000]
tmp_36                      (bitset                ) [ 000000000000]
specbramwithbyteenable_ln82 (specbramwithbyteenable) [ 000000000000]
zext_ln821_8                (zext                  ) [ 000000000000]
shl_ln821                   (shl                   ) [ 000000000000]
store_ln82                  (store                 ) [ 000000000000]
zext_ln180_1                (zext                  ) [ 000000000000]
prototypeCounter_V_a        (getelementptr         ) [ 000000000000]
result_V_load_2             (load                  ) [ 000000000000]
zext_ln180                  (zext                  ) [ 000000000000]
store_ln83                  (store                 ) [ 000000000000]
br_ln81                     (br                    ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="compute2_V1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute2_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_0510_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0510_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="compute1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="match2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hcl_rdv3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hcl_rdv3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prototype_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prototype_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prototypeCounter_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prototypeCounter_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i5P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i64.i64.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="result_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum1_V_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum1_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_0510_0_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0510_0_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Val2_s_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="compute2_V1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute2_V1_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compute2_V1_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="compute1_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="compute1_V_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="result_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="1"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="13" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/5 result_V_load_1/7 result_V_load/7 result_V_load_2/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sum1_V_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum1_V_addr/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/6 store_ln73/8 store_ln78/9 sum1_V_load/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln69_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="4"/>
<pin id="209" dir="0" index="1" bw="32" slack="3"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="hcl_rdv3_V_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="20" slack="0"/>
<pin id="216" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hcl_rdv3_V_addr/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="result_V_addr_2_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr_2/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="result_V_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr_1/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sum1_V_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="1"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum1_V_addr_2/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sum1_V_addr_1_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="1"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum1_V_addr_1/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sum1_V_addr_3_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum1_V_addr_3/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="result_V_addr_3_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr_3/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="prototype_V_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="13" slack="0"/>
<pin id="271" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prototype_V_addr/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln82_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/11 "/>
</bind>
</comp>

<comp id="279" class="1004" name="prototypeCounter_V_a_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="18" slack="0"/>
<pin id="283" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prototypeCounter_V_a/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln83_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/11 "/>
</bind>
</comp>

<comp id="292" class="1005" name="bvh_d_index_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="1"/>
<pin id="294" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="bvh_d_index_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_0688_0_i_i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0688_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_0688_0_i_i_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0688_0_i_i/4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="p_0757_4_i_i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="13" slack="1"/>
<pin id="317" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0757_4_i_i (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_0757_4_i_i_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0757_4_i_i/5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_0652_0_i_i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="1"/>
<pin id="329" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0652_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_0652_0_i_i_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0652_0_i_i/5 "/>
</bind>
</comp>

<comp id="338" class="1005" name="p_0734_0_i_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0734_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_0734_0_i_i_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0734_0_i_i/6 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_0856_0_i_i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0856_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_0856_0_i_i_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0856_0_i_i/7 "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_0895_0_i_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0895_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_0895_0_i_i_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0895_0_i_i/7 "/>
</bind>
</comp>

<comp id="371" class="1005" name="p_0982_0_i_i_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0982_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_0982_0_i_i_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0982_0_i_i/10 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln544_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln791_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="1"/>
<pin id="390" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln791/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln791_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="1"/>
<pin id="393" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln791_3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_ln821_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="9" slack="0"/>
<pin id="397" dir="1" index="2" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln821/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="compute1_temp_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="compute1_temp_V/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln1371_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="1"/>
<pin id="406" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1371/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln887_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln887_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i2_V_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_V/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln887_29_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_29/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="y3_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y3_V/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln544_22_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_22/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln887_31_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="0" index="1" bw="13" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_31/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="13" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="64" slack="0"/>
<pin id="454" dir="0" index="2" bw="7" slack="2"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln68_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sum_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="13" slack="0"/>
<pin id="465" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln887_30_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_30/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="x6_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x6_V/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln544_23_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_23/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln887_33_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_33/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="x7_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x7_V/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln544_25_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_25/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="0" index="1" bw="20" slack="4"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_35_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="20" slack="0"/>
<pin id="513" dir="0" index="1" bw="12" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="0"/>
<pin id="515" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln791_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="20" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln791_4/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln887_32_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_32/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="x8_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x8_V/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln544_24_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_24/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln81_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="3"/>
<pin id="543" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln786_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="0"/>
<pin id="547" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln786/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_Result_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="7" slack="4"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln887_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="14" slack="0"/>
<pin id="559" dir="0" index="2" bw="14" slack="0"/>
<pin id="560" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln887_35_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="0"/>
<pin id="566" dir="0" index="1" bw="14" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_35/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln887_34_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="13" slack="0"/>
<pin id="573" dir="0" index="1" bw="13" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_34/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln887_36_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_36/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="i3_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i3_V/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln544_26_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_26/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln821_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln821/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln821_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="13" slack="5"/>
<pin id="603" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln821/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_37_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="7" slack="4"/>
<pin id="608" dir="0" index="2" bw="3" slack="0"/>
<pin id="609" dir="0" index="3" bw="4" slack="0"/>
<pin id="610" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="ret_V_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="1"/>
<pin id="626" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln215_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="14" slack="0"/>
<pin id="630" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="ret_V_8_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="18" slack="5"/>
<pin id="634" dir="0" index="1" bw="14" slack="0"/>
<pin id="635" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln821_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="13" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln821/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Repl2_s_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_s/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_36_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="5"/>
<pin id="649" dir="0" index="3" bw="1" slack="0"/>
<pin id="650" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_36/11 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln821_8_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln821_8/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="shl_ln821_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln821/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln180_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="18" slack="1"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln180_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/11 "/>
</bind>
</comp>

<comp id="674" class="1007" name="mul_ln791_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="0" index="1" bw="20" slack="0"/>
<pin id="677" dir="1" index="2" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln791/2 "/>
</bind>
</comp>

<comp id="680" class="1007" name="mul_ln1371_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="0" index="1" bw="18" slack="0"/>
<pin id="683" dir="1" index="2" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1371/2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_0510_0_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="1"/>
<pin id="688" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_0510_0_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="compute2_V1_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="1"/>
<pin id="695" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="compute2_V1_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="compute1_V_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="4"/>
<pin id="700" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="compute1_V_addr "/>
</bind>
</comp>

<comp id="703" class="1005" name="mul_ln791_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="20" slack="4"/>
<pin id="705" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln791 "/>
</bind>
</comp>

<comp id="708" class="1005" name="mul_ln821_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="13" slack="5"/>
<pin id="710" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln821 "/>
</bind>
</comp>

<comp id="713" class="1005" name="compute2_V1_load_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="3"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="compute2_V1_load "/>
</bind>
</comp>

<comp id="717" class="1005" name="compute1_temp_V_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="3"/>
<pin id="719" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="compute1_temp_V "/>
</bind>
</comp>

<comp id="722" class="1005" name="mul_ln1371_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="18" slack="5"/>
<pin id="724" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln1371 "/>
</bind>
</comp>

<comp id="727" class="1005" name="zext_ln887_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln887 "/>
</bind>
</comp>

<comp id="737" class="1005" name="i2_V_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="0"/>
<pin id="739" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2_V "/>
</bind>
</comp>

<comp id="745" class="1005" name="y3_V_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y3_V "/>
</bind>
</comp>

<comp id="750" class="1005" name="zext_ln544_22_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="1"/>
<pin id="752" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_22 "/>
</bind>
</comp>

<comp id="758" class="1005" name="r_V_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="13" slack="0"/>
<pin id="760" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="763" class="1005" name="sum_V_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="13" slack="0"/>
<pin id="765" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="771" class="1005" name="x6_V_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x6_V "/>
</bind>
</comp>

<comp id="779" class="1005" name="x7_V_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x7_V "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln544_25_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_25 "/>
</bind>
</comp>

<comp id="789" class="1005" name="hcl_rdv3_V_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="18" slack="1"/>
<pin id="791" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="hcl_rdv3_V_addr "/>
</bind>
</comp>

<comp id="794" class="1005" name="result_V_addr_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="1"/>
<pin id="796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V_addr_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="x8_V_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="0"/>
<pin id="804" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x8_V "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln544_24_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_24 "/>
</bind>
</comp>

<comp id="812" class="1005" name="result_V_addr_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="1"/>
<pin id="814" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V_addr_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="zext_ln81_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="1"/>
<pin id="819" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="825" class="1005" name="i3_V_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i3_V "/>
</bind>
</comp>

<comp id="830" class="1005" name="add_ln821_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="13" slack="1"/>
<pin id="832" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln821 "/>
</bind>
</comp>

<comp id="835" class="1005" name="sum1_V_addr_3_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="1"/>
<pin id="837" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum1_V_addr_3 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_37_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="1"/>
<pin id="842" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="845" class="1005" name="ret_V_8_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="18" slack="1"/>
<pin id="847" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="850" class="1005" name="result_V_addr_3_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="1"/>
<pin id="852" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="104" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="219" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="231"><net_src comp="212" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="76" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="86" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="330"><net_src comp="86" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="76" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="150" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="169" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="296" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="296" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="296" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="308" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="308" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="82" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="308" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="331" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="88" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="331" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="92" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="98" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="156" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="319" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="342" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="342" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="342" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="489"><net_src comp="353" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="353" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="82" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="353" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="508"><net_src comp="106" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="108" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="510"><net_src comp="110" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="516"><net_src comp="112" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="502" pin="4"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="353" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="528"><net_src comp="364" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="78" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="364" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="82" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="364" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="544"><net_src comp="292" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="188" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="226" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="116" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="118" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="545" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="556" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="564" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="575"><net_src comp="188" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="86" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="577"><net_src comp="571" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="582"><net_src comp="375" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="78" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="375" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="82" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="375" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="599"><net_src comp="375" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="611"><net_src comp="122" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="292" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="124" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="126" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="620"><net_src comp="128" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="375" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="130" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="644"><net_src comp="200" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="134" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="18" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="641" pin="1"/><net_sink comp="645" pin=3"/></net>

<net id="654"><net_src comp="645" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="662"><net_src comp="138" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="658" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="672"><net_src comp="188" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="678"><net_src comp="391" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="54" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="404" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="58" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="150" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="696"><net_src comp="162" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="701"><net_src comp="175" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="706"><net_src comp="674" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="711"><net_src comp="394" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="716"><net_src comp="169" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="400" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="725"><net_src comp="680" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="730"><net_src comp="407" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="740"><net_src comp="417" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="748"><net_src comp="429" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="753"><net_src comp="435" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="761"><net_src comp="445" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="766"><net_src comp="462" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="774"><net_src comp="474" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="782"><net_src comp="491" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="787"><net_src comp="497" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="792"><net_src comp="212" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="797"><net_src comp="219" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="805"><net_src comp="530" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="810"><net_src comp="536" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="815"><net_src comp="232" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="820"><net_src comp="541" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="828"><net_src comp="584" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="833"><net_src comp="600" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="838"><net_src comp="253" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="843"><net_src comp="605" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="848"><net_src comp="632" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="853"><net_src comp="260" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: compute1_V | {6 }
	Port: hcl_rdv3_V | {}
	Port: prototype_V | {11 }
	Port: prototypeCounter_V | {11 }
 - Input state : 
	Port: i2_proc : compute2_V1 | {1 2 }
	Port: i2_proc : p_0510_0 | {1 }
	Port: i2_proc : compute1_V | {}
	Port: i2_proc : match2 | {5 }
	Port: i2_proc : hcl_rdv3_V | {7 8 }
	Port: i2_proc : prototype_V | {}
	Port: i2_proc : prototypeCounter_V | {}
  - Chain level:
	State 1
		compute2_V1_addr : 1
		compute2_V1_load : 2
		compute1_V_addr : 1
	State 2
		mul_ln791 : 1
		mul_ln821 : 1
		compute1_temp_V : 1
		mul_ln1371 : 1
	State 3
		zext_ln887 : 1
		icmp_ln887 : 1
		i2_V : 1
		br_ln52 : 2
	State 4
		icmp_ln887_29 : 1
		y3_V : 1
		br_ln54 : 2
		zext_ln544_22 : 1
	State 5
		icmp_ln887_31 : 1
		r_V : 1
		br_ln59 : 2
		zext_ln68 : 1
		sum_V : 2
		store_ln62 : 1
	State 6
		icmp_ln887_30 : 1
		x6_V : 1
		br_ln65 : 2
		zext_ln544_23 : 1
		sum1_V_addr : 2
		store_ln66 : 3
	State 7
		icmp_ln887_33 : 1
		x7_V : 1
		br_ln72 : 2
		zext_ln544_25 : 1
		tmp_35 : 1
		zext_ln791_4 : 2
		hcl_rdv3_V_addr : 3
		result_V_addr_2 : 2
		result_V_load_1 : 3
		p_Val2_3 : 4
		icmp_ln887_32 : 1
		x8_V : 1
		br_ln77 : 2
		zext_ln544_24 : 1
		result_V_addr_1 : 2
		result_V_load : 3
	State 8
		zext_ln786 : 1
		p_Result_5 : 1
		select_ln887 : 2
		icmp_ln887_35 : 3
		store_ln73 : 4
	State 9
		icmp_ln887_34 : 1
		store_ln78 : 2
	State 10
		icmp_ln887_36 : 1
		i3_V : 1
		br_ln81 : 2
		zext_ln544_26 : 1
		zext_ln821 : 1
		add_ln821 : 2
		sum1_V_addr_3 : 2
		sum1_V_load : 3
		shl_ln : 1
		ret_V : 2
		zext_ln215 : 3
		ret_V_8 : 4
		result_V_addr_3 : 2
		result_V_load_2 : 3
	State 11
		prototype_V_addr : 1
		p_Repl2_s : 1
		tmp_36 : 2
		shl_ln821 : 1
		store_ln82 : 3
		prototypeCounter_V_a : 1
		zext_ln180 : 1
		store_ln83 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        i2_V_fu_417        |    0    |    0    |    15   |
|          |        y3_V_fu_429        |    0    |    0    |    15   |
|          |         r_V_fu_445        |    0    |    0    |    17   |
|          |        sum_V_fu_462       |    0    |    0    |    17   |
|          |        x6_V_fu_474        |    0    |    0    |    15   |
|    add   |        x7_V_fu_491        |    0    |    0    |    15   |
|          |        x8_V_fu_530        |    0    |    0    |    15   |
|          |        i3_V_fu_584        |    0    |    0    |    15   |
|          |      add_ln821_fu_600     |    0    |    0    |    17   |
|          |        ret_V_fu_623       |    0    |    0    |    19   |
|          |       ret_V_8_fu_632      |    0    |    0    |    25   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln887_fu_411     |    0    |    0    |    11   |
|          |    icmp_ln887_29_fu_423   |    0    |    0    |    11   |
|          |    icmp_ln887_31_fu_439   |    0    |    0    |    13   |
|          |    icmp_ln887_30_fu_468   |    0    |    0    |    11   |
|   icmp   |    icmp_ln887_33_fu_485   |    0    |    0    |    11   |
|          |    icmp_ln887_32_fu_524   |    0    |    0    |    11   |
|          |    icmp_ln887_35_fu_564   |    0    |    0    |    13   |
|          |    icmp_ln887_34_fu_571   |    0    |    0    |    13   |
|          |    icmp_ln887_36_fu_578   |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|          |      mul_ln821_fu_394     |    0    |    0    |    51   |
|    mul   |      mul_ln791_fu_674     |    1    |    0    |    0    |
|          |     mul_ln1371_fu_680     |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  select  |    select_ln887_fu_556    |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|    shl   |      shl_ln821_fu_658     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|   read   | p_0510_0_read_read_fu_150 |    0    |    0    |    0    |
|          |    p_Val2_s_read_fu_156   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln544_fu_382     |    0    |    0    |    0    |
|          |     zext_ln791_fu_388     |    0    |    0    |    0    |
|          |    zext_ln791_3_fu_391    |    0    |    0    |    0    |
|          |   compute1_temp_V_fu_400  |    0    |    0    |    0    |
|          |     zext_ln1371_fu_404    |    0    |    0    |    0    |
|          |     zext_ln887_fu_407     |    0    |    0    |    0    |
|          |    zext_ln544_22_fu_435   |    0    |    0    |    0    |
|          |      zext_ln68_fu_458     |    0    |    0    |    0    |
|          |    zext_ln544_23_fu_480   |    0    |    0    |    0    |
|          |    zext_ln544_25_fu_497   |    0    |    0    |    0    |
|   zext   |    zext_ln791_4_fu_519    |    0    |    0    |    0    |
|          |    zext_ln544_24_fu_536   |    0    |    0    |    0    |
|          |      zext_ln81_fu_541     |    0    |    0    |    0    |
|          |     zext_ln786_fu_545     |    0    |    0    |    0    |
|          |    zext_ln544_26_fu_590   |    0    |    0    |    0    |
|          |     zext_ln821_fu_596     |    0    |    0    |    0    |
|          |     zext_ln215_fu_628     |    0    |    0    |    0    |
|          |      p_Repl2_s_fu_641     |    0    |    0    |    0    |
|          |    zext_ln821_8_fu_655    |    0    |    0    |    0    |
|          |    zext_ln180_1_fu_665    |    0    |    0    |    0    |
|          |     zext_ln180_fu_669     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|     p_Result_s_fu_451     |    0    |    0    |    0    |
|          |     p_Result_5_fu_549     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         tmp_fu_502        |    0    |    0    |    0    |
|          |       tmp_37_fu_605       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       tmp_35_fu_511       |    0    |    0    |    0    |
|          |       shl_ln_fu_615       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |     sext_ln821_fu_637     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |       tmp_36_fu_645       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   366   |
|----------|---------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|result_V|    1   |    0   |    0   |    0   |
| sum1_V |    0   |    2   |    3   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    1   |    2   |    3   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln821_reg_830   |   13   |
|   bvh_d_index_reg_292  |    7   |
| compute1_V_addr_reg_698|    5   |
| compute1_temp_V_reg_717|   32   |
|compute2_V1_addr_reg_693|    5   |
|compute2_V1_load_reg_713|    1   |
| hcl_rdv3_V_addr_reg_789|   18   |
|      i2_V_reg_737      |    7   |
|      i3_V_reg_825      |    8   |
|   mul_ln1371_reg_722   |   18   |
|    mul_ln791_reg_703   |   20   |
|    mul_ln821_reg_708   |   13   |
|  p_0510_0_read_reg_686 |    5   |
|  p_0652_0_i_i_reg_327  |   13   |
|  p_0688_0_i_i_reg_304  |    8   |
|  p_0734_0_i_i_reg_338  |    8   |
|  p_0757_4_i_i_reg_315  |   13   |
|  p_0856_0_i_i_reg_349  |    8   |
|  p_0895_0_i_i_reg_360  |    8   |
|  p_0982_0_i_i_reg_371  |    8   |
|       r_V_reg_758      |   13   |
| result_V_addr_1_reg_812|    8   |
| result_V_addr_2_reg_794|    8   |
| result_V_addr_3_reg_850|    8   |
|     ret_V_8_reg_845    |   18   |
|  sum1_V_addr_3_reg_835 |    8   |
|      sum_V_reg_763     |   13   |
|     tmp_37_reg_840     |    4   |
|      x6_V_reg_771      |    8   |
|      x7_V_reg_779      |    8   |
|      x8_V_reg_802      |    8   |
|      y3_V_reg_745      |    8   |
|  zext_ln544_22_reg_750 |   64   |
|  zext_ln544_24_reg_807 |   64   |
|  zext_ln544_25_reg_784 |   64   |
|    zext_ln81_reg_817   |   14   |
|   zext_ln887_reg_727   |   32   |
+------------------------+--------+
|          Total         |   568  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_169  |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_188  |  p0  |   7  |   8  |   56   ||    38   |
|  grp_access_fu_200  |  p0  |   5  |   8  |   40   ||    27   |
|  grp_access_fu_200  |  p1  |   3  |   1  |    3   ||    15   |
|  grp_access_fu_226  |  p0  |   2  |  18  |   36   ||    9    |
| bvh_d_index_reg_292 |  p0  |   2  |   7  |   14   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   159  || 11.0047 ||   107   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   366  |    -   |
|   Memory  |    1   |    -   |    -   |    2   |    3   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   107  |    -   |
|  Register |    -   |    -   |    -   |   568  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   11   |   570  |   476  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
