// SPDX-FileCopyrightText: © 2024 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0
// SPDX-FileCopyrightText: © 2023 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0
#pragma once

#include "ckernel.h"
#include "ckernel_defs.h"
#include "fw_debug.h"
#include "cpack_common.h"
#include "llk_defs.h"
#ifdef PERF_DUMP
#include "ckernel_perf_api.h"
#endif

using namespace ckernel;
using namespace ckernel::packer;

// wait until math is done and has produced something to pack
inline void _llk_packer_wait_for_math_done_() {
#ifdef PERF_DUMP
    if constexpr (MATH_PACK_DECOUPLE == 0) {
        TTI_SEMWAIT(p_stall::STALL_TDMA, semaphore::t6_sem(semaphore::MATH_PACK), p_stall::STALL_ON_ZERO);
    }
#else
    TTI_SEMWAIT(p_stall::STALL_TDMA, semaphore::t6_sem(semaphore::MATH_PACK), p_stall::STALL_ON_ZERO);
#endif
}

// Tell math that it can write again
inline void _llk_packer_set_math_semaphore_() {
    t6_semaphore_get(semaphore::MATH_PACK);  // Indicate that packer is done and header is written into L1
}

// Wait for all writes to complete in L1 (header + data)
// Tell math it can write again
// Clear dest
template <DstSync Dst, bool is_fp32_dest_acc_en = false /* unused */>
inline void _llk_pack_dest_section_done_() {
#ifdef PERF_DUMP
    if constexpr (MATH_PACK_DECOUPLE) {
        return;
    }
#endif
    if constexpr ((Dst == DstSync::SyncTile16)) {
        _llk_packer_set_math_semaphore_();
    } else if constexpr (Dst == DstSync::SyncTile2) {
        // Tell math that it can write again
        TTI_STALLWAIT(p_stall::STALL_SYNC, p_stall::PACK);  // stall sem update until pack is done
        _llk_packer_set_math_semaphore_();
    } else {
        TTI_STALLWAIT(p_stall::STALL_MATH, p_stall::PACK);  // wait for pack to finish

        if constexpr (Dst == DstSync::SyncFull) {
            TT_ZEROACC(p_zeroacc::CLR_ALL, ADDR_MOD_1, 0);
        } else {
            TT_ZEROACC(p_zeroacc::CLR_HALF, ADDR_MOD_1, (dest_offset_id) % 2);
        }

        // Tell math that it can write again
        _llk_packer_set_math_semaphore_();

        if constexpr (Dst == DstSync::SyncHalf) {
            flip_packer_dest_offset_id();
            select_packer_dest_registers<Dst>();
        }
    }
}

template <DstSync Dst, DstTileFaceLayout FaceLayout, bool untilize = false>
inline void _llk_init_packer_dest_offset_registers_() {
    // Todo: get tile dims based on pack_output
    TTI_STALLWAIT(p_stall::STALL_TDMA, p_stall::PACK);  // wait for pack to finish
    if constexpr (untilize) {
       if constexpr (FaceLayout == ColMajor) {
          // Packer0 :  0,32,  1,33 ...  7, 39
          // Packer1 :  8,40,  9,41 ... 15, 47
          // Packer2 : 16,48, 17,49 ... 23, 55
          // Packer3 : 23,56, 24,57 ... 31, 63
          TT_SETDMAREG(0, 0x000 + 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 0));
          TT_SETDMAREG(0, 0x000 + 0x08, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 1));
          TT_SETDMAREG(0, 0x000 + 0x10, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 2));
          TT_SETDMAREG(0, 0x000 + 0x18, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 3));
          TT_SETDMAREG(0, 0x200 + 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 0));
          TT_SETDMAREG(0, 0x200 + 0x08, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 1));
          TT_SETDMAREG(0, 0x200 + 0x10, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 2));
          TT_SETDMAREG(0, 0x200 + 0x18, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 3));
       } else {
          // Packer0 :  0,16,  1,17 ...  7, 23
          // Packer1 :  8,24,  9,25 ... 15, 31
          // Packer2 : 32,48, 33,49 ... 39, 55
          // Packer3 : 40,56, 41,57 ... 47, 63
          TT_SETDMAREG(0, 0x000 + 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 0));
          TT_SETDMAREG(0, 0x000 + 0x08, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 1));
          TT_SETDMAREG(0, 0x000 + 0x20, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 2));
          TT_SETDMAREG(0, 0x000 + 0x28, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 3));
          TT_SETDMAREG(0, 0x200 + 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 0));
          TT_SETDMAREG(0, 0x200 + 0x08, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 1));
          TT_SETDMAREG(0, 0x200 + 0x20, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 2));
          TT_SETDMAREG(0, 0x200 + 0x28, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 3));
       }
    } else {
       if constexpr (FaceLayout == ColMajor) {
           TT_SETDMAREG(0, 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 0));
           TT_SETDMAREG(0, 0x20, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 1));
           TT_SETDMAREG(0, 0x10, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 2));
           TT_SETDMAREG(0, 0x30, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 3));
           TT_SETDMAREG(0, 0x200 + 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 0));
           TT_SETDMAREG(0, 0x200 + 0x20, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 1));
           TT_SETDMAREG(0, 0x200 + 0x10, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 2));
           TT_SETDMAREG(0, 0x200 + 0x30, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 3));
       } else {  // Default to row major layout
           TT_SETDMAREG(0, 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 0));
           TT_SETDMAREG(0, 0x10, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 1));
           TT_SETDMAREG(0, 0x20, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 2));
           TT_SETDMAREG(0, 0x30, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 3));
           TT_SETDMAREG(0, 0x200 + 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 0));
           TT_SETDMAREG(0, 0x200 + 0x10, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 1));
           TT_SETDMAREG(0, 0x200 + 0x20, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 2));
           TT_SETDMAREG(0, 0x200 + 0x30, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 3));
       }
    }
    select_packer_dest_registers<Dst>();
}

template <DstSync Dst, DstTileFaceLayout FaceLayout = RowMajor, bool untilize = false, bool is_fp32_dest_acc_en = false /* unused */>
inline void _llk_pack_dest_init_() {
    tensix_sync();
    reset_dest_offset_id();
    _llk_init_packer_dest_offset_registers_<Dst,FaceLayout,untilize>();
    packer_addr_counter_init();
    pack_sync_tile_dst_ptr = 0;
}

template <bool mail2math=true, bool mail2pack=true>
inline void _llk_pack_get_tile_(std::uint32_t tile_index, uint32_t *p_tile) {
    if constexpr (mail2pack) {
       *p_tile =  mailbox_read(ThreadId::UnpackThreadId);
    } else {
       *p_tile = 0;
    }
}

template <bool mail2math=true, bool mail2pack=true>
inline void _llk_pack_release_tile_() {
    if constexpr (mail2pack) {
       semaphore_get(semaphore::UNPACK_OPERAND_SYNC);
    }
}

inline void _llk_pack_debug_dump_(std::uint8_t *data, std::uint32_t byte_size) {
    debug_dump(data, byte_size);
}

inline void _llk_pack_debug_dump_seek_(std::uint8_t offset) {
    debug_dump_seek(offset);
}

template<bool is_fp32_dest_acc_en = false /* unused */, bool is_tile_dim_reconfig_en = false /* unused */, DstTileFaceLayout FaceLayout = DstTileFaceLayout::RowMajor /* unused */>
inline void _llk_pack_reconfig_data_format_(const std::uint32_t pack_dst_format, const std::uint32_t tile_size) {
    if(pack_dst_format != (uint)DataFormat::Invalid) {
        reconfig_packer_data_format(pack_dst_format, tile_size);
    }
}

template<bool is_fp32_dest_acc_en = false /* unused */, bool is_tile_dim_reconfig_en = false /* unused */, DstTileFaceLayout FaceLayout = DstTileFaceLayout::RowMajor /* unused */>
inline void _llk_pack_reconfig_data_format_(const std::uint32_t old_pack_dst_format, const std::uint32_t new_pack_dst_format, const std::uint32_t new_tile_size) {
    if((old_pack_dst_format != new_pack_dst_format)
       && (old_pack_dst_format != (uint)DataFormat::Invalid)
       && (new_pack_dst_format != (uint)DataFormat::Invalid)) {
        reconfig_packer_data_format(new_pack_dst_format, new_tile_size);
    }
}

TT_ALWAYS_INLINE void _llk_pack_relu_config_(std::uint32_t config) {
    ReluType mode = (config&0xf) == 0 ? ReluType::NO_RELU : ((config&0xf) == 3 ? ReluType::MAX_THRESHOLD_RELU : ReluType::MIN_THRESHOLD_RELU);
    uint32_t threshold = (config>>16) << STACC_RELU_ReluThreshold_SHAMT;
    TTI_SETDMAREG(0, 0, 0, LO_16(p_gpr_pack::TMP0));
    TTI_SETDMAREG(0,((uint32_t)mode), 0, HI_16(p_gpr_pack::TMP0));
    TTI_SETDMAREG(0, threshold, 0, LO_16(p_gpr_pack::TMP1));
    TTI_SETDMAREG(0, 0, 0, HI_16(p_gpr_pack::TMP1));
	TTI_STALLWAIT(p_stall::STALL_CFG, p_stall::PACK);
    TTI_WRCFG(p_gpr_pack::TMP0,  p_cfg::WRCFG_32b, STACC_RELU_ApplyRelu_ADDR32);
    TTI_WRCFG(p_gpr_pack::TMP1,  p_cfg::WRCFG_32b, STACC_RELU_ReluThreshold_ADDR32);
    TTI_NOP; TTI_NOP;
}

inline void _llk_pack_reconfig_l1_acc_(const std::uint32_t enable) {
    TT_LLK_DUMP("llk_pack_reconfig_l1_acc({})", enable);
}

template <bool untilize = false, ReduceDim dim>
inline void _llk_pack_reduce_mask_config_() {
    // More information about the configuration can be read in B0 llk_pack_common.h
    // The only difference is that on GS we cannot configure which packer uses which
    // TILE_ROW_SET_MAPPING[0:3] register; the mapping is 1:1
    uint32_t edge_offset_sec1_mask = 0xffff;

    // Wait for packer to finish to avoid breaking its current configuration
    TTI_STALLWAIT(p_stall::STALL_CFG, p_stall::PACK);

    if constexpr (dim == ReduceDim::REDUCE_ROW) {
        edge_offset_sec1_mask = 0x0001;
        // Configure TILE_ROW_SET_MAPPING registers
        if constexpr (untilize) {
            TTI_SETDMAREG(0, 0x1111, 0, LO_16(p_gpr_pack::TMP0));
            TTI_SETDMAREG(0, 0x1111, 0, HI_16(p_gpr_pack::TMP0));

            TTI_WRCFG(p_gpr_pack::TMP0,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32);
            TTI_WRCFG(p_gpr_pack::TMP0,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_1_row_set_mapping_0_ADDR32);
            TTI_WRCFG(p_gpr_pack::TMP0,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_2_row_set_mapping_0_ADDR32);
            TTI_WRCFG(p_gpr_pack::TMP0,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_3_row_set_mapping_0_ADDR32);
        } else {
            TTI_SETDMAREG(0, 0x5555, 0, LO_16(p_gpr_pack::TMP0));
            TTI_SETDMAREG(0, 0x5555, 0, HI_16(p_gpr_pack::TMP0));

            TTI_WRCFG(p_gpr_pack::TMP0,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32);
            TTI_WRCFG(p_gpr_pack::TMP0,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_2_row_set_mapping_0_ADDR32);
        }
    } else if constexpr (dim == ReduceDim::REDUCE_COL) {
        // Configure TILE_ROW_SET_MAPPING registers
        if constexpr (untilize) {
            TTI_SETDMAREG(0, 0x0005, 0, LO_16(p_gpr_pack::TMP_LO));
        } else {
            TTI_SETDMAREG(0, 0x0001, 0, LO_16(p_gpr_pack::TMP_LO));
        }
        TTI_WRCFG(p_gpr_pack::TMP_LO,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32);
        TTI_WRCFG(p_gpr_pack::TMP_LO,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_1_row_set_mapping_0_ADDR32);
    } else if constexpr (dim == ReduceDim::REDUCE_SCALAR) {
        edge_offset_sec1_mask = 0x0001;
        TTI_SETDMAREG(0, 0x0001, 0, LO_16(p_gpr_pack::TMP_LO));
        TTI_WRCFG(p_gpr_pack::TMP_LO,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32);
    }

    // Initialize TMP registers with values we need to write in PCK_EDGE_OFFSET_SEC[0:1] registers
    TTI_SETDMAREG(0, LOWER_HALFWORD(edge_offset_sec1_mask), 0, LO_16(p_gpr_pack::TMP_LO));

    // Write to PCK_EDGE_OFFSET_SEC[0:1] registers
    TTI_WRCFG(p_gpr::ZERO,  p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC0_mask_ADDR32); // edge_offset_sec0_mask == p_gpr::ZERO
    TTI_WRCFG(p_gpr_pack::TMP_LO,  p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC1_mask_ADDR32);

    TTI_NOP; TTI_NOP;
}

inline void _llk_pack_reduce_mask_clear_() {
    // Set masks to default value to pass through all the datums
    uint32_t edge_offset_sec0_mask = 0xffff;

    TTI_SETDMAREG(0, LOWER_HALFWORD(edge_offset_sec0_mask), 0, LO_16(p_gpr_pack::TMP_LO));

    // Wait for packer to finish to avoid breaking its current configuration
    TTI_STALLWAIT(p_stall::STALL_CFG, p_stall::PACK);

    TTI_WRCFG(p_gpr_pack::TMP_LO,  p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC0_mask_ADDR32);
    TTI_WRCFG(p_gpr_pack::TMP_LO,  p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC0_mask_ADDR32+1);

    // Clear out TILE_ROW_SET_MAPPING registers
    //for (uint i = 0; i < 4; i++) {
    //    TTI_WRCFG(p_gpr::ZERO,  p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32 + i); // All mappings point to PCK_EDGE_OFFSET_SEC0_mask_ADDR32
    //}

    TTI_NOP; TTI_NOP;
}
