{
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "PEModules": [],
    "cpu_cycles_pass2_start": 2256176958362694,
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "tb": [
            "tb",
            "g7hgQ",
            "module",
            2
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "tb"
    ],
    "cycles_program_begin": 2256176640245837,
    "perf": [
        [
            0.053961038589477539,
            0.034537999999999999,
            0.011164,
            226408,
            227076,
            1679945680.4665251,
            2256176815205012,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.057209968566894531,
            0.036212000000000001,
            0.012739,
            226748,
            227396,
            1679945680.469774,
            2256176828830723,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.057246923446655273,
            0.036212000000000001,
            0.012777,
            226748,
            227396,
            1679945680.469811,
            2256176828954752,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.060859918594360352,
            0.036720000000000003,
            0.014279999999999999,
            227924,
            227928,
            1679945680.473424,
            2256176844150376,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.066349029541015625,
            0.040349000000000003,
            0.016139000000000001,
            228972,
            241328,
            1679945680.4789131,
            2256176867220703,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.066400051116943359,
            0.040385999999999998,
            0.016154000000000002,
            228972,
            241328,
            1679945680.4789641,
            2256176867396902,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.068698883056640625,
            0.040578000000000003,
            0.018259999999999998,
            230612,
            241328,
            1679945680.4812629,
            2256176877077308,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.068727016448974609,
            0.040598000000000002,
            0.018269000000000001,
            230612,
            241328,
            1679945680.4812911,
            2256176877170318,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.068747997283935547,
            0.040612000000000002,
            0.018275,
            230612,
            241328,
            1679945680.481312,
            2256176877249400,
            "doGAToPass2",
            "entry"
        ],
        [
            0.088042020797729492,
            0.041856999999999998,
            0.018275,
            229056,
            241328,
            1679945680.5006061,
            2256176958339994,
            "DoPass2",
            "entry"
        ],
        [
            0.096977949142456055,
            0.045988000000000001,
            0.020993999999999999,
            231652,
            241328,
            1679945680.509542,
            2256176995858954,
            "DoPass2",
            "exit"
        ]
    ],
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 32908,
                "mod": "std",
                "mode": 4,
                "out": "reYIK_d.o",
                "archive": "archive.44/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "tb": {
            "g7hgQ_d": {
                "bytes": 21618,
                "mod": "tb",
                "archive": "archive.44/_prev_archive_1.a",
                "checksum": 0,
                "out": "g7hgQ_d.o",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7676,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        }
    },
    "SIMBData": {
        "archive": "archive.44/_27193_archive_1.a",
        "out": "amcQwB.o",
        "bytes": 66896,
        "text": 0
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_stime_sec": 0.018275,
            "ru_utime_sec": 0.041907,
            "ru_maxrss_kb": 63188,
            "ru_minflt": 24690,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 36
        },
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0068120000000000003,
            "ru_utime_sec": 0.011556,
            "ru_maxrss_kb": 16532,
            "ru_minflt": 6341,
            "ru_majflt": 0,
            "ru_nivcsw": 6,
            "ru_nvcsw": 17
        },
        "realTime": 0.098581075668334961,
        "totalObjSize": 66896,
        "ru_childs_end": {
            "ru_stime_sec": 0.0078549999999999991,
            "ru_utime_sec": 0.012598,
            "ru_maxrss_kb": 16988,
            "ru_minflt": 6934,
            "ru_majflt": 0,
            "ru_nivcsw": 8,
            "ru_nvcsw": 18
        },
        "cpu_cycles_cgstart": 2256176958440895,
        "nMops": 1104,
        "nQuads": 523,
        "Frontend(%)": 89.128767671379038,
        "ru_self_end": {
            "ru_stime_sec": 0.021172,
            "ru_utime_sec": 0.047385999999999998,
            "ru_maxrss_kb": 68804,
            "ru_minflt": 27136,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 37
        },
        "cpu_cycles_end": 2256177002379223,
        "cpu_cycles_total": 362133386,
        "outputSizePerQuad": 127.90822179732314,
        "CodeGen(%)": 10.871232328620964,
        "peak_mem_kb": 241328
    },
    "CompileStatus": "Successful",
    "Misc": {
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "default_output_dir": "csrc",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "daidir": "/home/jvelten/projects/verilog_repair/benchmarks/lshift_reg/simv.daidir",
        "archive_dir": "archive.44",
        "master_pid": 27193,
        "cwd": "/home/jvelten/projects/verilog_repair/benchmarks/lshift_reg",
        "daidir_abs": "/home/jvelten/projects/verilog_repair/benchmarks/lshift_reg/simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/home/jvelten/projects/verilog_repair/benchmarks/lshift_reg/csrc"
    },
    "incremental": "on",
    "CompileProcesses": [
        "cgproc.27193.json"
    ],
    "rlimit": {
        "data": -1,
        "stack": -1
    }
}