{"path":"PDF Library/30 Rock Production Engineering - Product Manuals/Sony/8000X/Block Diagrams/MVSX Boards/133_MVS-8000X_FC-112_E.pdf","text":"5/1/2012 MKS-8450X FC-112 Board 1 MKS-8450X FC-112 Board Format Converter Service Training Document MKS-8450X FC-112 Board 2 5/1/2012 2 Table of Contents 1. Overall 2. Main Functions 3. Board Layout 4. Block Diagram 5. JTAG 6. FPGA Configuration 7. Explanation of LEDs and Switches 8. Explanation of TP Terminals MKS-8450X FC-112 Board 3 5/1/2012 1. Overall The support time is undecided.  Input Format Converter Board( FC-112 Board) for MVS- 8000X.  2 boards can be installed into MVS-8000X.  4CH IP Format Convert are mounted in addition to 8CH Up Converter(SD→HD)/Down Converter(HD→SD)/Cross Converter (HD→HD) same as MVS-8000G/GSF.  CXD9214GG(Venus) is adopted for Format Converter. This IC was developed by Camera Storage Division.  Timing signals of Format Converter is generated in FPGA.  FC input has the function of Frame Synchronize that uses DDR2 memory. MKS-8450X FC-112 Board 4 5/1/2012 2. Main Functions  Format Converter Up (SD→HD) Converter 8CH Down (HD→SD) Converter 8CH Cross (HD→HD) Converter 8CH IP (HD→3G) Converter 4CH PI (3G→HD) Converter 4CH ・Input signal to Format Converter must be synchronized with the reference signal into the Sw’er. Also, the reference signal should be only BlackBurst. ・Format-converted signal gets delayed for one frame. ・FC 8CH(4CH)inputs are dedicated input terminals.  Frame Synchronizer Frame Synchronizer (HD/SD) 8CH Frame Synchronizer (3G) 4CH ・FC-112 support to the input video signal of the asynchronization. MKS-8450X FC-112 Board 5 5/1/2012 Supported Video Format input Format Converter System Format （Signal Format） Output Format Converter Input Format (FC-112) Output Format(OUT-35) 720P/59.94,1080i/59.94 480i/59.94 Converted and outputted in the format set for the FC Input Format 720P/50,1080i/50 576i/50 576i/50,1080i/50 720P/50 480i/59.94,1080i/59.94 720P/59.94 576i/50,720P/50, 1080P/59.94 1080i/50 480i/59.94,720P/59.94, 1080P/59.94 1080i/59.94 1080i/59.94 1080P/59.94 1080i/50 1080P/50 MKS-8450X FC-112 Board 6 5/1/2012 Unsupported Video Format  1080PsF/24  1080PsF/30  1080i/60  1080PsF/23.976 ＊The conversion into the above Video Formats cannot be performed. MKS-8450X FC-112 Board 7 5/1/2012 7 Up Converter (SD → HD) Adjustable with Respect to Each CH  Aspect  Edge Crop  Squeeze  Letter Box (16:9)  Convert  Select from Frame/Field/Adaptive  Position Control  Horizontal adjustment for Edge Crop  Vertical adjustment for Letter Box  Enhancer  Adjustment of outline correction Original(SD 4:3) Edge Crop (HD 16:9) Squeeze (HD 16:9) Letter Box (HD 16:9) MKS-8450X FC-112 Board 8 5/1/2012 8 Down Converter (HD → SD) Adjustable with Respect to Each CH  Aspect  Edge Crop  Squeeze  Letter Box (16:9)  Semi Letter Box (14:9)  Semi Letter Box (13:9)  Position Control  Horizontal adjustment for Edge Crop  Enhancer  Adjustment of outline correction Original(HD 16:9) Edge Crop (SD 4:3) Semi Letter Box (SD 4:3) Squeeze (SD 4:3) Letter Box (SD 4:3) Semi Letter Box (SD 4:3) MKS-8450X FC-112 Board 9 5/1/2012 9 Cross Converter (HD → HD) The conversion is performed as follows:  1080i to 720p  720p to 1080i There are no items to be adjusted. The followings are not supported:  1080PsF to 720p  720P to 1080psF  720p to 720p (simple delay) MKS-8450X FC-112 Board 10 5/1/2012 IP Convert(HD→3G) The conversion is performed as follows:  1080i to 1080p There are no items to be adjusted. PI Convert(3G→HD) The conversion is performed as follows:  1080p to 1080i There are no items to be adjusted. MKS-8450X FC-112 Board 11 5/1/2012 1.Power 2.PLL / Video Timming 3.Input SDI (Frame Synchronizer) 4.Format Converter 5.Output SDI (Format Converter I/F) 6. Control VENUSDDR SDRAMVENUSDDR SDRAMLX30TVENUSDDR SDRAMVENUSDDR SDRAMLX30TLX50TDC-DC1.0V-1DC-DC2.5V-1DC-DC1.0V-2DC-DC3.3VDC-DC2.5V-2 M29W 256XC3S200 ANVENUSDDR SDRAMVENUSDDR SDRAMLX30TVENUSDDR SDRAMVENUSDDR SDRAMLX30TLX50TJTAGDC-DC1.2VDDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2 DC-DC 1.8V 3. Board Layout MKS-8450X FC-112 Board 12 5/1/2012 VENUSDDR SDRAMVENUSDDR SDRAMLX30TVENUSDDR SDRAMVENUSDDR SDRAMLX30TLX50TDC-DC1.0V-1DC-DC2.5V-1DC-DC1.0V-2DC-DC3.3VDC-DC2.5V-2 M29W 256XC3S200 ANVENUSDDR SDRAMVENUSDDR SDRAMLX30TVENUSDDR SDRAMVENUSDDR SDRAMLX30TLX50TJTAGDC-DC1.2VDDR2DDR2DDR2DDR2DDR2DDR2DDR2DDR2 DC-DC 1.8V SDI CH1-CH4 SDI CH5-CH8 SDI CH1,CH2 SDI CH3,CH4 SDI CH5,CH6 SDI CH7,CH8 LVDS LVDS LVDS LVDS Video Signal Flow MKS-8450X FC-112 Board 13 5/1/2012 4. Block Diagram +12V DC-DC CONV. DD201 +12V-1 1.0V-1 TP202 D301 to IC2,IC4,IC5 CNB1 CNL1 MFSDI CNB1 LVDS Distributor CADEC IC1 CLK PLL DC-DC CONV. DD202 1.0V-2 TP203 D302 D203 TP201 12V IC4 IC5 VCLK IC501 IC502 CNB1 TP604VD TP605FD VDO CNL1 CNE1 F201 F202 F203 to IC3,,IC6,IC7 DDR MEMORY DC-DC CONV. DD204 1.2V TP205 D303 F205 to IC1,IC11,IC12, IC13,IC14,IC15, IC16,IC17,IC18 DC-DC CONV. DD203 1.8V TP204 D304 F204 to IC2,IC3 DC-DC CONV. DD205 2.5V-1 TP206 D305 F206 to IC2,IC4,IC5, IC11,IC12,IC13,I C14 DC-DC CONV. DD206 2.5V-2 TP207 D306 F207 to IC3,IC6,IC7, IC15,IC16,IC17,I C18 DC-DC CONV. DD207 3.3V TP208 D307 F208 to IC1,IC2,IC3,IC4, IC5,IC6,IC7 IC401-IC404 DC-DC REG. 1.0V-AVCC1/2/3/4 1.2V-APLL1/2/3/4 1.2V-AVT1/2/3/4 to IC2,IC3,IC4,IC5,IC6,IC7 IC405-IC408 DC-DC REG. to IC2,IC3,IC4,IC5,IC6,IC7 IC409-IC412 DC-DC REG. to IC2,IC3,IC4,IC5,IC6,IC7 TP401/TP402/TP403/TP404 TP405/TP406/TP407/TP408 TP409/TP410/TP411/TP412 FCIF FORMAT CONV.(1ch) FORMAT CONV.(2ch) DDR MEMORY FCIF FORMAT CONV.(3ch) DDR MEMORY FORMAT CONV.(4ch) IC5 DDR MEMORY FCIF FORMAT CONV.(5ch) DDR MEMORY FORMAT CONV.(6ch) DDR MEMORY FCIF FORMAT CONV.(7ch) DDR MEMORY FORMAT CONV.(8ch) IC11 IC12IC1501,IC1502 IC1701,IC1702 IC2101,IC2102 IC2501,IC2502 IC2901,IC2902 IC1901,IC1902 IC2301,IC2302 IC2701,IC2702 IC13 IC14 IC15 IC16 IC17 IC18 IC5 IC6 IC7 CNE1 INFC_OUT01 INFC_OUT02 INFC_OUT03 INFC_OUT04 INFC_OUT05 INFC_OUT06 INFC_OUT07 INFC_OUT08 FC_IN01 FC_IN02 FC_IN03 FC_IN04 FC_IN05 FC_IN06 FC_IN07 FC_IN08 MFSDI IC2 SS1_TX4-7 SS1_TX0-3 SS2_TX4-7 SS2_TX0-3 IC3 CLK PLL IC503 LVDS Distributor LVDS Distributor LVDS Distributor LVDS Distributor IC504 IC505 IC506 IC507 TXCLK VCLK FC_TXCLK FC_VCLK to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 VDI FDI BUF VDO FDO HDO CKXO FC_VD FC_FD FC_HD FC_CKX to IC2,IC3,IC4,IC5,IC6,IC7 LVDS Reciver IC601 VD FD XPT_CLK BUF to IC2,IC3,IC4,IC5,IC6,IC7 LED Driver D801 D803 D802 D804 D1301 STATUS BECON POWER PLL UNLOCK CONF ERR IC801,IC1301 THERMO EEPROM IC803 FLASH MEMORY DDR2 MEMORY IC3101,IC3102 DDR2 MEMORY IC3201,IC3202 DDR2 MEMORY IC3301,IC3302 DDR2 MEMORY IC3401,IC3402 CNC1 CPU_CLK RESET RST_SW S601 RESET IC609,IC610,IC607 IC605,IC606 FDO HDO CKXO FC_VD FC_FD FC_HD FC_CKX EPR2 CN1401 JTAG BUF IC1401,IC1402 TDI,TMS,TCKTDO SLOT TP602 CPU_CLK CNB1 TP601 BUF FC_VD1/2/3/4/5/6 FC_FD1/2/3/4/5/6 FC_HD3/4/5/6 FC_CKX3/4/5/6 VD1/2/3/4/5/6 FD1/2/3/4/5/6 HD3/4/5/6 CKX3/4/5/6 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 IC804 IC802 CNC1 XPT_ADRS PIF BUF CPU_DATA CPU_ADR CPU_CTRL IC602 XPT_DATA XPT_CTRL IC901,IC902,IC1001 to IC1,IC2,IC3,IC4, 　　IC5,IC6,IC7 DDR MEMORY TP611 TP610 TP612 TP613 TP607 TP606 TP608 TP609 DC-DC REG. IC413-IC416 +1.25V+2.5V-1 +2.5V-2 DC-DC REG. IC3103,IC3203,IC3303,IC3403 +0.9V +1.8V Power PLL / Video Timming Input SDI (Frame Synchronizer) Format Converter Output SDI (Format Converter I/F) Control PLL / Video Timming Power Format Converter Format Converter Format Converter Output SDI (Format Converter I/F) Output SDI (Format Converter I/F) Output SDI (Format Converter I/F) MKS-8450X FC-112 Board 14 5/1/2012 4-1. Power Block  Generating +3.3V, +2.5V(2 lines), +1.8V, +1.2V, +1.0V(2 lines) from +12V power supply.  Generating +1.0V and +1.2V for FPGAs from +1.8V.  Generating +1.25V for DDR Memorys(Venus) from +2.5V.  Generating +0.9V for DDR2 Memorys from +1.8V. +12V DC-DC CONV. DD201 +12V-1 1.0V-1 TP202 D301 to IC2,IC4,IC5 CNB1 DC-DC CONV. DD202 1.0V-2 TP203 D302 D203 TP201 12V F201 F202 F203 to IC3,,IC6,IC7 DC-DC CONV. DD204 1.2V TP205 D303 F205 to IC1,IC11,IC12, IC13,IC14,IC15, IC16,IC17,IC18 DC-DC CONV. DD203 1.8V TP204 D304 F204 to IC2,IC3 DC-DC CONV. DD205 2.5V-1 TP206 D305 F206 to IC2,IC4,IC5, IC11,IC12,IC13,I C14 DC-DC CONV. DD206 2.5V-2 TP207 D306 F207 to IC3,IC6,IC7, IC15,IC16,IC17,I C18 DC-DC CONV. DD207 3.3V TP208 D307 F208 to IC1,IC2,IC3,IC4, IC5,IC6,IC7 IC401-IC404 DC-DC REG. 1.0V-AVCC1/2/3/4 1.2V-APLL1/2/3/4 1.2V-AVT1/2/3/4 to IC2,IC3,IC4,IC5,IC6,IC7 IC405-IC408 DC-DC REG. to IC2,IC3,IC4,IC5,IC6,IC7 IC409-IC412 DC-DC REG. to IC2,IC3,IC4,IC5,IC6,IC7 TP401/TP402/TP403/TP404 TP405/TP406/TP407/TP408 TP409/TP410/TP411/TP412 DC-DC REG. IC413-IC416 +1.25V+2.5V-1 +2.5V-2 DC-DC REG. IC3103,IC3203,IC3303,IC3403 +0.9V +1.8V MKS-8450X FC-112 Board 15 5/1/2012 4-2. PLL / Video Timming Block VCLK from CA-82(SG-272) Board is supplied to PLL IC( IC502) for the input video format,and PLL IC(IC503) for the Format Convert. and generates two kinds of reference clocks(ex.74MHz, 148MHz). Video timing signal is distributed to FPGA(IC2～ IC7) by CADEC(IC1). CNB1 LVDS Distributor CLK PLL VCLK IC501 IC502 CLK PLL IC503 LVDS Distributor LVDS Distributor LVDS Distributor LVDS Distributor IC504 IC505 IC506 IC507 TXCLK VCLK FC_TXCLK FC_VCLK to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 CADEC IC1CNB1 TP604VD TP605FD VDO VDI FDI BUF VDO FDO HDO CKXO FC_VD FC_FD FC_HD FC_CKX to IC2,IC3,IC4,IC5,IC6,IC7 LVDS Reciver IC601 VD FD XPT_CLK BUF to IC2,IC3,IC4,IC5,IC6,IC7 LED Driver D801 D803 D802 D804 D1301 STATUS BECON POWER PLL UNLOCK CONF ERR IC801,IC1301 THERMO EEPROM IC803 FLASH MEMORY CNC1 CPU_CLK RESET RST_SW S601 RESET IC609,IC610,IC607 IC605,IC606 FDO HDO CKXO FC_VD FC_FD FC_HD FC_CKX EPR2 CN1401 JTAG BUF IC1401,IC1402 TDI,TMS,TCKTDO SLOT TP602 CPU_CLK CNB1 TP601 BUF FC_VD1/2/3/4/5/6 FC_FD1/2/3/4/5/6 FC_HD3/4/5/6 FC_CKX3/4/5/6 VD1/2/3/4/5/6 FD1/2/3/4/5/6 HD3/4/5/6 CKX3/4/5/6 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 IC804 IC802 IC602 TP611 TP610 TP612 TP613 TP607 TP606 TP608 TP609 MKS-8450X FC-112 Board 16 5/1/2012 4-3. Input SDI (FrameSynchronizer) MFSDI(IC2,IC3) convert SDI signals from CNI-37 board into Parallel signals. Next, Parallel signals convert into Differential signal(LVDS). MFSDI(IC2,IC3) achieve Frame Synchronizer function by using DDR2 memory(IC3101,3102, IC3201,3202, IC3301,3302,IC3401, 3402). CNL1 MFSDI CNE1 FC_IN01 FC_IN02 FC_IN03 FC_IN04 FC_IN05 FC_IN06 FC_IN07 FC_IN08 MFSDI IC2 SS1_TX4-7 SS1_TX0-3 SS2_TX4-7 SS2_TX0-3 IC3 DDR2 MEMORY IC3101,IC3102 DDR2 MEMORY IC3201,IC3202 DDR2 MEMORY IC3301,IC3302 DDR2 MEMORY IC3401,IC3402 MKS-8450X FC-112 Board 17 5/1/2012 4-4. Format Converter Block Differential signal(LVDS) sent from MFSDI(IC2,IC3) is converted into Parallel signal with FCIF(IC4~IC7). Next, Parallel signal is sent to Format Converter IC of IC11~IC18. In Format Converter IC, Format Convert is done by using external DDR memory. The signal that Format Convert is done is sent to FCIF(IC4~IC7) again. IC4 IC5 CNL1 DDR MEMORY FCIF FORMAT CONV.(1ch) FORMAT CONV.(2ch) DDR MEMORY FCIF FORMAT CONV.(3ch) FORMAT CONV.(4ch) IC5 DDR MEMORY FCIF FORMAT CONV.(5ch) FORMAT CONV.(6ch) DDR MEMORY FCIF FORMAT CONV.(7ch) FORMAT CONV.(8ch) IC11 IC12IC1501,IC1502 IC1701,IC1702 IC2101,IC2102 IC2501,IC2502 IC2901,IC2902 IC1901,IC1902 IC2301,IC2302 IC2701,IC2702 IC13 IC14 IC15 IC16 IC17 IC18 IC5 IC6 IC7 CNE1 INFC_OUT01 INFC_OUT02 INFC_OUT03 INFC_OUT04 INFC_OUT05 INFC_OUT06 INFC_OUT07 INFC_OUT08 DDR MEMORY DDR MEMORY DDR MEMORY DDR MEMORY MKS-8450X FC-112 Board 18 5/1/2012 4-5.Output SDI (Format Converter I/F) Block Parallel signal sent from Format Converter IC(IC11~IC18) is converted into SDI signal by FCIF(IC4~IC7),and output. FCIF(IC4~IC7) control Format Converter IC(IC11~IC18). IC4 CNL1 DDR MEMORY FCIF FORMAT CONV.(1ch) FORMAT CONV.(2ch) DDR MEMORY FCIF FORMAT CONV.(3ch) FORMAT CONV.(4ch) IC5 DDR MEMORY FCIF FORMAT CONV.(5ch) FORMAT CONV.(6ch) DDR MEMORY FCIF FORMAT CONV.(7ch) FORMAT CONV.(8ch) IC11 IC12IC1501,IC1502 IC1701,IC1702 IC2101,IC2102 IC2501,IC2502 IC2901,IC2902 IC1901,IC1902 IC2301,IC2302 IC2701,IC2702 IC13 IC14 IC15 IC16 IC17 IC18 IC5 IC6 IC7 CNE1 INFC_OUT01 INFC_OUT02 INFC_OUT03 INFC_OUT04 INFC_OUT05 INFC_OUT06 INFC_OUT07 INFC_OUT08 DDR MEMORY DDR MEMORY DDR MEMORY DDR MEMORY MKS-8450X FC-112 Board 19 5/1/2012 4-6. Control Block All FC-112 is controlled from Local CPU on XPT-31 Board. Address Decode, Chip Select and Bus Control signals for control FPGAs is generated with CADEC(IC1). FPGA Configuration data is stored in FLASH MEMORY(IC804). CADEC IC1CNB1 TP604VD TP605FD VDO VDI FDI BUF VDO FDO HDO CKXO FC_VD FC_FD FC_HD FC_CKX to IC2,IC3,IC4,IC5,IC6,IC7 LVDS Reciver IC601 VD FD XPT_CLK BUF to IC2,IC3,IC4,IC5,IC6,IC7 LED Driver D801 D803 D802 D804 D1301 STATUS BECON POWER PLL UNLOCK CONF ERR IC801,IC1301 THERMO EEPROM IC803 FLASH MEMORY CNC1 CPU_CLK RESET RST_SW S601 RESET IC609,IC610,IC607 IC605,IC606 FDO HDO CKXO FC_VD FC_FD FC_HD FC_CKX EPR2 CN1401 JTAG BUF IC1401,IC1402 TDI,TMS,TCKTDO SLOT TP602 CPU_CLK CNB1 TP601 BUF FC_VD1/2/3/4/5/6 FC_FD1/2/3/4/5/6 FC_HD3/4/5/6 FC_CKX3/4/5/6 VD1/2/3/4/5/6 FD1/2/3/4/5/6 HD3/4/5/6 CKX3/4/5/6 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 to IC2,IC3,IC4,IC5,IC6,IC7 IC804 IC802 IC602 TP611 TP610 TP612 TP613 TP607 TP606 TP608 TP609 MKS-8450X FC-112 Board 20 5/1/2012 5. JTAG  Only CADEC (IC1) is rewritable in the JTAG chain. FPGA can be written by downloading the data from the control panel.  The JTAG chain with only CADEC (IC1) can be obtained by mounting 0 ohm resistance on R1422 and setting R1423 and R1429 to No Mount. CN1401 TDI IC1 TDO R1422 R1429 R1423 IC3 IC6 IC7 IC5 IC2 NoMount EPR2 IC4 MFSDI MFSDI FCIF FCIF FCIF FCIF CADEC MKS-8450X FC-112 Board 21 5/1/2012 21 6. FPGA Configuration  On FC-112 board, six FPGAs (IC2~IC7) are mounted. FPGA Configuration data is stored in the flash memory(IC804) on the FC-112 board. They are configured by Local CPU on the XPT-31 board when the power is turned on. The [CONF ERR] LED on the front of the board is turned off when the configuration is completed.  If a system format that cannot be converted is set, or if Tri Sync is selected as the external synchronizing signal, the configuration of FPGAs will not start. In this case, the [CONF ERR] LED on the front of the board will remain lighted ON. MKS-8450X FC-112 Board 22 5/1/2012 Formats and Config Data reference  The data to configure FPGAs varies depending on the conversion type:Up, Down ,Cross, IP or PI Conversion. Input Format System Format IC2,IC3 (MFSDI) IC4,IC5,IC6,IC7 (FCIF) Up Convert SD HD FPGA-3 FPGA-2 Down Convert HD SD FPGA-2 FPGA-3 Cross Convert HD HD FPGA-2 FPGA-2 IP Convert HD 3G FPGA-2 FPGA-1 PI Convert 3G HD FPGA-1 FPGA-2 Indetermination MKS-8450X FC-112 Board 23 5/1/2012 23 7. Explanation of LEDs and Switches POWER BECON STATUS A SIDE MB EPR2 CN1401  Status LED  Status LED consists of POWER(D802), BECON(D803), and STATUS(D801).  It always lights green, off, and off, on V9.10. Power Supply LED RST PLL UNLOCK CONF ERR CC UN Lock LED FPGA Config Status LED S601 D804 D1301  Power Supply LED : lights green when the Voltage is normal.  12V(D203), 3.3V(D307), 2.5V-2(D306), 2.5V-1(D305), 1.8V(D304), 1.2V(D303),1.0V-2(D302), 1.0V-1(D301) MKS-8450X FC-112 Board 24 5/1/2012 24 POWER BECON STATUS A SIDE MB EPR2 CN1401  CC UNLock LED  CC1_UNLOCK LED(D501) lights off when clock cleaner IC(IC502) on the board is working well, and red when abnormality occurs.  CC2_UNLOCK LED(D502) lights off when clock cleaner IC(IC503) on the board is working well, and red when abnormality occurs. Power Supply LED RST PLL UNLOCK CONF ERR CC UN Lock LED FPGA Config Status LED S601 D804 D1301  FPGA Configuration Status LED  FPGA Configuration Status LED(D1302~D1307) lights off when FPGA (IC2~IC7) are working properly after the configuration, and red when abnormality occurs. MKS-8450X FC-112 Board 25 5/1/2012 25 POWER BECON STATUS A SIDE MB EPR2 CN1401  JTAG Connector  EPR2(CN1401) is the JTAG programming connector of IC1(CPLD) . Power Supply LED RST PLL UNLOCK CONF ERR CC UN Lock LED FPGA Config Status LED S601 D804 D1301  Reset Switch  RST(S601) resets FC-112 boad partly, and so it’s not useful. please use the RESET Switch on XPT-31 instead of it. MKS-8450X FC-112 Board 26 5/1/2012 26 POWER BECON STATUS A SIDE MB EPR2 CN1401  PLL UNLOCK  PLL UNLOCK LED(D804) lights off when all PLL on the board is working well, and red when abnormality occurs. Power Supply LED RST PLL UNLOCK CONF ERR CC UN Lock LED FPGA Config Status LED S601 D804 D1301  Configuration Status LED  CONF ERR LED(D1301) lights off when FPGA(IC2~IC7) and CPLD(IC1) are working properly after the configuration, and red when abnormality occurs. MKS-8450X FC-112 Board 27 5/1/2012 8. Explanation of TP Terminals Ref_No. Name (Silk Indication) Usage TP201 12V For +12V Voltage Measurement TP202, TP203 1.0V-1, 1.0V-2 For + 1.0V Voltage Measurement TP205 1.2V For + 1.2V Voltage Measurement TP204 1.8V For + 1.8V Voltage Measurement TP206 , TP207 2.5V-1, 2.5V-2 For + 2.5V Voltage Measurement TP208 3.3V For + 3.3V Voltage Measurement TP401, TP402, TP403, TP404 1.0V-AVCC1, 2, 3, 4 For + 1.0V Voltage Measurement TP405, TP406, TP407, TP408 1.2V-APLL1, 2, 3, 4 For + 1.2V Voltage Measurement TP409, TP410, TP411, TP412 1.2V-AVTT1, 2, 3, 4 For + 1.2V Voltage Measurement TP601 RESET RESET Signal from CA-82 board TP604 VDI VD Input Signal from CA-82 board TP605 FDI FD Input Signal from CA-82 board TP603 CLK74M X601 (74.175824MHz) OSC Clock TP602 CPU_CLK CPU Clock (100MHz) from XPT-31 MKS-8450X FC-112 Board 28 5/1/2012 Ref_No. Name (Silk Indication) Usage TP612 HDO HD Signal for Input Video Format TP611 VDO VD Signal for Input Video Format TP610 FDO FD Signal for Input Video Format TP613 CKXO CKX Signal for Input Video TP608 FC_HDO HD Signal for Format Converter TP607 FC_VDO VD Signal for Format Converter TP606 FC_FDO FD Signal for Format Converter TP609 FC_CKXO CKX Signal for Format Converter TP1001 CPU_OE Output Enable Singal For CPU Control TP1002 CPU_WE Write Enable Singal For CPU Control MKS-8450X FC-112 Board 29 5/1/2012 QUESTIONS?","libVersion":"0.3.1","langs":""}