{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1766583600852 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "divgmx_ep4ce10e22c8n EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"divgmx_ep4ce10e22c8n\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766583600937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766583601032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766583601032 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[0\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 30 2 0 } } { "" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 2236 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766583601167 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[1\] 63 25 0 0 " "Implementing clock multiplication of 63, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 30 2 0 } } { "" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 2237 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766583601167 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[2\] 42 25 0 0 " "Implementing clock multiplication of 42, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 30 2 0 } } { "" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 2238 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766583601167 ""}  } { { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 30 2 0 } } { "" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 2236 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1766583601167 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766583601169 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] 56 25 0 0 " "Implementing clock multiplication of 56, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1766583601169 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1766583601169 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766583601465 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1766583601499 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766583602051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766583602051 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1766583602051 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1766583602051 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1766583602077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1766583602084 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1766583602099 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 " "The parameters of the PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 and the PLL altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 126 " "The value of the parameter \"M\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 126" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 56 " "The value of the parameter \"M\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 56" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 12000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 12000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Auto self-reset on loss-of-lock altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Auto self-reset on loss-of-lock\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 ON " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is ON" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 OFF " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is OFF" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 19378 " "The value of the parameter \"Min Lock Period\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 19378" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 17225 " "The value of the parameter \"Min Lock Period\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 17225" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 and PLL altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 37037 " "The value of the parameter \"Max Lock Period\" for the PLL atom altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|pll1 is 37037" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 35714 " "The value of the parameter \"Max Lock Period\" for the PLL atom altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 is 35714" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1766583603018 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:U18|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 154 9224 9983 0} { 0 { 0 ""} 0 2236 9224 9983 0}  }  } } { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1766583603018 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "176 " "TimeQuest Timing Analyzer is analyzing 176 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1766583604719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "divgmx_ep4ce10e22c8n.sdc " "Synopsys Design Constraints File file not found: 'divgmx_ep4ce10e22c8n.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1766583604731 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766583604733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766583604760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1766583604850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1766583604853 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1766583604863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605208 ""}  } { { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 2236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605209 ""}  } { { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 2236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll0:U1\|altpll:altpll_component\|altpll_utv2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605209 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605209 ""}  } { { "db/altpll_utv2.tdf" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll_utv2.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:U1|altpll:altpll_component|altpll_utv2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 2236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605209 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:U18|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605210 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:U18|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHZ~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50MHZ~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605210 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 9989 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "escr_port_00\[0\]~0  " "Automatically promoted node escr_port_00\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605210 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 799 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { escr_port_00[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 3369 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "escr_port_01\[0\]~0  " "Automatically promoted node escr_port_01\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605211 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 799 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { escr_port_01[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 3408 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "escr_port_02\[0\]~0  " "Automatically promoted node escr_port_02\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605211 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 799 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { escr_port_02[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 3710 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "escr_port_03\[0\]~0  " "Automatically promoted node escr_port_03\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1766583605211 ""}  } { { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 799 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { escr_port_03[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 3731 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1766583605211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766583607116 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766583607132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1766583607133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766583607148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766583607166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766583607182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766583607183 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766583607195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766583607735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 EC " "Packed 12 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1766583607749 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766583607749 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 0 " "PLL \"altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 driven by CLK_50MHZ~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50MHZ~inputclkctrl " "Input port INCLK\[0\] of node \"altpll1:U18\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" is driven by CLK_50MHZ~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50MHZ~inputclkctrl" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll/ep4/altpll1.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/pll/ep4/altpll1.vhd" 156 0 0 } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 669 0 0 } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 70 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1766583607921 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/db/altpll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../rtl/pll/ep4/altpll1.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/pll/ep4/altpll1.vhd" 156 0 0 } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 669 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1766583607921 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ASDO " "Node \"ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NCSO " "Node \"NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUT_L " "Node \"OUT_L\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUT_R " "Node \"OUT_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_NCS " "Node \"SD_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_NDET " "Node \"SD_NDET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_NDET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1766583608036 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1766583608036 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766583608041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766583610818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766583615213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766583615298 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766583633413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766583633414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766583635676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 2.0% " "6e+02 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1766583643831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1766583646248 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766583646248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766583670489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1766583670495 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766583670495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.00 " "Total time spent on timing analysis during the Fitter is 13.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1766583670785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766583670907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766583673293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766583673414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766583676314 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766583678685 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1766583679660 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL 7 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at 7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL 136 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL 135 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL 127 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL 46 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL 44 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL 30 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL 31 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[0\] 3.3-V LVTTL 1 " "Pin BUS_D\[0\] uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[1\] 3.3-V LVTTL 2 " "Pin BUS_D\[1\] uses I/O standard 3.3-V LVTTL at 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[2\] 3.3-V LVTTL 3 " "Pin BUS_D\[2\] uses I/O standard 3.3-V LVTTL at 3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[3\] 3.3-V LVTTL 32 " "Pin BUS_D\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[4\] 3.3-V LVTTL 28 " "Pin BUS_D\[4\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[5\] 3.3-V LVTTL 11 " "Pin BUS_D\[5\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[6\] 3.3-V LVTTL 10 " "Pin BUS_D\[6\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_D\[7\] 3.3-V LVTTL 142 " "Pin BUS_D\[7\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 106 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[0\] 3.3-V LVTTL 137 " "Pin BUS_A\[0\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[1\] 3.3-V LVTTL 126 " "Pin BUS_A\[1\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[2\] 3.3-V LVTTL 138 " "Pin BUS_A\[2\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[3\] 3.3-V LVTTL 141 " "Pin BUS_A\[3\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[4\] 3.3-V LVTTL 60 " "Pin BUS_A\[4\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[5\] 3.3-V LVTTL 59 " "Pin BUS_A\[5\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[6\] 3.3-V LVTTL 58 " "Pin BUS_A\[6\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[7\] 3.3-V LVTTL 55 " "Pin BUS_A\[7\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[8\] 3.3-V LVTTL 72 " "Pin BUS_A\[8\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[8\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[9\] 3.3-V LVTTL 65 " "Pin BUS_A\[9\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[9\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[10\] 3.3-V LVTTL 73 " "Pin BUS_A\[10\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[10\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[11\] 3.3-V LVTTL 69 " "Pin BUS_A\[11\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[11\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[12\] 3.3-V LVTTL 120 " "Pin BUS_A\[12\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[12\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[13\] 3.3-V LVTTL 125 " "Pin BUS_A\[13\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[13\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[14\] 3.3-V LVTTL 121 " "Pin BUS_A\[14\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[14\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_A\[15\] 3.3-V LVTTL 124 " "Pin BUS_A\[15\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[15\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NMREQ 3.3-V LVTTL 50 " "Pin BUS_NMREQ uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NMREQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NMREQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 108 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NMREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NIORQ 3.3-V LVTTL 51 " "Pin BUS_NIORQ uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NIORQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NIORQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NIORQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NRD 3.3-V LVTTL 52 " "Pin BUS_NRD uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRD" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 111 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NWR 3.3-V LVTTL 53 " "Pin BUS_NWR uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NWR } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NWR" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 112 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NM1 3.3-V LVTTL 70 " "Pin BUS_NM1 uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NM1" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 113 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUS_NRFSH 3.3-V LVTTL 71 " "Pin BUS_NRFSH uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRFSH } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRFSH" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRFSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50MHZ 3.3-V LVTTL 23 " "Pin CLK_50MHZ uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUF_NRESET 3.3-V LVTTL 91 " "Pin BUF_NRESET uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUF_NRESET } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUF_NRESET" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 103 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUF_NRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_IO3 3.3-V LVTTL 89 " "Pin USB_IO3 uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { USB_IO3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_IO3" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 74 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB_IO3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_TXD 3.3-V LVTTL 90 " "Pin USB_TXD uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { USB_TXD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_TXD" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 75 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1766583679743 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1766583679743 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "22 " "Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[0\] a permanently disabled " "Pin BUS_A\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[0\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[1\] a permanently disabled " "Pin BUS_A\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[1\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[2\] a permanently disabled " "Pin BUS_A\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[2\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[3\] a permanently disabled " "Pin BUS_A\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[3\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[4\] a permanently disabled " "Pin BUS_A\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[4\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[5\] a permanently disabled " "Pin BUS_A\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[5\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[6\] a permanently disabled " "Pin BUS_A\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[6\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[7\] a permanently disabled " "Pin BUS_A\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[7\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[8\] a permanently disabled " "Pin BUS_A\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[8\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[9\] a permanently disabled " "Pin BUS_A\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[9\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[10\] a permanently disabled " "Pin BUS_A\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[10\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[11\] a permanently disabled " "Pin BUS_A\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[11\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[12\] a permanently disabled " "Pin BUS_A\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[12\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[13\] a permanently disabled " "Pin BUS_A\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[13\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[14\] a permanently disabled " "Pin BUS_A\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[14\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_A\[15\] a permanently disabled " "Pin BUS_A\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_A[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[15\]" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 107 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NMREQ a permanently disabled " "Pin BUS_NMREQ has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NMREQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NMREQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 108 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NMREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NIORQ a permanently disabled " "Pin BUS_NIORQ has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NIORQ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NIORQ" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 109 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NIORQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NRD a permanently disabled " "Pin BUS_NRD has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRD } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRD" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 111 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NWR a permanently disabled " "Pin BUS_NWR has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NWR } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NWR" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 112 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NM1 a permanently disabled " "Pin BUS_NM1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NM1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NM1" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 113 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BUS_NRFSH a permanently disabled " "Pin BUS_NRFSH has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUS_NRFSH } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_NRFSH" } } } } { "../rtl/basic.vhd" "" { Text "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/rtl/basic.vhd" 114 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS_NRFSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1766583679752 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1766583679752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/output_files/divgmx_ep4ce10e22c8n.fit.smsg " "Generated suppressed messages file C:/Users/Admin/Downloads/zx/Devices/DivGMX/DivGMX-master/divgmx_escr/syn/output_files/divgmx_ep4ce10e22c8n.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766583680543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766583683774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 16:41:23 2025 " "Processing ended: Wed Dec 24 16:41:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766583683774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766583683774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766583683774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766583683774 ""}
