Bjontegarrd, G. 2001. Calculation of average psnr difference between rd-curve. InProceedings of the 13th VCEG Meeting.
Chen, L. F. and Lai, Y. K. 2004. VLSI architecture of the reconfigurable computing engine for digital signal processing applications. InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’04).937--940.
Chen, Y.-K., Chhugani, J., Hughes, C. J., Kim, D., Kumar, S., Lee, V., Lin, A., Nguyen, A. D., Sifakis, E., and Smelyanskiy, M.2007. High-Performance physical simulations on next-generation architecture with many cores.Intel. Techn. J. 1, 3, 251--262.
Zhenxing Chen , Yang Song , Takeshi Ikenaga , Satoshi Goto, Adaptive Search Range Algorithms for Variable Block Size Motion Estimation in H.264/AVC, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E91-A n.4, p.1015-1022, April 2008[doi>10.1093/ietfec/e91-a.4.1015]
Fujii, T., Furuta, K., Motomura, M., Nomura, M., Mizuno, M., Anjo, K., Wakabayashi, K., Hirota, Y., Nakazawa, Y., Ito, H., and Yamashina, M. 1999. A dynamically reconfigurable logic engine with a multiconfiguration/multimode unified cell architecture. InProceedings of the IEEE International Solid-State Circuits Conference. 364--365.
Yung-Chuan Jiang , Jhing-Fa Wang, Temporal partitioning data flow graphs for dynamically reconfigurable computing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.12, p.1351-1361, December 2007[doi>10.1109/TVLSI.2007.909806]
Joint Video Team of ISO/IEC. 2012.H.264/14496-10 AVC Reference Software Manual.www.scribd.com/doc/48732371/JM-Reference-Software-Manual-JVT-AE010.
Kiefer, K. 2007. Motion estimation with Intel streaming simd extensions 4 (Intel sse4). Intel Software Solutions Group.
Rajeev Krishna , Scott Mahlke , Todd Austin, Memory System Design Space Exploration for Low-Power, Real-Time Speech Recognition, Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004, p.140-145, September 08-10, 2004[doi>10.1109/CODES+ISSS.2004.40]
Peter M. Kuhn , Kuhn Peter M., Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, Kluwer Academic Publishers, Norwell, MA, 1999
Lai, Y. K., Chen, L. F., and Chen, J. C. 2006. A reconfigurable computing processor core for multimedia system-on-chip applications.Japan. J. Appl. Phys. 45, 4B, 3336--3342.
Eric Li , Wenlong Li , Xiaofeng Tong , Jianguo Li , Yurong Chen , Tao Wang , Patricia P. Wang , Wei Hu , Yangzhou Du , Yimin Zhang , Yen-Kuang Chen, Accelerating Video-Mining Applications Using Many Small, General-Purpose Cores, IEEE Micro, v.28 n.5, p.8-21, September 2008[doi>10.1109/MM.2008.64]
Rafael Maestre , Fadi Kurdahi , Milagros Fernandez , Roman Hermida , Nader Bagherzadeh , Hartej Singh, Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing, Journal of Systems Architecture: the EUROMICRO Journal, v.47 n.3-4, p.277-292, April 2001[doi>10.1016/S1383-7621(00)00050-3]
Mehdipour, F., Saheb Zamani, M., and Sedighi, M. 2006. An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems.Int. J. Microprocess. Microsyst. 30, 1, 52--62.
Motomura, M., Aimoto, Y., Shibayama, A., Yabe, Y., and Yamashina, M. 1997. An embedded dram-fpga chip with instantaneous logic reconfiguration. InProceedings of the Symposium on VLSI Circuits.55--56.
Schmit, H., Whelihan, D., Tsai, A., Moe, M., Levine, B., and Taylor, R.R. 2002. PipeRench: A virtualized programmable datapath in 0.18 micron technology. InProceedings of the IEEE Custom Integrated Circuits Conference.63--66.
Schmit, H. 2007. Programmable pipeline fabric utilizing partially global configuration buses. US Patent 7263602, Carnegie Mellon University.
Hartej Singh , Guangming Lu , Eliseu Filho , Rafael Maestre , Ming-Hau Lee , Fadi Kurdahi , Nader Bagherzadeh, MorphoSys: case study of a reconfigurable computing system targeting multimedia applications, Proceedings of the 37th Annual Design Automation Conference, p.573-578, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337583]
William Stallings, Computer Organization and Architecture: Designing for Performance (7th Edition), Prentice-Hall, Inc., Upper Saddle River, NJ, 2005
Kees A. Vissers, Parallel Processing Architectures for Reconfigurable Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.10396, March 03-07, 2003
H. Schwarz , D. Marpe , T. Wiegand, Overview of the Scalable Video Coding Extension of the H.264/AVC Standard, IEEE Transactions on Circuits and Systems for Video Technology, v.17 n.9, p.1103-1120, September 2007[doi>10.1109/TCSVT.2007.905532]
Guang-Ming Wu , Jai-Ming Lin , Yao-Wen Chang, Generic ILP-based approaches for time-multiplexed FPGA partitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.10, p.1266-1274, November 2006[doi>10.1109/43.952745]
Hiroyuki Yagi , Wolfgang Rosenstiel , Jakob Engblom , Jason Andrews , Kees Vissers , Marc Serughetti, The wild west: conquest of complex hardware-dependent software design, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630135]
Yoshizawa, S., Miyanaga, Y., and Wada, N.2002. A low-power vlsi design of a me-based speech recognition system. InProceedings of the 45th Midwest Symposium on Circuits and Systems (MWSCAS’02). 489--492.
Ce Zhu , Xiao Lin , Lap-Pui Chau, Hexagon-based search pattern for fast block motion estimation, IEEE Transactions on Circuits and Systems for Video Technology, v.12 n.5, p.349-355, May 2002[doi>10.1109/TCSVT.2002.1003474]
