<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HDFGWTR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">HDFGWTR_EL2, Hypervisor Debug Fine-Grained Write Trap Register</h1><p>The HDFGWTR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Provides controls for traps of <span class="instruction">MSR</span> and <span class="instruction">MCR</span> writes of debug, trace, PMU, and Statistical Profiling System registers.</p>
      <h2>Configuration</h2><p>This register is present only
    when ARMv8.6-FGT is implemented.
      
    Otherwise, direct accesses to HDFGWTR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>HDFGWTR_EL2 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The HDFGWTR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#PMUSERENR_EL0_57">PMUSERENR_EL0</a></td><td class="lr" colspan="7"><a href="#0_56">RES0</a></td><td class="lr" colspan="1"><a href="#TRFCR_EL1_49">TRFCR_EL1</a></td><td class="lr" colspan="1"><a href="#TRCVICTLR_48">TRCVICTLR</a></td><td class="lr" colspan="1"><a href="#0_47">RES0</a></td><td class="lr" colspan="1"><a href="#TRCSSCSRn_46">TRCSSCSRn</a></td><td class="lr" colspan="1"><a href="#TRCSEQSTR_45">TRCSEQSTR</a></td><td class="lr" colspan="1"><a href="#TRCPRGCTLR_44">TRCPRGCTLR</a></td><td class="lr" colspan="1"><a href="#0_43">RES0</a></td><td class="lr" colspan="1"><a href="#TRCOSLAR_42">TRCOSLAR</a></td><td class="lr" colspan="1"><a href="#TRCIMSPECn_41">TRCIMSPECn</a></td><td class="lr" colspan="3"><a href="#0_40">RES0</a></td><td class="lr" colspan="1"><a href="#TRCCNTVRn_37">TRCCNTVRn</a></td><td class="lr" colspan="1"><a href="#TRCCLAIM_36">TRCCLAIM</a></td><td class="lr" colspan="1"><a href="#TRCAUXCTLR_35">TRCAUXCTLR</a></td><td class="lr" colspan="1"><a href="#0_34">RES0</a></td><td class="lr" colspan="1"><a href="#TRC_33">TRC</a></td><td class="lr" colspan="1"><a href="#PMSLATFR_EL1_32">PMSLATFR_EL1</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#PMSIRR_EL1_31">PMSIRR_EL1</a></td><td class="lr" colspan="1"><a href="#0_30">RES0</a></td><td class="lr" colspan="1"><a href="#PMSICR_EL1_29">PMSICR_EL1</a></td><td class="lr" colspan="1"><a href="#PMSFCR_EL1_28">PMSFCR_EL1</a></td><td class="lr" colspan="1"><a href="#PMSEVFR_EL1_27">PMSEVFR_EL1</a></td><td class="lr" colspan="1"><a href="#PMSCR_EL1_26">PMSCR_EL1</a></td><td class="lr" colspan="1"><a href="#PMBSR_EL1_25">PMBSR_EL1</a></td><td class="lr" colspan="1"><a href="#PMBPTR_EL1_24">PMBPTR_EL1</a></td><td class="lr" colspan="1"><a href="#PMBLIMITR_EL1_23">PMBLIMITR_EL1</a></td><td class="lr" colspan="1"><a href="#0_22">RES0</a></td><td class="lr" colspan="1"><a href="#PMCR_EL0_21">PMCR_EL0</a></td><td class="lr" colspan="1"><a href="#PMSWINC_EL0_20">PMSWINC_EL0</a></td><td class="lr" colspan="1"><a href="#PMSELR_EL0_19">PMSELR_EL0</a></td><td class="lr" colspan="1"><a href="#PMOVS_18">PMOVS</a></td><td class="lr" colspan="1"><a href="#PMINTEN_17">PMINTEN</a></td><td class="lr" colspan="1"><a href="#PMCNTEN_16">PMCNTEN</a></td><td class="lr" colspan="1"><a href="#PMCCNTR_EL0_15">PMCCNTR_EL0</a></td><td class="lr" colspan="1"><a href="#PMCCFILTR_EL0_14">PMCCFILTR_EL0</a></td><td class="lr" colspan="1"><a href="#PMEVTYPERn_EL0_13">PMEVTYPERn_EL0</a></td><td class="lr" colspan="1"><a href="#PMEVCNTRn_EL0_12">PMEVCNTRn_EL0</a></td><td class="lr" colspan="1"><a href="#OSDLR_EL1_11">OSDLR_EL1</a></td><td class="lr" colspan="1"><a href="#OSECCR_EL1_10">OSECCR_EL1</a></td><td class="lr" colspan="1"><a href="#0_9">RES0</a></td><td class="lr" colspan="1"><a href="#OSLAR_EL1_8">OSLAR_EL1</a></td><td class="lr" colspan="1"><a href="#DBGPRCR_EL1_7">DBGPRCR_EL1</a></td><td class="lr" colspan="1"><a href="#0_6">RES0</a></td><td class="lr" colspan="1"><a href="#DBGCLAIM_5">DBGCLAIM</a></td><td class="lr" colspan="1"><a href="#MDSCR_EL1_4">MDSCR_EL1</a></td><td class="lr" colspan="1"><a href="#DBGWVRn_EL1_3">DBGWVRn_EL1</a></td><td class="lr" colspan="1"><a href="#DBGWCRn_EL1_2">DBGWCRn_EL1</a></td><td class="lr" colspan="1"><a href="#DBGBVRn_EL1_1">DBGBVRn_EL1</a></td><td class="lr" colspan="1"><a href="#DBGBCRn_EL1_0">DBGBCRn_EL1</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:58]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMUSERENR_EL0_57">PMUSERENR_EL0, bit [57]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMUSERENR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_57"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_56">
                Bits [56:50]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRFCR_EL1_49">TRFCR_EL1, bit [49]
              <div style="font-size:smaller;"><br />When ARMv8.4-Trace is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRFCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_49"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCVICTLR_48">TRCVICTLR, bit [48]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcvictlr.html">TRCVICTLR</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCVICTLR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trcvictlr.html">TRCVICTLR</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcvictlr.html">TRCVICTLR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_48"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_47">
                Bit [47]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCSSCSRn_46">TRCSSCSRn, bit [46]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n&gt;</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCSSCSRn</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n&gt;</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n&gt;</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>If Single-shot Comparator n is not implementented, a write of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n&gt;</a> is <span class="arm-defined-word">UNDEFINED</span>.</p>
<p>This bit is <span class="arm-defined-word">RES0</span> if <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n&gt;</a> are not implemented.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_46"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCSEQSTR_45">TRCSEQSTR, bit [45]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCSEQSTR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>This bit is <span class="arm-defined-word">RES0</span> if <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> is not implemented.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_45"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCPRGCTLR_44">TRCPRGCTLR, bit [44]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCPRGCTLR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_44"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_43">
                Bit [43]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCOSLAR_42">TRCOSLAR, bit [42]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented, System register access to the PE Trace Unit registers is implemented and ETMv4 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of TRCOSLAR at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCOSLAR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of TRCOSLAR are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of TRCOSLAR at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_42"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCIMSPECn_41">TRCIMSPECn, bit [41]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n&gt;</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCIMSPECn</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n&gt;</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n&gt;</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>TRCIMSPEC&lt;1-7&gt; are optional. If <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n&gt;</a> is not implemented, a write of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n&gt;</a> is <span class="arm-defined-word">UNDEFINED</span>.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_41"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_40">
                Bits [40:38]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCCNTVRn_37">TRCCNTVRn, bit [37]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n&gt;</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCCNTVRn</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n&gt;</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n&gt;</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>If Counter n is not implemented, a write of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n&gt;</a> is <span class="arm-defined-word">UNDEFINED</span>.</p>
<p>This bit is <span class="arm-defined-word">RES0</span> if <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n&gt;</a> are not implemented.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_37"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCCLAIM_36">TRCCLAIM, bit [36]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-trcclaimclr.html">TRCCLAIMCLR</a>.
</li><li><a href="AArch64-trcclaimset.html">TRCCLAIMSET</a>.
</li></ul>

          <table class="valuetable"><tr><th>TRCCLAIM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_36"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRCAUXCTLR_35">TRCAUXCTLR, bit [35]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TRCAUXCTLR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_35"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_34">
                Bit [34]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TRC_33">TRC, bit [33]
              <div style="font-size:smaller;"><br />When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li>TRCACATR&lt;n&gt;.
</li><li>TRCACVR&lt;n&gt;.
</li><li>TRCBBCTLR.
</li><li>TRCCCCTLR.
</li><li>TRCCIDCCTLR&lt;n&gt;.
</li><li>TRCCIDCVR&lt;n&gt;.
</li><li>TRCCNTCTLR&lt;n&gt;.
</li><li>TRCCNTRLDVR&lt;n&gt;.
</li><li>TRCCONFIGR.
</li><li>TRCEVENTCTL0R.
</li><li>TRCEVENTCTL1R.
</li><li>TRCEXTINSELR, if ETMv4 is implemented.
</li><li>TRCRSCTLR&lt;n&gt;.
</li><li>TRCSEQEVR&lt;n&gt;.
</li><li>TRCSEQRSTEVR.
</li><li>TRCSSCCR&lt;n&gt;.
</li><li>TRCSSPCICR&lt;n&gt;.
</li><li>TRCSTALLCTLR.
</li><li>TRCSYNCPR.
</li><li>TRCTRACEIDR.
</li><li>TRCTSCTLR.
</li><li>TRCVIIECTLR.
</li><li>TRCVIPCSSCTLR.
</li><li>TRCVISSCTLR.
</li><li>TRCVMIDCCTLR&lt;n&gt;.
</li><li>TRCVMIDCVR&lt;n&gt;.
</li></ul>

          <table class="valuetable"><tr><th>TRC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>A write of an unimplemented register is <span class="arm-defined-word">UNDEFINED</span>.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_33"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSLATFR_EL1_32">PMSLATFR_EL1, bit [32]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSLATFR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_32"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSIRR_EL1_31">PMSIRR_EL1, bit [31]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSIRR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_31"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_30">
                Bit [30]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSICR_EL1_29">PMSICR_EL1, bit [29]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSICR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_29"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSFCR_EL1_28">PMSFCR_EL1, bit [28]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSFCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_28"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSEVFR_EL1_27">PMSEVFR_EL1, bit [27]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSEVFR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_27"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSCR_EL1_26">PMSCR_EL1, bit [26]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmscr_el1.html">PMSCR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmscr_el1.html">PMSCR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmscr_el1.html">PMSCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_26"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMBSR_EL1_25">PMBSR_EL1, bit [25]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMBSR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_25"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMBPTR_EL1_24">PMBPTR_EL1, bit [24]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMBPTR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_24"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMBLIMITR_EL1_23">PMBLIMITR_EL1, bit [23]
              <div style="font-size:smaller;"><br />When SPE is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMBLIMITR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_23"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_22">
                Bit [22]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMCR_EL0_21">PMCR_EL0, bit [21]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmcr.html">PMCR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMCR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmcr.html">PMCR</a> at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes of <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmcr.html">PMCR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_21"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSWINC_EL0_20">PMSWINC_EL0, bit [20]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmswinc.html">PMSWINC</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSWINC_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmswinc.html">PMSWINC</a> at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes of <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmswinc.html">PMSWINC</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_20"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMSELR_EL0_19">PMSELR_EL0, bit [19]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmselr.html">PMSELR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMSELR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmselr.html">PMSELR</a> at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmselr.html">PMSELR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_19"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMOVS_18">PMOVS, bit [18]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p>
<p>Enables a trap to EL2 the following operations:</p>
<ul>
<li>
<p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a> and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>.</p>

</li><li>
<p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmovsr.html">PMOVSR</a> and <a href="AArch32-pmovsset.html">PMOVSSET</a>.</p>

</li></ul>

          <table class="valuetable"><tr><th>PMOVS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The operations listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a> and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmovsr.html">PMOVSR</a> and <a href="AArch32-pmovsset.html">PMOVSSET</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_18"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMINTEN_17">PMINTEN, bit [17]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>.
</li><li><a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>.
</li></ul>

          <table class="valuetable"><tr><th>PMINTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_17"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMCNTEN_16">PMCNTEN, bit [16]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p>
<p>Enables a trap to EL2 the following operations:</p>
<ul>
<li>
<p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a> and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>.</p>

</li><li>
<p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a> and <a href="AArch32-pmcntenset.html">PMCNTENSET</a>.</p>

</li></ul>

          <table class="valuetable"><tr><th>PMCNTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The operations listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a> and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a> and <a href="AArch32-pmcntenset.html">PMCNTENSET</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_16"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMCCNTR_EL0_15">PMCCNTR_EL0, bit [15]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> and <span class="instruction">MCRR</span> writes of <a href="AArch32-pmccntr.html">PMCCNTR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMCCNTR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> and <span class="instruction">MCRR</span> writes of <a href="AArch32-pmccntr.html">PMCCNTR</a> at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes of <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> and <span class="instruction">MCRR</span> writes of <a href="AArch32-pmccntr.html">PMCCNTR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span> (for <span class="instruction">MCR</span>) or <span class="hexnumber">0x04</span> (for <span class="instruction">MCRR</span>).
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_15"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMCCFILTR_EL0_14">PMCCFILTR_EL0, bit [14]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>PMCCFILTR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes of <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  <p><a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> can also be accessed in AArch64 state using <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == 31, and <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> can also be accessed in AArch32 state using <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == 31.</p>
<p>Setting this bit to 1 has no effect on accesses to <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> and <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>, regardless of the value of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL or <a href="AArch32-pmselr.html">PMSELR</a>.SEL.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_14"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMEVTYPERn_EL0_13">PMEVTYPERn_EL0, bit [13]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p>
<p>Enables a trap to EL2 the following operations:</p>
<ul>
<li>
<p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a> and <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a>.</p>

</li><li>
<p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a> and <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>.</p>

</li></ul>

          <table class="valuetable"><tr><th>PMEVTYPERn_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The operations listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a> and <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a> and <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul>
</td></tr></table>
            
  <p>When ARMv8.6-FGT is implemented, then, regardless of the value of this bit, for each value n:</p>
<ul>
<li>
<p>If event counter n is not implemented, the following accesses are <span class="arm-defined-word">UNDEFINED</span>:</p>
<ul>
<li>
<p>In AArch64 state, a write of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>, or, if n is not 31, a write of <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n.</p>

</li><li>
<p>In AArch32 state, a write of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>, or, if n is not 31, a write of <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n.</p>

</li></ul>

</li><li>
<p>If event counter n is implemented and EL2 is implemented and enabled in the current Security state, the following generate a Trap exception to EL2 from EL0 or EL1:</p>
<ul>
<li>
<p>In AArch64 state, a write of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>, or a write of <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x18</span>.</p>

</li><li>
<p>In AArch32 state, a write of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>, or a write of <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x03</span>.</p>

</li></ul>

</li></ul>
<p>See also HDFGWTR_EL2.PMCCFILTR_EL0.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_13"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PMEVCNTRn_EL0_12">PMEVCNTRn_EL0, bit [12]
              <div style="font-size:smaller;"><br />When PMUv3 is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p>
<p>Enables a trap to EL2 the following operations:</p>
<ul>
<li>
<p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a> and <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a>.</p>

</li><li>
<p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a> and <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a>.</p>

</li></ul>

          <table class="valuetable"><tr><th>PMEVCNTRn_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The operations listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a> and <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a> and <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul>
</td></tr></table>
            
  <p>When ARMv8.6-FGT is implemented, then, regardless of the value of this bit, for each value n:</p>
<ul>
<li>
<p>If event counter n is not implemented, the following accesses are <span class="arm-defined-word">UNDEFINED</span>:</p>
<ul>
<li>
<p>In AArch64 state, a write of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>, or a write of <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n.</p>

</li><li>
<p>In AArch32 state, a write of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a> , or a write of <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n.</p>

</li></ul>

</li><li>
<p>If event counter n is implemented, and EL2 is implemented and enabled in the current Security state, the following generate a Trap exception to EL2 from EL0 or EL1:</p>
<ul>
<li>
<p>In AArch64 state, a write of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>, or a write of <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x18</span>.</p>

</li><li>
<p>In AArch32 state, a write of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>, or a write of <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x03</span>.</p>

</li></ul>

</li></ul>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_12"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="OSDLR_EL1_11">OSDLR_EL1, bit [11]
              <div style="font-size:smaller;"><br />When ARMv8.0-DoubleLock is implemented:
                </div></h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>OSDLR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_11"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="OSECCR_EL1_10">OSECCR_EL1, bit [10]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>OSECCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_9">
                Bit [9]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="OSLAR_EL1_8">OSLAR_EL1, bit [8]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-oslar_el1.html">OSLAR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>OSLAR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-oslar_el1.html">OSLAR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-oslar_el1.html">OSLAR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGPRCR_EL1_7">DBGPRCR_EL1, bit [7]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>DBGPRCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_6">
                Bit [6]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="DBGCLAIM_5">DBGCLAIM, bit [5]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p>
<ul>
<li><a href="AArch64-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a>.
</li><li><a href="AArch64-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a>.
</li></ul>

          <table class="valuetable"><tr><th>DBGCLAIM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="MDSCR_EL1_4">MDSCR_EL1, bit [4]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>MDSCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGWVRn_EL1_3">DBGWVRn_EL1, bit [3]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>DBGWVRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>If watchpoint n is not implemented, a write of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n&gt;_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGWCRn_EL1_2">DBGWCRn_EL1, bit [2]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>DBGWCRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>If watchpoint n is not implemented, a write of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGBVRn_EL1_1">DBGBVRn_EL1, bit [1]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>DBGBVRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>If breakpoint n is not implemented, a write of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n&gt;_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGBCRn_EL1_0">DBGBCRn_EL1, bit [0]
              </h4>
          
  <p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>DBGBCRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a> are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p>
</td></tr></table>
            
  <p>If breakpoint n is not implemented, a write of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p>

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the HDFGWTR_EL2</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, HDFGWTR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        return NVMem[0x1D8];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return HDFGWTR_EL2;
elsif PSTATE.EL == EL3 then
    return HDFGWTR_EL2;
              </p><h4 class="assembler">MSR HDFGWTR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        NVMem[0x1D8] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HDFGWTR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    HDFGWTR_EL2 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
