$date
	Wed May 10 17:22:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$scope module u_rs_latch $end
$var wire 1 ! input_a $end
$var wire 1 " input_b $end
$var wire 1 # nor_a $end
$var wire 1 $ nor_b $end
$var wire 1 % output_value $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
0"
0!
$end
#5
1$
0%
0#
1!
#10
1%
1#
0$
0!
1"
#15
0%
0#
1!
#20
1$
0!
0"
#25
1!
#30
1%
1#
0$
0!
1"
#35
0%
0#
1!
#40
1$
0!
0"
#45
1!
#50
1%
1#
0$
0!
1"
#55
0%
0#
1!
#60
1$
0!
0"
#65
1!
#70
1%
1#
0$
0!
1"
#75
0%
0#
1!
#80
1$
0!
0"
#85
1!
#90
1%
1#
0$
0!
1"
#95
0%
0#
1!
#100
1$
0!
0"
#105
1!
#110
1%
1#
0$
0!
1"
#115
0%
0#
1!
#120
1$
0!
0"
#125
1!
#130
1%
1#
0$
0!
1"
#135
0%
0#
1!
#140
1$
0!
0"
#145
1!
#150
1%
1#
0$
0!
1"
#155
0%
0#
1!
#160
1$
0!
0"
#165
1!
#168
