Source Block: hdl/library/axi_dmac/data_mover.v@220:236@HdlStmProcess
always @(posedge clk) begin
  if (req_ready)
    last_burst_length <= req_last_burst_length;
end

always @(posedge clk) begin
  if (req_ready) begin
    beat_counter_minus_one <= 'h0;
  end else if (m_axi_valid == 1'b1) begin
    beat_counter_minus_one <= beat_counter;
  end
end

always @(posedge clk) begin
  if (last_load || early_tlast) begin
    bl_valid <= 1'b1;
    measured_last_burst_length <= beat_counter_minus_one;

Diff Content:
- 225 always @(posedge clk) begin
- 226   if (req_ready) begin
- 227     beat_counter_minus_one <= 'h0;
- 228   end else if (m_axi_valid == 1'b1) begin
- 229     beat_counter_minus_one <= beat_counter;
- 230   end
- 231 end

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/data_mover.v@215:228
    last_non_eot <= beat_counter == BEAT_COUNTER_MAX;
    beat_counter <= beat_counter + 1'b1;
  end
end

always @(posedge clk) begin
  if (req_ready)
    last_burst_length <= req_last_burst_length;
end

always @(posedge clk) begin
  if (req_ready) begin
    beat_counter_minus_one <= 'h0;
  end else if (m_axi_valid == 1'b1) begin

Clone Blocks 2:
hdl/library/axi_dmac/data_mover.v@228:245
  end else if (m_axi_valid == 1'b1) begin
    beat_counter_minus_one <= beat_counter;
  end
end

always @(posedge clk) begin
  if (last_load || early_tlast) begin
    bl_valid <= 1'b1;
    measured_last_burst_length <= beat_counter_minus_one;
  end else if (bl_ready) begin
    bl_valid <= 1'b0;
  end
end

always @(posedge clk) begin
  if (resetn == 1'b0) begin
    active <= 1'b0;
  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin

