SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE subworkingdirectory ./tmp/_cg
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE speedgrade -2
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc6slx150t
SET_PREFERENCE projectname coregen
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package fgg676
SET_PREFERENCE createndf false
SET_PREFERENCE designentry VHDL
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER xml_input_file ./ddr_controller_bank5/user_design/mig.prj
SET_PARAMETER component_name ddr_controller_bank5
SET_CORE_CLASS com.xilinx.ip.mig_v3_5.bin.lin.mig
SET_CORE_PATH /opt/Xilinx/12.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_5/
SET_CORE_GUIPATH /opt/Xilinx/12.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_5/bin/%platform%/gui/mig_v3_5.tcl
SET_CORE_NAME MIG
SET_CORE_VERSION 3.5
SET_CORE_DATASHEET /opt/Xilinx/12.2/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_5/data/docs/user_guide_list.pdf
