
[connectivity]

nk=mem_access:1:mem_access_1
nk=mem_data_sink:1:mem_data_sink_1
nk=rn_cmd_gen:1:rn_cmd_gen_1


stream_connect=rn_cmd_gen_1.output:mem_access_1.in_cmd
stream_connect=mem_access_1.out_data:mem_data_sink_1.in_data:16


slr = mem_access_1:SLR0
slr = mem_data_sink_1:SLR0
slr = rn_cmd_gen_1:SLR0


sp = mem_access_1.data:MC_NOC0
sp = mem_data_sink_1.res:MC_NOC0


nk=mem_access:1:mem_access_2
nk=mem_data_sink:1:mem_data_sink_2
nk=rn_cmd_gen:1:rn_cmd_gen_2


stream_connect=rn_cmd_gen_2.output:mem_access_2.in_cmd
stream_connect=mem_access_2.out_data:mem_data_sink_2.in_data:16


slr = mem_access_2:SLR0
slr = mem_data_sink_2:SLR0
slr = rn_cmd_gen_2:SLR0


sp = mem_access_2.data:MC_NOC0
sp = mem_data_sink_2.res:MC_NOC0


nk=mem_access:1:mem_access_3
nk=mem_data_sink:1:mem_data_sink_3
nk=rn_cmd_gen:1:rn_cmd_gen_3


stream_connect=rn_cmd_gen_3.output:mem_access_3.in_cmd
stream_connect=mem_access_3.out_data:mem_data_sink_3.in_data:16


slr = mem_access_3:SLR0
slr = mem_data_sink_3:SLR0
slr = rn_cmd_gen_3:SLR0


sp = mem_access_3.data:MC_NOC0
sp = mem_data_sink_3.res:MC_NOC0


nk=mem_access:1:mem_access_4
nk=mem_data_sink:1:mem_data_sink_4
nk=rn_cmd_gen:1:rn_cmd_gen_4


stream_connect=rn_cmd_gen_4.output:mem_access_4.in_cmd
stream_connect=mem_access_4.out_data:mem_data_sink_4.in_data:16


slr = mem_access_4:SLR0
slr = mem_data_sink_4:SLR0
slr = rn_cmd_gen_4:SLR0


sp = mem_access_4.data:MC_NOC0
sp = mem_data_sink_4.res:MC_NOC0



[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
