{"vcs1":{"timestamp_begin":1735208664.486975477, "rt":1.89, "ut":0.68, "st":0.31}}
{"vcselab":{"timestamp_begin":1735208666.476228047, "rt":1.02, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1735208667.586608932, "rt":0.40, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735208663.658622109}
{"VCS_COMP_START_TIME": 1735208663.658622109}
{"VCS_COMP_END_TIME": 1735208669.687078936}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331820}}
{"stitch_vcselab": {"peak_mem": 223356}}
