/*
 * main_with_real_camera.c
 *
 *  Created on: 2 janv. 2022
 *      Author: hugom
 */

#include <stdio.h>
#include <system.h>
#include <io.h>
#include <inttypes.h>

#include "i2c_m.h"
#include "memory_access.h"

#define IREGADR 0
#define IREGLENGTH 1
#define IREGENABLE 2
#define IREGBURST 3
#define IREGLIGHT 4
#define CAMERA_CTRL_BASE (0x10000840)

int main(void) {

	//Configures the camera
	configure_camera();

	//Writes in Camera_Ctrl registers
	IOWR_32DIRECT(CAMERA_CTRL_BASE, IREGADR * 4, HPS_0_BRIDGES_BASE_1);		// sets the start address of the frame in memory
	IOWR_32DIRECT(CAMERA_CTRL_BASE, IREGBURST * 4, 16);						// sets the length of the burst to transfer in words of 32 bits
	IOWR_32DIRECT(CAMERA_CTRL_BASE, IREGLENGTH * 4, 38400);					// sets the length of one frame in memory in number of 32 bit words
	IOWR_32DIRECT(CAMERA_CTRL_BASE, IREGLIGHT * 4, 0);						// sets the lighting conditions of the camera
	IOWR_32DIRECT(CAMERA_CTRL_BASE, IREGENABLE * 4, 1);						// sets the state of the camera interface to enable

	volatile unsigned int read_enable = IORD_32DIRECT(CAMERA_CTRL_BASE, IREGENABLE * 4);
	volatile unsigned int k = 0;
	volatile unsigned int fval = IORD_32DIRECT(CAMERA_CTRL_BASE, 4 * 4);		//FVAL
	volatile unsigned int lval = IORD_32DIRECT(CAMERA_CTRL_BASE, 5 * 4);		//LVAL
	volatile unsigned int dma = IORD_32DIRECT(CAMERA_CTRL_BASE, 6 * 4);		//DMA
	volatile unsigned int row = IORD_32DIRECT(CAMERA_CTRL_BASE, 0 * 4);		//row
	volatile unsigned int inter = IORD_32DIRECT(CAMERA_CTRL_BASE, 7 * 4);		//Inter
	volatile unsigned int send = IORD_32DIRECT(CAMERA_CTRL_BASE, 1 * 4);		//send

	while(read_enable == 1){
		read_enable = IORD_32DIRECT(CAMERA_CTRL_BASE, IREGENABLE * 4);
		fval = IORD_32DIRECT(CAMERA_CTRL_BASE, 4 * 4);		//FVAL
		lval = IORD_32DIRECT(CAMERA_CTRL_BASE, 5 * 4);		//LVAL
		dma = IORD_32DIRECT(CAMERA_CTRL_BASE, 6 * 4);		//DMA
		row = IORD_32DIRECT(CAMERA_CTRL_BASE, 0 * 4);		//row
		inter = IORD_32DIRECT(CAMERA_CTRL_BASE, 7 * 4);		//Inter
		send = IORD_32DIRECT(CAMERA_CTRL_BASE, 1 * 4);		//send
		if (lval == 1){
			k++;
		}
	}

	read_memory(HPS_0_BRIDGES_BASE_1, "/mnt/host/image_1_camera.ppm");

	IOWR_32DIRECT(CAMERA_CTRL_BASE, IREGADR * 4, HPS_0_BRIDGES_BASE_2);
	IOWR_32DIRECT(CAMERA_CTRL_BASE, IREGENABLE * 4, 1);

	read_enable = IORD_32DIRECT(CAMERA_CTRL_BASE, IREGENABLE * 4);

	k = 0;
	while(read_enable == 1){
			read_enable = IORD_32DIRECT(CAMERA_CTRL_BASE, IREGENABLE * 4);
			fval = IORD_32DIRECT(CAMERA_CTRL_BASE, 4 * 4);		//FVAL
			lval = IORD_32DIRECT(CAMERA_CTRL_BASE, 5 * 4);		//LVAL
			dma = IORD_32DIRECT(CAMERA_CTRL_BASE, 6 * 4);		//DMA
			row = IORD_32DIRECT(CAMERA_CTRL_BASE, 0 * 4);		//row
			inter = IORD_32DIRECT(CAMERA_CTRL_BASE, 7 * 4);		//Inter
			send = IORD_32DIRECT(CAMERA_CTRL_BASE, 1 * 4);		//send
			if (lval == 1){
				k++;
			}
		}

	read_memory(HPS_0_BRIDGES_BASE_2, "/mnt/host/image_2_camera.ppm");

	return EXIT_SUCCESS;
}
