$date
	Tue Aug 27 01:20:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y $end
$var wire 1 " x $end
$var reg 4 # a [3:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 1 % and2_1 $end
$var wire 1 & and2_2 $end
$var wire 1 ' and2_3 $end
$var wire 1 ( and2_4 $end
$var wire 1 ) and2_5 $end
$var wire 1 * and2_6 $end
$var wire 1 + and3_1 $end
$var wire 1 , and3_2 $end
$var wire 1 - and3_3 $end
$var wire 1 . and3_4 $end
$var wire 1 / and3_5 $end
$var wire 1 0 and3_6 $end
$var wire 1 1 and3_7 $end
$var wire 1 2 and3_8 $end
$var wire 1 3 nota $end
$var wire 1 4 notb $end
$var wire 1 5 notc $end
$var wire 1 6 notd $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
16
15
14
13
02
01
00
0/
1.
1-
1,
1+
0*
0)
0(
0'
0&
0%
b0 $
b0 #
1"
0!
$end
#10
0+
0,
0.
06
b1 #
b1 $
#20
0-
1.
05
16
b10 #
b10 $
#30
0"
1!
0.
06
1&
b11 #
b11 $
#40
1"
0!
1,
04
15
16
0&
b100 #
b100 $
#50
0"
1!
0,
06
1'
b101 #
b101 $
#60
05
16
0'
1(
b110 #
b110 $
#70
1"
06
11
1&
1'
b111 #
b111 $
#80
1"
0!
1+
03
14
15
16
01
0&
0'
0(
b1000 #
b1000 $
#90
0"
1!
0+
06
1*
b1001 #
b1001 $
#100
05
16
1)
0*
b1010 #
b1010 $
#110
1"
06
12
1&
1*
b1011 #
b1011 $
#120
0"
04
15
16
02
1%
0&
0)
0*
b1100 #
b1100 $
#130
1"
06
10
1'
1*
b1101 #
b1101 $
#140
05
16
1/
00
0'
1(
1)
0*
b1110 #
b1110 $
#150
06
10
11
12
1&
1'
1*
b1111 #
b1111 $
