// Seed: 2436809084
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4
    , id_25,
    output supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output uwire id_10,
    output supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri id_16,
    output supply1 id_17,
    output wor id_18,
    input tri0 id_19,
    input supply1 id_20,
    output supply1 id_21,
    output uwire id_22,
    output wire id_23
);
  assign id_22 = 1;
  wire id_26;
  assign id_12 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    input wand id_4,
    output supply0 id_5,
    output logic id_6
    , id_14,
    input wor id_7,
    input uwire id_8,
    output wor id_9,
    input supply1 id_10,
    input wor id_11,
    output wor id_12
);
  wire id_15 = 1'b0 == id_8;
  wire id_16;
  initial if (id_3) id_6 <= 1;
  module_0(
      id_0,
      id_5,
      id_2,
      id_10,
      id_1,
      id_5,
      id_11,
      id_12,
      id_0,
      id_11,
      id_12,
      id_12,
      id_9,
      id_10,
      id_1,
      id_11,
      id_0,
      id_12,
      id_9,
      id_7,
      id_3,
      id_5,
      id_9,
      id_5
  );
endmodule
