// Seed: 3609840779
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    output type_17 id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    output logic id_9,
    input id_10
);
  assign id_9 = 1;
  logic id_11, id_12 = id_1;
  type_1 id_13 (
      .id_0(id_0),
      .id_1(id_5)
  );
  logic id_14;
  logic id_15;
  assign id_4 = id_13;
  assign id_9 = id_3;
  logic id_16;
endmodule
