<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Apr 28 17:09:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "ipClk_c" 243.191000 MHz (0 errors)</A></LI>            496 items scored, 0 timing errors detected.
Report:  277.546MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "ipClk_c" 243.191000 MHz ;
            496 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[1]  (from ipClk_c +)
   Destination:    FF         Data in        count[30]  (to ipClk_c +)

   Delay:               3.510ns  (74.6% logic, 25.4% route), 16 logic levels.

 Constraint Details:

      3.510ns physical path delay SLICE_15 to SLICE_1 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.509ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R25C9B.CLK to      R25C9B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.891      R25C9B.Q0 to      R25C9B.B0 count[1]
C0TOFCO_DE  ---     0.790      R25C9B.B0 to     R25C9B.FCO SLICE_15
ROUTE         1     0.000     R25C9B.FCO to     R25C9C.FCI un2_count_cry_2
FCITOFCO_D  ---     0.081     R25C9C.FCI to     R25C9C.FCO SLICE_14
ROUTE         1     0.000     R25C9C.FCO to    R25C10A.FCI un2_count_cry_4
FCITOFCO_D  ---     0.081    R25C10A.FCI to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOFCO_D  ---     0.081    R25C13C.FCI to    R25C13C.FCO SLICE_2
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI un2_count_cry_28
FCITOF1_DE  ---     0.393    R25C14A.FCI to     R25C14A.F1 SLICE_1
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 un2_count_cry_29_0_S1 (to ipClk_c)
                  --------
                    3.510   (74.6% logic, 25.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to     R25C9B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[1]  (from ipClk_c +)
   Destination:    FF         Data in        count[28]  (to ipClk_c +)

   Delay:               3.429ns  (74.0% logic, 26.0% route), 15 logic levels.

 Constraint Details:

      3.429ns physical path delay SLICE_15 to SLICE_2 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.590ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R25C9B.CLK to      R25C9B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.891      R25C9B.Q0 to      R25C9B.B0 count[1]
C0TOFCO_DE  ---     0.790      R25C9B.B0 to     R25C9B.FCO SLICE_15
ROUTE         1     0.000     R25C9B.FCO to     R25C9C.FCI un2_count_cry_2
FCITOFCO_D  ---     0.081     R25C9C.FCI to     R25C9C.FCO SLICE_14
ROUTE         1     0.000     R25C9C.FCO to    R25C10A.FCI un2_count_cry_4
FCITOFCO_D  ---     0.081    R25C10A.FCI to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOF1_DE  ---     0.393    R25C13C.FCI to     R25C13C.F1 SLICE_2
ROUTE         1     0.000     R25C13C.F1 to    R25C13C.DI1 un2_count_cry_27_0_S1 (to ipClk_c)
                  --------
                    3.429   (74.0% logic, 26.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to     R25C9B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[1]  (from ipClk_c +)
   Destination:    FF         Data in        count[29]  (to ipClk_c +)

   Delay:               3.422ns  (74.0% logic, 26.0% route), 16 logic levels.

 Constraint Details:

      3.422ns physical path delay SLICE_15 to SLICE_1 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.597ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R25C9B.CLK to      R25C9B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.891      R25C9B.Q0 to      R25C9B.B0 count[1]
C0TOFCO_DE  ---     0.790      R25C9B.B0 to     R25C9B.FCO SLICE_15
ROUTE         1     0.000     R25C9B.FCO to     R25C9C.FCI un2_count_cry_2
FCITOFCO_D  ---     0.081     R25C9C.FCI to     R25C9C.FCO SLICE_14
ROUTE         1     0.000     R25C9C.FCO to    R25C10A.FCI un2_count_cry_4
FCITOFCO_D  ---     0.081    R25C10A.FCI to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOFCO_D  ---     0.081    R25C13C.FCI to    R25C13C.FCO SLICE_2
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI un2_count_cry_28
FCITOF0_DE  ---     0.305    R25C14A.FCI to     R25C14A.F0 SLICE_1
ROUTE         1     0.000     R25C14A.F0 to    R25C14A.DI0 un2_count_cry_29_0_S0 (to ipClk_c)
                  --------
                    3.422   (74.0% logic, 26.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to     R25C9B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[5]  (from ipClk_c +)
   Destination:    FF         Data in        count[30]  (to ipClk_c +)

   Delay:               3.348ns  (73.4% logic, 26.6% route), 14 logic levels.

 Constraint Details:

      3.348ns physical path delay SLICE_13 to SLICE_1 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.671ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R25C10A.CLK to     R25C10A.Q0 SLICE_13 (from ipClk_c)
ROUTE         1     0.891     R25C10A.Q0 to     R25C10A.B0 count[5]
C0TOFCO_DE  ---     0.790     R25C10A.B0 to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOFCO_D  ---     0.081    R25C13C.FCI to    R25C13C.FCO SLICE_2
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI un2_count_cry_28
FCITOF1_DE  ---     0.393    R25C14A.FCI to     R25C14A.F1 SLICE_1
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 un2_count_cry_29_0_S1 (to ipClk_c)
                  --------
                    3.348   (73.4% logic, 26.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C10A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[1]  (from ipClk_c +)
   Destination:    FF         Data in        count[26]  (to ipClk_c +)

   Delay:               3.348ns  (73.4% logic, 26.6% route), 14 logic levels.

 Constraint Details:

      3.348ns physical path delay SLICE_15 to SLICE_3 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.671ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R25C9B.CLK to      R25C9B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.891      R25C9B.Q0 to      R25C9B.B0 count[1]
C0TOFCO_DE  ---     0.790      R25C9B.B0 to     R25C9B.FCO SLICE_15
ROUTE         1     0.000     R25C9B.FCO to     R25C9C.FCI un2_count_cry_2
FCITOFCO_D  ---     0.081     R25C9C.FCI to     R25C9C.FCO SLICE_14
ROUTE         1     0.000     R25C9C.FCO to    R25C10A.FCI un2_count_cry_4
FCITOFCO_D  ---     0.081    R25C10A.FCI to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOF1_DE  ---     0.393    R25C13B.FCI to     R25C13B.F1 SLICE_3
ROUTE         1     0.000     R25C13B.F1 to    R25C13B.DI1 un2_count_cry_25_0_S1 (to ipClk_c)
                  --------
                    3.348   (73.4% logic, 26.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to     R25C9B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C13B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[1]  (from ipClk_c +)
   Destination:    FF         Data in        count[27]  (to ipClk_c +)

   Delay:               3.341ns  (73.3% logic, 26.7% route), 15 logic levels.

 Constraint Details:

      3.341ns physical path delay SLICE_15 to SLICE_2 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.678ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R25C9B.CLK to      R25C9B.Q0 SLICE_15 (from ipClk_c)
ROUTE         1     0.891      R25C9B.Q0 to      R25C9B.B0 count[1]
C0TOFCO_DE  ---     0.790      R25C9B.B0 to     R25C9B.FCO SLICE_15
ROUTE         1     0.000     R25C9B.FCO to     R25C9C.FCI un2_count_cry_2
FCITOFCO_D  ---     0.081     R25C9C.FCI to     R25C9C.FCO SLICE_14
ROUTE         1     0.000     R25C9C.FCO to    R25C10A.FCI un2_count_cry_4
FCITOFCO_D  ---     0.081    R25C10A.FCI to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOF0_DE  ---     0.305    R25C13C.FCI to     R25C13C.F0 SLICE_2
ROUTE         1     0.000     R25C13C.F0 to    R25C13C.DI0 un2_count_cry_27_0_S0 (to ipClk_c)
                  --------
                    3.341   (73.3% logic, 26.7% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to     R25C9B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[0]  (from ipClk_c +)
   Destination:    FF         Data in        count[30]  (to ipClk_c +)

   Delay:               3.335ns  (71.5% logic, 28.5% route), 17 logic levels.

 Constraint Details:

      3.335ns physical path delay SLICE_16 to SLICE_1 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.684ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R24C9C.CLK to      R24C9C.Q0 SLICE_16 (from ipClk_c)
ROUTE         2     0.950      R24C9C.Q0 to      R25C9A.A1 count[0]
C1TOFCO_DE  ---     0.475      R25C9A.A1 to     R25C9A.FCO SLICE_0
ROUTE         1     0.000     R25C9A.FCO to     R25C9B.FCI un2_count_cry_0
FCITOFCO_D  ---     0.081     R25C9B.FCI to     R25C9B.FCO SLICE_15
ROUTE         1     0.000     R25C9B.FCO to     R25C9C.FCI un2_count_cry_2
FCITOFCO_D  ---     0.081     R25C9C.FCI to     R25C9C.FCO SLICE_14
ROUTE         1     0.000     R25C9C.FCO to    R25C10A.FCI un2_count_cry_4
FCITOFCO_D  ---     0.081    R25C10A.FCI to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOFCO_D  ---     0.081    R25C13C.FCI to    R25C13C.FCO SLICE_2
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI un2_count_cry_28
FCITOF1_DE  ---     0.393    R25C14A.FCI to     R25C14A.F1 SLICE_1
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 un2_count_cry_29_0_S1 (to ipClk_c)
                  --------
                    3.335   (71.5% logic, 28.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to     R24C9C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[3]  (from ipClk_c +)
   Destination:    FF         Data in        count[30]  (to ipClk_c +)

   Delay:               3.328ns  (76.3% logic, 23.7% route), 15 logic levels.

 Constraint Details:

      3.328ns physical path delay SLICE_14 to SLICE_1 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.691ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R25C9C.CLK to      R25C9C.Q0 SLICE_14 (from ipClk_c)
ROUTE         1     0.790      R25C9C.Q0 to      R25C9C.A0 count[3]
C0TOFCO_DE  ---     0.790      R25C9C.A0 to     R25C9C.FCO SLICE_14
ROUTE         1     0.000     R25C9C.FCO to    R25C10A.FCI un2_count_cry_4
FCITOFCO_D  ---     0.081    R25C10A.FCI to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOFCO_D  ---     0.081    R25C13C.FCI to    R25C13C.FCO SLICE_2
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI un2_count_cry_28
FCITOF1_DE  ---     0.393    R25C14A.FCI to     R25C14A.F1 SLICE_1
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 un2_count_cry_29_0_S1 (to ipClk_c)
                  --------
                    3.328   (76.3% logic, 23.7% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to     R25C9C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.752ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[7]  (from ipClk_c +)
   Destination:    FF         Data in        count[30]  (to ipClk_c +)

   Delay:               3.267ns  (72.7% logic, 27.3% route), 13 logic levels.

 Constraint Details:

      3.267ns physical path delay SLICE_12 to SLICE_1 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.752ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R25C10B.CLK to     R25C10B.Q0 SLICE_12 (from ipClk_c)
ROUTE         1     0.891     R25C10B.Q0 to     R25C10B.B0 count[7]
C0TOFCO_DE  ---     0.790     R25C10B.B0 to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOFCO_D  ---     0.081    R25C13C.FCI to    R25C13C.FCO SLICE_2
ROUTE         1     0.000    R25C13C.FCO to    R25C14A.FCI un2_count_cry_28
FCITOF1_DE  ---     0.393    R25C14A.FCI to     R25C14A.F1 SLICE_1
ROUTE         1     0.000     R25C14A.F1 to    R25C14A.DI1 un2_count_cry_29_0_S1 (to ipClk_c)
                  --------
                    3.267   (72.7% logic, 27.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C10B.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C14A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.752ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[5]  (from ipClk_c +)
   Destination:    FF         Data in        count[28]  (to ipClk_c +)

   Delay:               3.267ns  (72.7% logic, 27.3% route), 13 logic levels.

 Constraint Details:

      3.267ns physical path delay SLICE_13 to SLICE_2 meets
      4.112ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 4.019ns) by 0.752ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R25C10A.CLK to     R25C10A.Q0 SLICE_13 (from ipClk_c)
ROUTE         1     0.891     R25C10A.Q0 to     R25C10A.B0 count[5]
C0TOFCO_DE  ---     0.790     R25C10A.B0 to    R25C10A.FCO SLICE_13
ROUTE         1     0.000    R25C10A.FCO to    R25C10B.FCI un2_count_cry_6
FCITOFCO_D  ---     0.081    R25C10B.FCI to    R25C10B.FCO SLICE_12
ROUTE         1     0.000    R25C10B.FCO to    R25C10C.FCI un2_count_cry_8
FCITOFCO_D  ---     0.081    R25C10C.FCI to    R25C10C.FCO SLICE_11
ROUTE         1     0.000    R25C10C.FCO to    R25C11A.FCI un2_count_cry_10
FCITOFCO_D  ---     0.081    R25C11A.FCI to    R25C11A.FCO SLICE_10
ROUTE         1     0.000    R25C11A.FCO to    R25C11B.FCI un2_count_cry_12
FCITOFCO_D  ---     0.081    R25C11B.FCI to    R25C11B.FCO SLICE_9
ROUTE         1     0.000    R25C11B.FCO to    R25C11C.FCI un2_count_cry_14
FCITOFCO_D  ---     0.081    R25C11C.FCI to    R25C11C.FCO SLICE_8
ROUTE         1     0.000    R25C11C.FCO to    R25C12A.FCI un2_count_cry_16
FCITOFCO_D  ---     0.081    R25C12A.FCI to    R25C12A.FCO SLICE_7
ROUTE         1     0.000    R25C12A.FCO to    R25C12B.FCI un2_count_cry_18
FCITOFCO_D  ---     0.081    R25C12B.FCI to    R25C12B.FCO SLICE_6
ROUTE         1     0.000    R25C12B.FCO to    R25C12C.FCI un2_count_cry_20
FCITOFCO_D  ---     0.081    R25C12C.FCI to    R25C12C.FCO SLICE_5
ROUTE         1     0.000    R25C12C.FCO to    R25C13A.FCI un2_count_cry_22
FCITOFCO_D  ---     0.081    R25C13A.FCI to    R25C13A.FCO SLICE_4
ROUTE         1     0.000    R25C13A.FCO to    R25C13B.FCI un2_count_cry_24
FCITOFCO_D  ---     0.081    R25C13B.FCI to    R25C13B.FCO SLICE_3
ROUTE         1     0.000    R25C13B.FCO to    R25C13C.FCI un2_count_cry_26
FCITOF1_DE  ---     0.393    R25C13C.FCI to     R25C13C.F1 SLICE_2
ROUTE         1     0.000     R25C13C.F1 to    R25C13C.DI1 un2_count_cry_27_0_S1 (to ipClk_c)
                  --------
                    3.267   (72.7% logic, 27.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C10A.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     1.233       21.PADDI to    R25C13C.CLK ipClk_c
                  --------
                    1.233   (0.0% logic, 100.0% route), 0 logic levels.

Report:  277.546MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ipClk_c" 243.191000 MHz  |             |             |
;                                       |  243.191 MHz|  277.546 MHz|  16  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 16
   Covered under: FREQUENCY NET "ipClk_c" 243.191000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 496 paths, 1 nets, and 125 connections (83.89% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Apr 28 17:09:21 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "ipClk_c" 243.191000 MHz (0 errors)</A></LI>            496 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "ipClk_c" 243.191000 MHz ;
            496 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[0]  (from ipClk_c +)
   Destination:    FF         Data in        count[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_16 to SLICE_16 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R24C9C.CLK to      R24C9C.Q0 SLICE_16 (from ipClk_c)
ROUTE         2     0.057      R24C9C.Q0 to      R24C9C.D0 count[0]
CTOF_DEL    ---     0.059      R24C9C.D0 to      R24C9C.F0 SLICE_16
ROUTE         1     0.000      R24C9C.F0 to     R24C9C.DI0 count_i[0] (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to     R24C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to     R24C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[12]  (from ipClk_c +)
   Destination:    FF         Data in        count[12]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_10 to SLICE_10 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C11A.CLK to     R25C11A.Q1 SLICE_10 (from ipClk_c)
ROUTE         1     0.150     R25C11A.Q1 to     R25C11A.B1 count[12]
CTOF_DEL    ---     0.059     R25C11A.B1 to     R25C11A.F1 SLICE_10
ROUTE         1     0.000     R25C11A.F1 to    R25C11A.DI1 un2_count_cry_11_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C11A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C11A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[10]  (from ipClk_c +)
   Destination:    FF         Data in        count[10]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_11 to SLICE_11 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C10C.CLK to     R25C10C.Q1 SLICE_11 (from ipClk_c)
ROUTE         1     0.150     R25C10C.Q1 to     R25C10C.B1 count[10]
CTOF_DEL    ---     0.059     R25C10C.B1 to     R25C10C.F1 SLICE_11
ROUTE         1     0.000     R25C10C.F1 to    R25C10C.DI1 un2_count_cry_9_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[8]  (from ipClk_c +)
   Destination:    FF         Data in        count[8]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_12 to SLICE_12 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C10B.CLK to     R25C10B.Q1 SLICE_12 (from ipClk_c)
ROUTE         1     0.150     R25C10B.Q1 to     R25C10B.B1 count[8]
CTOF_DEL    ---     0.059     R25C10B.B1 to     R25C10B.F1 SLICE_12
ROUTE         1     0.000     R25C10B.F1 to    R25C10B.DI1 un2_count_cry_7_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[6]  (from ipClk_c +)
   Destination:    FF         Data in        count[6]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_13 to SLICE_13 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C10A.CLK to     R25C10A.Q1 SLICE_13 (from ipClk_c)
ROUTE         1     0.150     R25C10A.Q1 to     R25C10A.B1 count[6]
CTOF_DEL    ---     0.059     R25C10A.B1 to     R25C10A.F1 SLICE_13
ROUTE         1     0.000     R25C10A.F1 to    R25C10A.DI1 un2_count_cry_5_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C10A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C10A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[4]  (from ipClk_c +)
   Destination:    FF         Data in        count[4]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_14 to SLICE_14 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R25C9C.CLK to      R25C9C.Q1 SLICE_14 (from ipClk_c)
ROUTE         1     0.150      R25C9C.Q1 to      R25C9C.B1 count[4]
CTOF_DEL    ---     0.059      R25C9C.B1 to      R25C9C.F1 SLICE_14
ROUTE         1     0.000      R25C9C.F1 to     R25C9C.DI1 un2_count_cry_3_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to     R25C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to     R25C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[2]  (from ipClk_c +)
   Destination:    FF         Data in        count[2]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_15 to SLICE_15 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R25C9B.CLK to      R25C9B.Q1 SLICE_15 (from ipClk_c)
ROUTE         1     0.150      R25C9B.Q1 to      R25C9B.B1 count[2]
CTOF_DEL    ---     0.059      R25C9B.B1 to      R25C9B.F1 SLICE_15
ROUTE         1     0.000      R25C9B.F1 to     R25C9B.DI1 un2_count_cry_1_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to     R25C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to     R25C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[22]  (from ipClk_c +)
   Destination:    FF         Data in        count[22]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_5 to SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12C.CLK to     R25C12C.Q1 SLICE_5 (from ipClk_c)
ROUTE         1     0.150     R25C12C.Q1 to     R25C12C.B1 count[22]
CTOF_DEL    ---     0.059     R25C12C.B1 to     R25C12C.F1 SLICE_5
ROUTE         1     0.000     R25C12C.F1 to    R25C12C.DI1 un2_count_cry_21_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[20]  (from ipClk_c +)
   Destination:    FF         Data in        count[20]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_6 to SLICE_6 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12B.CLK to     R25C12B.Q1 SLICE_6 (from ipClk_c)
ROUTE         1     0.150     R25C12B.Q1 to     R25C12B.B1 count[20]
CTOF_DEL    ---     0.059     R25C12B.B1 to     R25C12B.F1 SLICE_6
ROUTE         1     0.000     R25C12B.F1 to    R25C12B.DI1 un2_count_cry_19_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count[18]  (from ipClk_c +)
   Destination:    FF         Data in        count[18]  (to ipClk_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_7 to SLICE_7 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12A.CLK to     R25C12A.Q1 SLICE_7 (from ipClk_c)
ROUTE         1     0.150     R25C12A.Q1 to     R25C12A.B1 count[18]
CTOF_DEL    ---     0.059     R25C12A.B1 to     R25C12A.F1 SLICE_7
ROUTE         1     0.000     R25C12A.F1 to    R25C12A.DI1 un2_count_cry_17_0_S1 (to ipClk_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C12A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.300       21.PADDI to    R25C12A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ipClk_c" 243.191000 MHz  |             |             |
;                                       |     0.000 ns|     0.235 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 16
   Covered under: FREQUENCY NET "ipClk_c" 243.191000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 496 paths, 1 nets, and 125 connections (83.89% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
