// Seed: 3325322051
module module_0 (
    output supply0 id_0,
    input  uwire   id_1
);
  logic id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8
    , id_16,
    input tri1 id_9,
    output tri1 id_10,
    output tri id_11,
    input tri id_12
    , id_17,
    output tri1 id_13,
    input wor id_14
);
  assign id_16 = (id_7 - -1) ? 1 : -1;
  module_0 modCall_1 (
      id_0,
      id_8
  );
endmodule
