{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:52:43 2018 " "Info: Processing started: Thu Nov 29 10:52:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TEST_BARKER -c TEST_BARKER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 800 968 1136 816 "CLK" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MY_DIVIDER:inst1\|Q " "Info: Detected ripple clock \"MY_DIVIDER:inst1\|Q\" as buffer" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "MY_DIVIDER:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MY_DIVIDER:inst1\|DATA\[0\] register MY_DIVIDER:inst1\|DATA\[23\] 275.86 MHz 3.625 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 275.86 MHz between source register \"MY_DIVIDER:inst1\|DATA\[0\]\" and destination register \"MY_DIVIDER:inst1\|DATA\[23\]\" (period= 3.625 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.418 ns + Longest register register " "Info: + Longest register to register delay is 3.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_DIVIDER:inst1\|DATA\[0\] 1 REG LCFF_X2_Y7_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.393 ns) 0.713 ns MY_DIVIDER:inst1\|Add0~289 2 COMB LCCOMB_X2_Y7_N8 2 " "Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X2_Y7_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.784 ns MY_DIVIDER:inst1\|Add0~291 3 COMB LCCOMB_X2_Y7_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X2_Y7_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.855 ns MY_DIVIDER:inst1\|Add0~293 4 COMB LCCOMB_X2_Y7_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.855 ns; Loc. = LCCOMB_X2_Y7_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.014 ns MY_DIVIDER:inst1\|Add0~295 5 COMB LCCOMB_X2_Y7_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.014 ns; Loc. = LCCOMB_X2_Y7_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.085 ns MY_DIVIDER:inst1\|Add0~297 6 COMB LCCOMB_X2_Y7_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.085 ns; Loc. = LCCOMB_X2_Y7_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.156 ns MY_DIVIDER:inst1\|Add0~299 7 COMB LCCOMB_X2_Y7_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.156 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.227 ns MY_DIVIDER:inst1\|Add0~301 8 COMB LCCOMB_X2_Y7_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.227 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.298 ns MY_DIVIDER:inst1\|Add0~303 9 COMB LCCOMB_X2_Y7_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.298 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.369 ns MY_DIVIDER:inst1\|Add0~305 10 COMB LCCOMB_X2_Y7_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.369 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.440 ns MY_DIVIDER:inst1\|Add0~307 11 COMB LCCOMB_X2_Y7_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.440 ns; Loc. = LCCOMB_X2_Y7_N26; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.511 ns MY_DIVIDER:inst1\|Add0~309 12 COMB LCCOMB_X2_Y7_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.511 ns; Loc. = LCCOMB_X2_Y7_N28; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.657 ns MY_DIVIDER:inst1\|Add0~311 13 COMB LCCOMB_X2_Y7_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.657 ns; Loc. = LCCOMB_X2_Y7_N30; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.728 ns MY_DIVIDER:inst1\|Add0~313 14 COMB LCCOMB_X2_Y6_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.728 ns; Loc. = LCCOMB_X2_Y6_N0; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.799 ns MY_DIVIDER:inst1\|Add0~315 15 COMB LCCOMB_X2_Y6_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.799 ns; Loc. = LCCOMB_X2_Y6_N2; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.870 ns MY_DIVIDER:inst1\|Add0~317 16 COMB LCCOMB_X2_Y6_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.870 ns; Loc. = LCCOMB_X2_Y6_N4; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.941 ns MY_DIVIDER:inst1\|Add0~319 17 COMB LCCOMB_X2_Y6_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.941 ns; Loc. = LCCOMB_X2_Y6_N6; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.012 ns MY_DIVIDER:inst1\|Add0~321 18 COMB LCCOMB_X2_Y6_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.012 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.083 ns MY_DIVIDER:inst1\|Add0~323 19 COMB LCCOMB_X2_Y6_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.083 ns; Loc. = LCCOMB_X2_Y6_N10; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.154 ns MY_DIVIDER:inst1\|Add0~325 20 COMB LCCOMB_X2_Y6_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.154 ns; Loc. = LCCOMB_X2_Y6_N12; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.313 ns MY_DIVIDER:inst1\|Add0~327 21 COMB LCCOMB_X2_Y6_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.313 ns; Loc. = LCCOMB_X2_Y6_N14; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.384 ns MY_DIVIDER:inst1\|Add0~329 22 COMB LCCOMB_X2_Y6_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.384 ns; Loc. = LCCOMB_X2_Y6_N16; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.455 ns MY_DIVIDER:inst1\|Add0~331 23 COMB LCCOMB_X2_Y6_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.455 ns; Loc. = LCCOMB_X2_Y6_N18; Fanout = 2; COMB Node = 'MY_DIVIDER:inst1\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.526 ns MY_DIVIDER:inst1\|Add0~333 24 COMB LCCOMB_X2_Y6_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.526 ns; Loc. = LCCOMB_X2_Y6_N20; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.936 ns MY_DIVIDER:inst1\|Add0~334 25 COMB LCCOMB_X2_Y6_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.936 ns; Loc. = LCCOMB_X2_Y6_N22; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.334 ns MY_DIVIDER:inst1\|DATA~202 26 COMB LCCOMB_X2_Y6_N30 1 " "Info: 26: + IC(0.248 ns) + CELL(0.150 ns) = 3.334 ns; Loc. = LCCOMB_X2_Y6_N30; Fanout = 1; COMB Node = 'MY_DIVIDER:inst1\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.418 ns MY_DIVIDER:inst1\|DATA\[23\] 27 REG LCFF_X2_Y6_N31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.418 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 83.38 % ) " "Info: Total cell delay = 2.850 ns ( 83.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.568 ns ( 16.62 % ) " "Info: Total interconnect delay = 0.568 ns ( 16.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 800 968 1136 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 800 968 1136 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns MY_DIVIDER:inst1\|DATA\[23\] 3 REG LCFF_X2_Y6_N31 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X2_Y6_N31; Fanout = 2; REG Node = 'MY_DIVIDER:inst1\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 800 968 1136 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 800 968 1136 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns MY_DIVIDER:inst1\|DATA\[0\] 3 REG LCFF_X2_Y7_N1 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X2_Y7_N1; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] MY_DIVIDER:inst1|Add0~289 MY_DIVIDER:inst1|Add0~291 MY_DIVIDER:inst1|Add0~293 MY_DIVIDER:inst1|Add0~295 MY_DIVIDER:inst1|Add0~297 MY_DIVIDER:inst1|Add0~299 MY_DIVIDER:inst1|Add0~301 MY_DIVIDER:inst1|Add0~303 MY_DIVIDER:inst1|Add0~305 MY_DIVIDER:inst1|Add0~307 MY_DIVIDER:inst1|Add0~309 MY_DIVIDER:inst1|Add0~311 MY_DIVIDER:inst1|Add0~313 MY_DIVIDER:inst1|Add0~315 MY_DIVIDER:inst1|Add0~317 MY_DIVIDER:inst1|Add0~319 MY_DIVIDER:inst1|Add0~321 MY_DIVIDER:inst1|Add0~323 MY_DIVIDER:inst1|Add0~325 MY_DIVIDER:inst1|Add0~327 MY_DIVIDER:inst1|Add0~329 MY_DIVIDER:inst1|Add0~331 MY_DIVIDER:inst1|Add0~333 MY_DIVIDER:inst1|Add0~334 MY_DIVIDER:inst1|DATA~202 MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.418 ns" { MY_DIVIDER:inst1|DATA[0] {} MY_DIVIDER:inst1|Add0~289 {} MY_DIVIDER:inst1|Add0~291 {} MY_DIVIDER:inst1|Add0~293 {} MY_DIVIDER:inst1|Add0~295 {} MY_DIVIDER:inst1|Add0~297 {} MY_DIVIDER:inst1|Add0~299 {} MY_DIVIDER:inst1|Add0~301 {} MY_DIVIDER:inst1|Add0~303 {} MY_DIVIDER:inst1|Add0~305 {} MY_DIVIDER:inst1|Add0~307 {} MY_DIVIDER:inst1|Add0~309 {} MY_DIVIDER:inst1|Add0~311 {} MY_DIVIDER:inst1|Add0~313 {} MY_DIVIDER:inst1|Add0~315 {} MY_DIVIDER:inst1|Add0~317 {} MY_DIVIDER:inst1|Add0~319 {} MY_DIVIDER:inst1|Add0~321 {} MY_DIVIDER:inst1|Add0~323 {} MY_DIVIDER:inst1|Add0~325 {} MY_DIVIDER:inst1|Add0~327 {} MY_DIVIDER:inst1|Add0~329 {} MY_DIVIDER:inst1|Add0~331 {} MY_DIVIDER:inst1|Add0~333 {} MY_DIVIDER:inst1|Add0~334 {} MY_DIVIDER:inst1|DATA~202 {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl MY_DIVIDER:inst1|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MY_DIVIDER:inst1|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BA MY_BARKER:inst\|COUNT\[0\] 10.979 ns register " "Info: tco from clock \"CLK\" to destination pin \"BA\" through register \"MY_BARKER:inst\|COUNT\[0\]\" is 10.979 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.175 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 800 968 1136 816 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.787 ns) 3.037 ns MY_DIVIDER:inst1\|Q 2 REG LCFF_X1_Y7_N9 3 " "Info: 2: + IC(1.251 ns) + CELL(0.787 ns) = 3.037 ns; Loc. = LCFF_X1_Y7_N9; Fanout = 3; REG Node = 'MY_DIVIDER:inst1\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { CLK MY_DIVIDER:inst1|Q } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.000 ns) 4.588 ns MY_DIVIDER:inst1\|Q~clkctrl 3 COMB CLKCTRL_G1 3 " "Info: 3: + IC(1.551 ns) + CELL(0.000 ns) = 4.588 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'MY_DIVIDER:inst1\|Q~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl } "NODE_NAME" } } { "../MY_DIVIDER/MY_DIVIDER.vhd" "" { Text "D:/LKW_108/MY_DIVIDER/MY_DIVIDER.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.537 ns) 6.175 ns MY_BARKER:inst\|COUNT\[0\] 4 REG LCFF_X64_Y2_N1 4 " "Info: 4: + IC(1.050 ns) + CELL(0.537 ns) = 6.175 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 4; REG Node = 'MY_BARKER:inst\|COUNT\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { MY_DIVIDER:inst1|Q~clkctrl MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.62 % ) " "Info: Total cell delay = 2.323 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.852 ns ( 62.38 % ) " "Info: Total interconnect delay = 3.852 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { CLK MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_DIVIDER:inst1|Q~clkctrl {} MY_BARKER:inst|COUNT[0] {} } { 0.000ns 0.000ns 1.251ns 1.551ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.554 ns + Longest register pin " "Info: + Longest register to pin delay is 4.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MY_BARKER:inst\|COUNT\[0\] 1 REG LCFF_X64_Y2_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 4; REG Node = 'MY_BARKER:inst\|COUNT\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.438 ns) 1.142 ns MY_BARKER:inst\|Mux0~34 2 COMB LCCOMB_X64_Y2_N6 1 " "Info: 2: + IC(0.704 ns) + CELL(0.438 ns) = 1.142 ns; Loc. = LCCOMB_X64_Y2_N6; Fanout = 1; COMB Node = 'MY_BARKER:inst\|Mux0~34'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { MY_BARKER:inst|COUNT[0] MY_BARKER:inst|Mux0~34 } "NODE_NAME" } } { "../MY_BARKER/MY_BARKER.vhd" "" { Text "D:/LKW_108/MY_BARKER/MY_BARKER.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(2.818 ns) 4.554 ns BA 3 PIN PIN_AE23 0 " "Info: 3: + IC(0.594 ns) + CELL(2.818 ns) = 4.554 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'BA'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.412 ns" { MY_BARKER:inst|Mux0~34 BA } "NODE_NAME" } } { "TEST_BARKER.bdf" "" { Schematic "D:/LKW_108/TEST_BARKER/TEST_BARKER.bdf" { { 800 1520 1696 816 "BA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 71.50 % ) " "Info: Total cell delay = 3.256 ns ( 71.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 28.50 % ) " "Info: Total interconnect delay = 1.298 ns ( 28.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { MY_BARKER:inst|COUNT[0] MY_BARKER:inst|Mux0~34 BA } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { MY_BARKER:inst|COUNT[0] {} MY_BARKER:inst|Mux0~34 {} BA {} } { 0.000ns 0.704ns 0.594ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.175 ns" { CLK MY_DIVIDER:inst1|Q MY_DIVIDER:inst1|Q~clkctrl MY_BARKER:inst|COUNT[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.175 ns" { CLK {} CLK~combout {} MY_DIVIDER:inst1|Q {} MY_DIVIDER:inst1|Q~clkctrl {} MY_BARKER:inst|COUNT[0] {} } { 0.000ns 0.000ns 1.251ns 1.551ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { MY_BARKER:inst|COUNT[0] MY_BARKER:inst|Mux0~34 BA } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { MY_BARKER:inst|COUNT[0] {} MY_BARKER:inst|Mux0~34 {} BA {} } { 0.000ns 0.704ns 0.594ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:52:45 2018 " "Info: Processing ended: Thu Nov 29 10:52:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
