digraph "CFG for '_Z15kernelBackprop1PfiS_S_i' function" {
	label="CFG for '_Z15kernelBackprop1PfiS_S_i' function";

	Node0x54c4130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = zext i32 %6 to i64\l  %8 = getelementptr inbounds float, float addrspace(1)* %2, i64 %7\l  %9 = load float, float addrspace(1)* %8, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = add i32 %10, %4\l  %12 = zext i32 %11 to i64\l  %13 = getelementptr inbounds float, float addrspace(1)* %3, i64 %12\l  %14 = load float, float addrspace(1)* %13, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %15 = fmul contract float %9, %14\l  %16 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %17 = getelementptr i8, i8 addrspace(4)* %16, i64 4\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !10, !invariant.load\l... !9\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %10, %20\l  %22 = add i32 %6, %1\l  %23 = add i32 %22, %21\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %24\l  store float %15, float addrspace(1)* %25, align 4, !tbaa !5\l  ret void\l}"];
}
