Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 15:43:13 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.169        0.000                      0                10014        0.050        0.000                      0                10014        1.646        0.000                       0                  9391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.169        0.000                      0                10014        0.050        0.000                      0                10014        1.646        0.000                       0                  9391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 4.244ns (88.623%)  route 0.545ns (11.377%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.537     5.240    sum_cm_ch[1]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.345 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.345    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.802 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.802    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.900    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.998 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.096 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.096    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.194 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.684    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.782 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.782    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.880 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.978 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.076 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.272 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.370 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.468 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.566 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.664 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.762 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.958    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.056 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.064    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.162 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.260 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.358 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.456 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.554 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.652 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.652    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.750 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.848 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.113 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.113    sum_cm_ch_cl00_out[129]
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 4.239ns (88.611%)  route 0.545ns (11.389%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.537     5.240    sum_cm_ch[1]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.345 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.345    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.802 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.802    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.900    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.998 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.096 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.096    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.194 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.684    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.782 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.782    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.880 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.978 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.076 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.272 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.370 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.468 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.566 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.664 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.762 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.958    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.056 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.064    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.162 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.260 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.358 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.456 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.554 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.652 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.652    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.750 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.848 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.108 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.108    sum_cm_ch_cl00_out[131]
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 4.227ns (88.962%)  route 0.524ns (11.038%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X43Y0          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[0]/Q
                         net (fo=2, routed)           0.516     5.220    mult_cl_out[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.325 r  sum_cm_ch[3]_i_5/O
                         net (fo=1, routed)           0.000     5.325    sum_cm_ch[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.765 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.863 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.863    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.961 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.961    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.059 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.059    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.157 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.451 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.451    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.549 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.549    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.647 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.647    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.627 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.725 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.725    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.823 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.019 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.027    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.125 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.223 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.321 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.321    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.419 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.517 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.615 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.615    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.713 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.811 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.811    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.076 r  sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.076    sum_cm_ch01_out[129]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 4.222ns (88.950%)  route 0.524ns (11.050%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X43Y0          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[0]/Q
                         net (fo=2, routed)           0.516     5.220    mult_cl_out[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.325 r  sum_cm_ch[3]_i_5/O
                         net (fo=1, routed)           0.000     5.325    sum_cm_ch[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.765 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.863 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.863    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.961 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.961    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.059 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.059    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.157 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.451 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.451    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.549 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.549    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.647 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.647    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.627 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.725 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.725    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.823 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.019 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.027    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.125 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.223 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.321 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.321    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.419 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.517 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.615 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.615    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.713 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.811 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.811    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.071 r  sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.071    sum_cm_ch01_out[131]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 4.179ns (88.467%)  route 0.545ns (11.534%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.537     5.240    sum_cm_ch[1]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.345 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.345    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.802 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.802    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.900    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.998 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.096 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.096    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.194 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.684    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.782 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.782    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.880 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.978 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.076 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.272 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.370 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.468 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.566 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.664 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.762 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.958    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.056 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.064    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.162 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.260 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.358 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.456 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.554 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.652 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.652    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.750 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.848 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.048 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.048    sum_cm_ch_cl00_out[130]
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 4.160ns (88.420%)  route 0.545ns (11.580%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.537     5.240    sum_cm_ch[1]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.345 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.345    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.802 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.802    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.900    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.998 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.096 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.096    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.194 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.684    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.782 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.782    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.880 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.978 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.076 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.272 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.370 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.468 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.566 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.664 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.762 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.958    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.056 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.064    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.162 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.260 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.358 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.456 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.554 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.652 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.652    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.750 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.848 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.848    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.029 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.029    sum_cm_ch_cl00_out[128]
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 4.146ns (88.385%)  route 0.545ns (11.615%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.537     5.240    sum_cm_ch[1]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.345 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.345    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.802 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.802    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.900    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.998 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.096 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.096    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.194 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.684    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.782 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.782    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.880 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.978 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.076 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.272 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.370 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.468 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.566 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.664 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.762 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.958    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.056 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.064    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.162 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.260 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.358 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.456 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.554 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.652 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.652    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.750 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.015 r  sum_cm_ch_cl_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.015    sum_cm_ch_cl00_out[125]
    SLICE_X44Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  sum_cm_ch_cl_reg[125]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[125]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 4.141ns (88.373%)  route 0.545ns (11.627%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 8.852 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.537     5.240    sum_cm_ch[1]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.105     5.345 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.345    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.802 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.802    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.900    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.998 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.998    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.096 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.096    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.194 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.194    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.488 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.586 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.586    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.684 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.684    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.782 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.782    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.880 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.978 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.076 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.076    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.174 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.272 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.370 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.468 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.566 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.664 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.664    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.762 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.762    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.958 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.958    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.056 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.064    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.162 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.260 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.358 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.456 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.554 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.652 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.652    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.750 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.750    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.010 r  sum_cm_ch_cl_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.010    sum_cm_ch_cl00_out[127]
    SLICE_X44Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.243     8.852    clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  sum_cm_ch_cl_reg[127]/C
                         clock pessimism              0.406     9.257    
                         clock uncertainty           -0.035     9.222    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)        0.059     9.281    sum_cm_ch_cl_reg[127]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 4.162ns (88.809%)  route 0.524ns (11.191%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X43Y0          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[0]/Q
                         net (fo=2, routed)           0.516     5.220    mult_cl_out[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.325 r  sum_cm_ch[3]_i_5/O
                         net (fo=1, routed)           0.000     5.325    sum_cm_ch[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.765 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.863 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.863    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.961 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.961    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.059 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.059    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.157 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.451 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.451    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.549 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.549    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.647 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.647    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.627 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.725 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.725    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.823 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.019 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.027    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.125 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.223 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.321 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.321    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.419 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.517 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.615 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.615    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.713 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.811 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.811    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.011 r  sum_cm_ch_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.011    sum_cm_ch01_out[130]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[130]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[130]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 4.143ns (88.763%)  route 0.524ns (11.237%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X43Y0          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[0]/Q
                         net (fo=2, routed)           0.516     5.220    mult_cl_out[0]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.325 r  sum_cm_ch[3]_i_5/O
                         net (fo=1, routed)           0.000     5.325    sum_cm_ch[3]_i_5_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.765 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.765    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.863 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.863    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.961 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.961    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.059 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.059    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.157 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.157    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.255 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.353 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.353    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.451 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.451    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.549 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.549    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.647 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.647    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.745 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.745    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.843 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.843    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.235    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.333    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.627 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.725 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.725    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.823 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.019 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.027    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.125 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.223 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.321 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.321    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.419 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.517 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.615 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.615    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.713 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.713    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.811 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.811    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.992 r  sum_cm_ch_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.992    sum_cm_ch01_out[128]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[128]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[128]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_1r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_2r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.826%)  route 0.202ns (61.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.551     1.526    u_kara_mult_66bit_ch/clk
    SLICE_X49Y19         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[13]/Q
                         net (fo=1, routed)           0.202     1.856    u_kara_mult_66bit_ch/mult_ch_out_1r[13]
    SLICE_X52Y19         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.813     2.037    u_kara_mult_66bit_ch/clk
    SLICE_X52Y19         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[13]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.022     1.805    u_kara_mult_66bit_ch/mult_ch_out_2r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_cl_out_1r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_cl_out_3r_reg[27]_srl2___mult_cl_out_3r_reg_r_7/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.903%)  route 0.111ns (44.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.555     1.530    u_kara_mult_66bit_ch/clk
    SLICE_X52Y9          FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[27]/Q
                         net (fo=2, routed)           0.111     1.782    u_kara_mult_66bit_ch/mult_cl_out_1r[27]
    SLICE_X50Y8          SRL16E                                       r  u_kara_mult_66bit_ch/mult_cl_out_3r_reg[27]_srl2___mult_cl_out_3r_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.822     2.046    u_kara_mult_66bit_ch/clk
    SLICE_X50Y8          SRL16E                                       r  u_kara_mult_66bit_ch/mult_cl_out_3r_reg[27]_srl2___mult_cl_out_3r_reg_r_7/CLK
                         clock pessimism             -0.500     1.546    
    SLICE_X50Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.729    u_kara_mult_66bit_ch/mult_cl_out_3r_reg[27]_srl2___mult_cl_out_3r_reg_r_7
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sum_1_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_1_tmp_1r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.478%)  route 0.214ns (62.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.560     1.535    clk_IBUF_BUFG
    SLICE_X49Y1          FDRE                                         r  sum_1_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.128     1.663 r  sum_1_tmp_reg[2]/Q
                         net (fo=1, routed)           0.214     1.877    sum_1_tmp[2]
    SLICE_X52Y1          FDRE                                         r  sum_1_tmp_1r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.824     2.048    clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  sum_1_tmp_1r_reg[2]/C
                         clock pessimism             -0.254     1.794    
    SLICE_X52Y1          FDRE (Hold_fdre_C_D)         0.018     1.812    sum_1_tmp_1r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_3r_reg_r_19/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.586     1.561    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk
    SLICE_X31Y11         FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[48]/Q
                         net (fo=2, routed)           0.120     1.822    u_kara_mult_66bit_cl/mult_ch_out[48]
    SLICE_X30Y11         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_3r_reg_r_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.854     2.078    u_kara_mult_66bit_cl/clk
    SLICE_X30Y11         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_3r_reg_r_19/CLK
                         clock pessimism             -0.504     1.574    
    SLICE_X30Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.757    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_3r_reg_r_19
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_1r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_2r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.187%)  route 0.207ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.553     1.528    u_kara_mult_66bit_ch/clk
    SLICE_X49Y17         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[5]/Q
                         net (fo=1, routed)           0.207     1.863    u_kara_mult_66bit_ch/mult_ch_out_1r[5]
    SLICE_X50Y18         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.814     2.038    u_kara_mult_66bit_ch/clk
    SLICE_X50Y18         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[5]/C
                         clock pessimism             -0.254     1.784    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.011     1.795    u_kara_mult_66bit_ch/mult_ch_out_2r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_1r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.921%)  route 0.228ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.559     1.534    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk
    SLICE_X43Y7          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_1r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.128     1.662 r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_1r_reg[9]/Q
                         net (fo=1, routed)           0.228     1.890    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_1r[9]
    SLICE_X50Y7          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.822     2.046    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/clk
    SLICE_X50Y7          FDRE                                         r  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[9]/C
                         clock pessimism             -0.254     1.792    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.023     1.815    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_1r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[3]_srl2___mult_cl_out_3r_reg_r_28/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.019%)  route 0.129ns (43.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.589     1.564    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/clk
    SLICE_X20Y14         FDRE                                         r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_1r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_1r_reg[3]/Q
                         net (fo=2, routed)           0.129     1.857    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_1r[3]
    SLICE_X22Y14         SRL16E                                       r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[3]_srl2___mult_cl_out_3r_reg_r_28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.856     2.080    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/clk
    SLICE_X22Y14         SRL16E                                       r  u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[3]_srl2___mult_cl_out_3r_reg_r_28/CLK
                         clock pessimism             -0.482     1.598    
    SLICE_X22Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.781    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/mult_cl_out_3r_reg[3]_srl2___mult_cl_out_3r_reg_r_28
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[45]_srl2___mult_cl_out_3r_reg_r_19/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.586     1.561    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk
    SLICE_X31Y11         FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[45]/Q
                         net (fo=2, routed)           0.067     1.769    u_kara_mult_66bit_cl/mult_ch_out[45]
    SLICE_X30Y11         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[45]_srl2___mult_cl_out_3r_reg_r_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.854     2.078    u_kara_mult_66bit_cl/clk
    SLICE_X30Y11         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[45]_srl2___mult_cl_out_3r_reg_r_19/CLK
                         clock pessimism             -0.504     1.574    
    SLICE_X30Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.691    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[45]_srl2___mult_cl_out_3r_reg_r_19
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sum_cm_ch_cl_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_1r_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.146%)  route 0.249ns (63.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.552     1.527    clk_IBUF_BUFG
    SLICE_X44Y19         FDRE                                         r  sum_cm_ch_cl_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sum_cm_ch_cl_reg[74]/Q
                         net (fo=1, routed)           0.249     1.917    sum_cm_ch_cl_reg_n_0_[74]
    SLICE_X50Y17         FDRE                                         r  sum_cm_ch_cl_1r_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.815     2.039    clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  sum_cm_ch_cl_1r_reg[74]/C
                         clock pessimism             -0.254     1.785    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.053     1.838    sum_cm_ch_cl_1r_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mult_ch_out_2r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_ch_out_3r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.070%)  route 0.208ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.551     1.526    clk_IBUF_BUFG
    SLICE_X49Y19         FDRE                                         r  mult_ch_out_2r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  mult_ch_out_2r_reg[28]/Q
                         net (fo=1, routed)           0.208     1.862    mult_ch_out_2r[28]
    SLICE_X50Y21         FDRE                                         r  mult_ch_out_3r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.811     2.035    clk_IBUF_BUFG
    SLICE_X50Y21         FDRE                                         r  mult_ch_out_3r_reg[28]/C
                         clock pessimism             -0.254     1.781    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)        -0.002     1.779    mult_ch_out_3r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y11   u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y1    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y4    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y0    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y4    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y11   u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y7    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y8    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y0    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[41]_srl2___mult_cl_out_3r_reg_r_31/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[45]_srl2___mult_cl_out_3r_reg_r_31/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[48]_srl2___mult_cl_out_3r_reg_r_31/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X50Y10  u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[19]_srl2___mult_cl_out_3r_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[53]_srl2___mult_cl_out_3r_reg_r_31/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y32  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[61]_srl2___mult_cl_out_3r_reg_r_31/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[19]_srl2___mult_cl_out_3r_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[13]_srl2___mult_cl_out_3r_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[14]_srl2___mult_cl_out_3r_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X18Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[8]_srl2___mult_cl_out_3r_reg_r_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y17  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_3r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X42Y17  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[24]_srl2___mult_cl_out_3r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y18  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[25]_srl2___mult_cl_out_3r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y18  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[32]_srl2___mult_cl_out_3r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[42]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[43]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[44]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y30  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[47]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X38Y4   u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[20]_srl2___mult_cl_out_3r_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_3r_reg_r_31/CLK



