

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
================================================================
* Date:           Tue Apr 18 17:01:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |      109|      109|        11|          1|          1|   100|       yes|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    331|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|     502|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     502|    535|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln36_1_fu_332_p2               |         +|   0|  0|  11|           3|           3|
    |add_ln36_2_fu_247_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln36_fu_256_p2                 |         +|   0|  0|  13|           4|           1|
    |add_ln38_1_fu_288_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln38_fu_209_p2                 |         +|   0|  0|  14|           7|           7|
    |add_ln40_fu_362_p2                 |         +|   0|  0|  13|           4|           1|
    |add_ln43_fu_342_p2                 |         +|   0|  0|  11|           3|           3|
    |add_ln46_1_fu_446_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln46_2_fu_441_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln46_3_fu_401_p2               |         +|   0|  0|   7|           7|           7|
    |add_ln46_4_fu_413_p2               |         +|   0|  0|   7|           7|           7|
    |add_ln46_fu_424_p2                 |         +|   0|  0|  14|           7|           7|
    |sub_ln46_1_fu_314_p2               |         -|   0|  0|  14|          13|          13|
    |sub_ln46_fu_235_p2                 |         -|   0|  0|  14|          13|          13|
    |ap_block_state10_pp0_stage0_iter9  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op86_readreq_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op93_read_state10     |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_241_p2                |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln40_fu_262_p2                |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_348_p2                  |        or|   0|  0|   3|           3|           3|
    |select_ln36_1_fu_276_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln36_2_fu_320_p3            |    select|   0|  0|  13|           1|          13|
    |select_ln36_fu_268_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 331|         234|         237|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_168_p4      |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_storemerge_reg_164  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i                       |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                  |   9|          2|    4|          8|
    |fm_blk_n_AR                              |   9|          2|    1|          2|
    |fm_blk_n_R                               |   9|          2|    1|          2|
    |i_1_fu_102                               |   9|          2|    4|          8|
    |indvar_flatten_fu_106                    |   9|          2|    7|         14|
    |j_fu_98                                  |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|   66|        132|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge_reg_164  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_164   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_storemerge_reg_164   |  16|   0|   16|          0|
    |conv_in_buf_V_0_addr_reg_527              |   7|   0|    7|          0|
    |fm_addr_read_reg_538                      |  16|   0|   16|          0|
    |fm_addr_reg_532                           |  64|   0|   64|          0|
    |i_1_fu_102                                |   4|   0|    4|          0|
    |icmp_ln36_reg_503                         |   1|   0|    1|          0|
    |indvar_flatten_fu_106                     |   7|   0|    7|          0|
    |j_fu_98                                   |   4|   0|    4|          0|
    |select_ln36_1_reg_512                     |   4|   0|    4|          0|
    |select_ln36_2_reg_518                     |  10|   0|   13|          3|
    |select_ln36_reg_507                       |   4|   0|    4|          0|
    |sext_ln36_cast_reg_498                    |   7|   0|    7|          0|
    |tmp_reg_523                               |   1|   0|    1|          0|
    |conv_in_buf_V_0_addr_reg_527              |  64|  32|    7|          0|
    |icmp_ln36_reg_503                         |  64|  32|    1|          0|
    |tmp_reg_523                               |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 502|  96|  322|          3|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|m_axi_fm_AWVALID          |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWREADY          |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWADDR           |  out|   64|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWID             |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWLEN            |  out|   32|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWSIZE           |  out|    3|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWBURST          |  out|    2|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWLOCK           |  out|    2|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWCACHE          |  out|    4|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWPROT           |  out|    3|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWQOS            |  out|    4|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWREGION         |  out|    4|       m_axi|                                                          fm|       pointer|
|m_axi_fm_AWUSER           |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_WVALID           |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_WREADY           |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_WDATA            |  out|   16|       m_axi|                                                          fm|       pointer|
|m_axi_fm_WSTRB            |  out|    2|       m_axi|                                                          fm|       pointer|
|m_axi_fm_WLAST            |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_WID              |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_WUSER            |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARVALID          |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARREADY          |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARADDR           |  out|   64|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARID             |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARLEN            |  out|   32|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARSIZE           |  out|    3|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARBURST          |  out|    2|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARLOCK           |  out|    2|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARCACHE          |  out|    4|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARPROT           |  out|    3|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARQOS            |  out|    4|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARREGION         |  out|    4|       m_axi|                                                          fm|       pointer|
|m_axi_fm_ARUSER           |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RVALID           |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RREADY           |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RDATA            |   in|   16|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RLAST            |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RID              |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RFIFONUM         |   in|   10|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RUSER            |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_RRESP            |   in|    2|       m_axi|                                                          fm|       pointer|
|m_axi_fm_BVALID           |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_BREADY           |  out|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_BRESP            |   in|    2|       m_axi|                                                          fm|       pointer|
|m_axi_fm_BID              |   in|    1|       m_axi|                                                          fm|       pointer|
|m_axi_fm_BUSER            |   in|    1|       m_axi|                                                          fm|       pointer|
|p_cast                    |   in|    6|     ap_none|                                                      p_cast|        scalar|
|trunc_ln2                 |   in|    3|     ap_none|                                                   trunc_ln2|        scalar|
|conv_in_buf_V_0_address0  |  out|    7|   ap_memory|                                             conv_in_buf_V_0|         array|
|conv_in_buf_V_0_ce0       |  out|    1|   ap_memory|                                             conv_in_buf_V_0|         array|
|conv_in_buf_V_0_we0       |  out|    1|   ap_memory|                                             conv_in_buf_V_0|         array|
|conv_in_buf_V_0_d0        |  out|   16|   ap_memory|                                             conv_in_buf_V_0|         array|
|trunc_ln4                 |   in|    3|     ap_none|                                                   trunc_ln4|        scalar|
|sext_ln36                 |   in|    6|     ap_none|                                                   sext_ln36|        scalar|
|input_feature_map         |   in|   64|     ap_none|                                           input_feature_map|        scalar|
+--------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.96>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 15 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 17 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln36"   --->   Operation 18 'read' 'sext_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln4_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln4"   --->   Operation 19 'read' 'trunc_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln2"   --->   Operation 20 'read' 'trunc_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_cast"   --->   Operation 21 'read' 'p_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln36_cast = sext i6 %sext_ln36_read"   --->   Operation 22 'sext' 'sext_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i6 %p_cast_read"   --->   Operation 23 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_19, i32 0, i32 1, void @empty_20, void @empty_21, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [utils.cpp:36]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [utils.cpp:36]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %i" [utils.cpp:36]   --->   Operation 32 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln38 = add i7 %zext_ln36, i7 %p_cast_cast" [utils.cpp:38]   --->   Operation 33 'add' 'add_ln38' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %add_ln38, i6 0" [utils.cpp:46]   --->   Operation 34 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln46_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln38, i3 0" [utils.cpp:46]   --->   Operation 35 'bitconcatenate' 'shl_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i10 %shl_ln46_1" [utils.cpp:46]   --->   Operation 36 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.67ns)   --->   "%sub_ln46 = sub i13 %shl_ln1, i13 %sext_ln46_1" [utils.cpp:46]   --->   Operation 37 'sub' 'sub_ln46' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.48ns)   --->   "%icmp_ln36 = icmp_eq  i7 %indvar_flatten_load, i7 100" [utils.cpp:36]   --->   Operation 39 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln36_2 = add i7 %indvar_flatten_load, i7 1" [utils.cpp:36]   --->   Operation 40 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc35.i, void %_Z31load_input_tile_block_from_DRAMPA10_A10_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA28_A28_S2_ii.exit.exitStub" [utils.cpp:36]   --->   Operation 41 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [utils.cpp:40]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln36 = add i4 %i, i4 1" [utils.cpp:36]   --->   Operation 43 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln40 = icmp_eq  i4 %j_load, i4 10" [utils.cpp:40]   --->   Operation 44 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln36 = select i1 %icmp_ln40, i4 0, i4 %j_load" [utils.cpp:36]   --->   Operation 45 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.02ns)   --->   "%select_ln36_1 = select i1 %icmp_ln40, i4 %add_ln36, i4 %i" [utils.cpp:36]   --->   Operation 46 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %add_ln36" [utils.cpp:36]   --->   Operation 47 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln38_1 = add i7 %zext_ln36_1, i7 %p_cast_cast" [utils.cpp:38]   --->   Operation 48 'add' 'add_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln46_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %add_ln38_1, i6 0" [utils.cpp:46]   --->   Operation 49 'bitconcatenate' 'shl_ln46_mid1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln46_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln38_1, i3 0" [utils.cpp:46]   --->   Operation 50 'bitconcatenate' 'shl_ln46_1_mid1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i10 %shl_ln46_1_mid1" [utils.cpp:46]   --->   Operation 51 'sext' 'sext_ln46_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.67ns)   --->   "%sub_ln46_1 = sub i13 %shl_ln46_mid1, i13 %sext_ln46_2" [utils.cpp:46]   --->   Operation 52 'sub' 'sub_ln46_1' <Predicate = (!icmp_ln36)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln36_2 = select i1 %icmp_ln40, i13 %sub_ln46_1, i13 %sub_ln46" [utils.cpp:36]   --->   Operation 53 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i4 %select_ln36_1" [utils.cpp:36]   --->   Operation 54 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.65ns)   --->   "%add_ln36_1 = add i3 %trunc_ln36, i3 %trunc_ln2_read" [utils.cpp:36]   --->   Operation 55 'add' 'add_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %select_ln36" [utils.cpp:42]   --->   Operation 56 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.65ns)   --->   "%add_ln43 = add i3 %trunc_ln42, i3 %trunc_ln4_read" [utils.cpp:43]   --->   Operation 57 'add' 'add_ln43' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.96ns)   --->   "%or_ln43 = or i3 %add_ln43, i3 %add_ln36_1" [utils.cpp:43]   --->   Operation 58 'or' 'or_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %or_ln43, i32 2" [utils.cpp:43]   --->   Operation 59 'bitselect' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln43 = br i1 %tmp, void %lor.lhs.false14.i, void %for.inc.i" [utils.cpp:43]   --->   Operation 60 'br' 'br_ln43' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln40 = add i4 %select_ln36, i4 1" [utils.cpp:40]   --->   Operation 61 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 %add_ln36_2, i7 %indvar_flatten" [utils.cpp:40]   --->   Operation 62 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %select_ln36_1, i4 %i_1" [utils.cpp:40]   --->   Operation 63 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %add_ln40, i4 %j" [utils.cpp:40]   --->   Operation 64 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.13>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln36_1, i3 0" [utils.cpp:46]   --->   Operation 67 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln36_1, i1 0" [utils.cpp:46]   --->   Operation 68 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %tmp_10" [utils.cpp:46]   --->   Operation 69 'zext' 'zext_ln46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_3 = add i7 %tmp_9, i7 %zext_ln46" [utils.cpp:46]   --->   Operation 70 'add' 'add_ln46_3' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i13 %select_ln36_2" [utils.cpp:36]   --->   Operation 71 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i4 %select_ln36" [utils.cpp:46]   --->   Operation 73 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln46_4 = add i7 %add_ln46_3, i7 %zext_ln46_1" [utils.cpp:46]   --->   Operation 74 'add' 'add_ln46_4' <Predicate = (!icmp_ln36)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i7 %add_ln46_4" [utils.cpp:46]   --->   Operation 75 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln46_2" [utils.cpp:46]   --->   Operation 76 'getelementptr' 'conv_in_buf_V_0_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [utils.cpp:40]   --->   Operation 77 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.82ns)   --->   "%add_ln46 = add i7 %zext_ln46_1, i7 %sext_ln36_cast" [utils.cpp:46]   --->   Operation 78 'add' 'add_ln46' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln46, i1 0" [utils.cpp:46]   --->   Operation 79 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i8 %tmp_11" [utils.cpp:46]   --->   Operation 80 'sext' 'sext_ln46_3' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_2 = add i64 %sext_ln46_3, i64 %input_feature_map_read" [utils.cpp:46]   --->   Operation 81 'add' 'add_ln46_2' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln46_1 = add i64 %add_ln46_2, i64 %sext_ln36_1" [utils.cpp:46]   --->   Operation 82 'add' 'add_ln46_1' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln46_1, i32 1, i32 63" [utils.cpp:46]   --->   Operation 83 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i63 %trunc_ln5" [utils.cpp:46]   --->   Operation 84 'sext' 'sext_ln46' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln46" [utils.cpp:46]   --->   Operation 85 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 86 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:46]   --->   Operation 86 'readreq' 'fm_load_req' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 87 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:46]   --->   Operation 87 'readreq' 'fm_load_req' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 88 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:46]   --->   Operation 88 'readreq' 'fm_load_req' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 89 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:46]   --->   Operation 89 'readreq' 'fm_load_req' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:46]   --->   Operation 90 'readreq' 'fm_load_req' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 91 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:46]   --->   Operation 91 'readreq' 'fm_load_req' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 92 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:46]   --->   Operation 92 'readreq' 'fm_load_req' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 93 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %fm_addr" [utils.cpp:46]   --->   Operation 93 'read' 'fm_addr_read' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.84>
ST_11 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln36 & !tmp)> <Delay = 1.58>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %fm_addr_read, void %lor.lhs.false14.i, i16 0, void %for.inc35.i" [utils.cpp:46]   --->   Operation 95 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %storemerge, i7 %conv_in_buf_V_0_addr" [utils.cpp:44]   --->   Operation 96 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body9.i" [utils.cpp:40]   --->   Operation 97 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_in_buf_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ trunc_ln4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010000000000]
i_1                    (alloca           ) [ 010000000000]
indvar_flatten         (alloca           ) [ 010000000000]
input_feature_map_read (read             ) [ 011000000000]
sext_ln36_read         (read             ) [ 000000000000]
trunc_ln4_read         (read             ) [ 000000000000]
trunc_ln2_read         (read             ) [ 000000000000]
p_cast_read            (read             ) [ 000000000000]
sext_ln36_cast         (sext             ) [ 011000000000]
p_cast_cast            (sext             ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i                      (load             ) [ 000000000000]
indvar_flatten_load    (load             ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
zext_ln36              (zext             ) [ 000000000000]
add_ln38               (add              ) [ 000000000000]
shl_ln1                (bitconcatenate   ) [ 000000000000]
shl_ln46_1             (bitconcatenate   ) [ 000000000000]
sext_ln46_1            (sext             ) [ 000000000000]
sub_ln46               (sub              ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
icmp_ln36              (icmp             ) [ 011111111111]
add_ln36_2             (add              ) [ 000000000000]
br_ln36                (br               ) [ 000000000000]
j_load                 (load             ) [ 000000000000]
add_ln36               (add              ) [ 000000000000]
icmp_ln40              (icmp             ) [ 000000000000]
select_ln36            (select           ) [ 011000000000]
select_ln36_1          (select           ) [ 011000000000]
zext_ln36_1            (zext             ) [ 000000000000]
add_ln38_1             (add              ) [ 000000000000]
shl_ln46_mid1          (bitconcatenate   ) [ 000000000000]
shl_ln46_1_mid1        (bitconcatenate   ) [ 000000000000]
sext_ln46_2            (sext             ) [ 000000000000]
sub_ln46_1             (sub              ) [ 000000000000]
select_ln36_2          (select           ) [ 011000000000]
trunc_ln36             (trunc            ) [ 000000000000]
add_ln36_1             (add              ) [ 000000000000]
trunc_ln42             (trunc            ) [ 000000000000]
add_ln43               (add              ) [ 000000000000]
or_ln43                (or               ) [ 000000000000]
tmp                    (bitselect        ) [ 011111111111]
br_ln43                (br               ) [ 011111111111]
add_ln40               (add              ) [ 000000000000]
store_ln40             (store            ) [ 000000000000]
store_ln40             (store            ) [ 000000000000]
store_ln40             (store            ) [ 000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000]
empty                  (speclooptripcount) [ 000000000000]
tmp_9                  (bitconcatenate   ) [ 000000000000]
tmp_10                 (bitconcatenate   ) [ 000000000000]
zext_ln46              (zext             ) [ 000000000000]
add_ln46_3             (add              ) [ 000000000000]
sext_ln36_1            (sext             ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
zext_ln46_1            (zext             ) [ 000000000000]
add_ln46_4             (add              ) [ 000000000000]
zext_ln46_2            (zext             ) [ 000000000000]
conv_in_buf_V_0_addr   (getelementptr    ) [ 010111111111]
specloopname_ln40      (specloopname     ) [ 000000000000]
add_ln46               (add              ) [ 000000000000]
tmp_11                 (bitconcatenate   ) [ 000000000000]
sext_ln46_3            (sext             ) [ 000000000000]
add_ln46_2             (add              ) [ 000000000000]
add_ln46_1             (add              ) [ 000000000000]
trunc_ln5              (partselect       ) [ 000000000000]
sext_ln46              (sext             ) [ 000000000000]
fm_addr                (getelementptr    ) [ 010111111110]
fm_load_req            (readreq          ) [ 000000000000]
fm_addr_read           (read             ) [ 010000000001]
br_ln0                 (br               ) [ 000000000000]
storemerge             (phi              ) [ 010000000001]
store_ln44             (store            ) [ 000000000000]
br_ln40                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_in_buf_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V_0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln36">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_feature_map">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_feature_map_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln36_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln36_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln4_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln4_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_cast_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="1"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="fm_addr_read_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="8"/>
<pin id="150" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv_in_buf_V_0_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_0_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln44_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="9"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/11 "/>
</bind>
</comp>

<comp id="164" class="1005" name="storemerge_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="10"/>
<pin id="166" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="storemerge_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="10"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln36_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_cast_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln36_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln38_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shl_ln1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="13" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shl_ln46_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sext_ln46_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln46_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln36_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln36_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln36_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln40_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln36_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln36_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln36_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln38_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="shl_ln46_mid1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_mid1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="shl_ln46_1_mid1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_1_mid1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln46_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln46_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="0"/>
<pin id="317" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln36_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="13" slack="0"/>
<pin id="323" dir="0" index="2" bw="13" slack="0"/>
<pin id="324" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln36_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln36_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln42_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln43_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln43_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="0" index="2" bw="3" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln40_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln40_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln40_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln40_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_9_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="1"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_10_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="1"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln46_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln46_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln36_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln46_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln46_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln46_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln46_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="1"/>
<pin id="427" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_11_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln46_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_3/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln46_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="1"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln46_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="13" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln5_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="63" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln46_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="63" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="fm_addr_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="j_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="479" class="1005" name="i_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="indvar_flatten_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="493" class="1005" name="input_feature_map_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="sext_ln36_cast_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="1"/>
<pin id="500" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36_cast "/>
</bind>
</comp>

<comp id="503" class="1005" name="icmp_ln36_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="507" class="1005" name="select_ln36_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="512" class="1005" name="select_ln36_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="1"/>
<pin id="514" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="select_ln36_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="1"/>
<pin id="520" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="527" class="1005" name="conv_in_buf_V_0_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="9"/>
<pin id="529" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="conv_in_buf_V_0_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="fm_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="538" class="1005" name="fm_addr_read_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="1"/>
<pin id="540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="92" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="94" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="82" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="179"><net_src comp="116" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="134" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="180" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="209" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="215" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="202" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="202" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="260"><net_src comp="199" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="253" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="262" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="256" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="199" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="256" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="180" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="288" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="294" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="262" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="235" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="276" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="128" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="268" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="122" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="332" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="268" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="247" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="276" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="362" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="76" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="80" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="383" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="417"><net_src comp="401" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="428"><net_src comp="410" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="86" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="80" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="407" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="88" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="14" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="0" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="98" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="482"><net_src comp="102" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="489"><net_src comp="106" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="496"><net_src comp="110" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="501"><net_src comp="176" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="506"><net_src comp="241" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="268" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="515"><net_src comp="276" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="521"><net_src comp="320" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="526"><net_src comp="354" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="152" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="535"><net_src comp="466" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="541"><net_src comp="147" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {}
	Port: conv_in_buf_V_0 | {11 }
 - Input state : 
	Port: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : fm | {3 4 5 6 7 8 9 10 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : p_cast | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : trunc_ln2 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : trunc_ln4 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : sext_ln36 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : input_feature_map | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		indvar_flatten_load : 1
		zext_ln36 : 2
		add_ln38 : 3
		shl_ln1 : 4
		shl_ln46_1 : 4
		sext_ln46_1 : 5
		sub_ln46 : 6
		icmp_ln36 : 2
		add_ln36_2 : 2
		br_ln36 : 3
		j_load : 1
		add_ln36 : 2
		icmp_ln40 : 2
		select_ln36 : 3
		select_ln36_1 : 3
		zext_ln36_1 : 3
		add_ln38_1 : 4
		shl_ln46_mid1 : 5
		shl_ln46_1_mid1 : 5
		sext_ln46_2 : 6
		sub_ln46_1 : 7
		select_ln36_2 : 8
		trunc_ln36 : 4
		add_ln36_1 : 5
		trunc_ln42 : 4
		add_ln43 : 5
		or_ln43 : 6
		tmp : 6
		br_ln43 : 7
		add_ln40 : 4
		store_ln40 : 3
		store_ln40 : 4
		store_ln40 : 5
	State 2
		zext_ln46 : 1
		add_ln46_3 : 2
		add_ln46_4 : 3
		zext_ln46_2 : 4
		conv_in_buf_V_0_addr : 5
		add_ln46 : 1
		tmp_11 : 2
		sext_ln46_3 : 3
		add_ln46_2 : 4
		add_ln46_1 : 5
		trunc_ln5 : 6
		sext_ln46 : 7
		fm_addr : 8
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		storemerge : 1
		store_ln44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |           add_ln38_fu_209          |    0    |    14   |
|          |          add_ln36_2_fu_247         |    0    |    14   |
|          |           add_ln36_fu_256          |    0    |    13   |
|          |          add_ln38_1_fu_288         |    0    |    14   |
|          |          add_ln36_1_fu_332         |    0    |    11   |
|    add   |           add_ln43_fu_342          |    0    |    11   |
|          |           add_ln40_fu_362          |    0    |    13   |
|          |          add_ln46_3_fu_401         |    0    |    7    |
|          |          add_ln46_4_fu_413         |    0    |    7    |
|          |           add_ln46_fu_424          |    0    |    14   |
|          |          add_ln46_2_fu_441         |    0    |    64   |
|          |          add_ln46_1_fu_446         |    0    |    64   |
|----------|------------------------------------|---------|---------|
|    sub   |           sub_ln46_fu_235          |    0    |    14   |
|          |          sub_ln46_1_fu_314         |    0    |    14   |
|----------|------------------------------------|---------|---------|
|          |         select_ln36_fu_268         |    0    |    4    |
|  select  |        select_ln36_1_fu_276        |    0    |    4    |
|          |        select_ln36_2_fu_320        |    0    |    13   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln36_fu_241          |    0    |    10   |
|          |          icmp_ln40_fu_262          |    0    |    9    |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln43_fu_348           |    0    |    3    |
|----------|------------------------------------|---------|---------|
|          | input_feature_map_read_read_fu_110 |    0    |    0    |
|          |     sext_ln36_read_read_fu_116     |    0    |    0    |
|   read   |     trunc_ln4_read_read_fu_122     |    0    |    0    |
|          |     trunc_ln2_read_read_fu_128     |    0    |    0    |
|          |       p_cast_read_read_fu_134      |    0    |    0    |
|          |      fm_addr_read_read_fu_147      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|  readreq |         grp_readreq_fu_140         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        sext_ln36_cast_fu_176       |    0    |    0    |
|          |         p_cast_cast_fu_180         |    0    |    0    |
|          |         sext_ln46_1_fu_231         |    0    |    0    |
|   sext   |         sext_ln46_2_fu_310         |    0    |    0    |
|          |         sext_ln36_1_fu_407         |    0    |    0    |
|          |         sext_ln46_3_fu_437         |    0    |    0    |
|          |          sext_ln46_fu_462          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln36_fu_205          |    0    |    0    |
|          |         zext_ln36_1_fu_284         |    0    |    0    |
|   zext   |          zext_ln46_fu_397          |    0    |    0    |
|          |         zext_ln46_1_fu_410         |    0    |    0    |
|          |         zext_ln46_2_fu_419         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           shl_ln1_fu_215           |    0    |    0    |
|          |          shl_ln46_1_fu_223         |    0    |    0    |
|          |        shl_ln46_mid1_fu_294        |    0    |    0    |
|bitconcatenate|       shl_ln46_1_mid1_fu_302       |    0    |    0    |
|          |            tmp_9_fu_383            |    0    |    0    |
|          |            tmp_10_fu_390           |    0    |    0    |
|          |            tmp_11_fu_429           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |          trunc_ln36_fu_328         |    0    |    0    |
|          |          trunc_ln42_fu_338         |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|             tmp_fu_354             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|          trunc_ln5_fu_452          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   317   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| conv_in_buf_V_0_addr_reg_527 |    7   |
|     fm_addr_read_reg_538     |   16   |
|        fm_addr_reg_532       |   16   |
|          i_1_reg_479         |    4   |
|       icmp_ln36_reg_503      |    1   |
|    indvar_flatten_reg_486    |    7   |
|input_feature_map_read_reg_493|   64   |
|           j_reg_472          |    4   |
|     select_ln36_1_reg_512    |    4   |
|     select_ln36_2_reg_518    |   13   |
|      select_ln36_reg_507     |    4   |
|    sext_ln36_cast_reg_498    |    7   |
|      storemerge_reg_164      |   16   |
|          tmp_reg_523         |    1   |
+------------------------------+--------+
|             Total            |   164  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   317  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   164  |    -   |
+-----------+--------+--------+
|   Total   |   164  |   317  |
+-----------+--------+--------+
