// Seed: 1583887334
module module_0;
  tri0 id_1;
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1
);
  always_comb id_0 <= id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
macromodule module_2 (
    input wire id_0,
    input tri  id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_3 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    inout wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    output wor id_11,
    output uwire id_12
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
