$date
Tue Jun 17 17:19:48 2014
$end
$version
Aldec HDL Simulator Version 9.02.2499
$end
$timescale
1 ns
$end

$scope module top $end
$var real 64 a vAnalog $end
$var integer 32 b vInteger $end
$var wire 1 c vLogic $end
$var wire 32 d vLogicVector $end
$upscope $end

$enddefinitions $end
$dumpvars
r.1 a
b1 b
0c
b1111 d
$end
#200
r.2 a
b1 b
1c
b1100 d
#400
r.3 a
b10 b
1c
b0011 d
#420
r.4 a
b11 b
0c
b0000 d
#430
r.5 a
b111 b
1c
