
ubuntu-preinstalled/utmpdump:     file format elf32-littlearm


Disassembly of section .init:

00000ec4 <.init>:
 ec4:	push	{r3, lr}
 ec8:	bl	164c <ftello64@plt+0x454>
 ecc:	pop	{r3, pc}

Disassembly of section .plt:

00000ed0 <raise@plt-0x14>:
     ed0:	push	{lr}		; (str lr, [sp, #-4]!)
     ed4:	ldr	lr, [pc, #4]	; ee0 <raise@plt-0x4>
     ed8:	add	lr, pc, lr
     edc:	ldr	pc, [lr, #8]!
     ee0:	ldrdeq	r2, [r1], -r0

00000ee4 <raise@plt>:
     ee4:	add	ip, pc, #0, 12
     ee8:	add	ip, ip, #73728	; 0x12000
     eec:	ldr	pc, [ip, #4048]!	; 0xfd0

00000ef0 <gmtime_r@plt>:
     ef0:	add	ip, pc, #0, 12
     ef4:	add	ip, ip, #73728	; 0x12000
     ef8:	ldr	pc, [ip, #4040]!	; 0xfc8

00000efc <strcmp@plt>:
     efc:	add	ip, pc, #0, 12
     f00:	add	ip, ip, #73728	; 0x12000
     f04:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f08 <__cxa_finalize@plt>:
     f08:	add	ip, pc, #0, 12
     f0c:	add	ip, ip, #73728	; 0x12000
     f10:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f14 <strtol@plt>:
     f14:	add	ip, pc, #0, 12
     f18:	add	ip, ip, #73728	; 0x12000
     f1c:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f20 <read@plt>:
     f20:	add	ip, pc, #0, 12
     f24:	add	ip, ip, #73728	; 0x12000
     f28:	ldr	pc, [ip, #4008]!	; 0xfa8

00000f2c <mktime@plt>:
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #73728	; 0x12000
     f34:	ldr	pc, [ip, #4000]!	; 0xfa0

00000f38 <free@plt>:
     f38:			; <UNDEFINED> instruction: 0xe7fd4778
     f3c:	add	ip, pc, #0, 12
     f40:	add	ip, ip, #73728	; 0x12000
     f44:	ldr	pc, [ip, #3988]!	; 0xf94

00000f48 <fgets@plt>:
     f48:	add	ip, pc, #0, 12
     f4c:	add	ip, ip, #73728	; 0x12000
     f50:	ldr	pc, [ip, #3980]!	; 0xf8c

00000f54 <ferror@plt>:
     f54:	add	ip, pc, #0, 12
     f58:	add	ip, ip, #73728	; 0x12000
     f5c:	ldr	pc, [ip, #3972]!	; 0xf84

00000f60 <strndup@plt>:
     f60:	add	ip, pc, #0, 12
     f64:	add	ip, ip, #73728	; 0x12000
     f68:	ldr	pc, [ip, #3964]!	; 0xf7c

00000f6c <inet_pton@plt>:
     f6c:	add	ip, pc, #0, 12
     f70:	add	ip, ip, #73728	; 0x12000
     f74:	ldr	pc, [ip, #3956]!	; 0xf74

00000f78 <_exit@plt>:
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #73728	; 0x12000
     f80:	ldr	pc, [ip, #3948]!	; 0xf6c

00000f84 <time@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #73728	; 0x12000
     f8c:	ldr	pc, [ip, #3940]!	; 0xf64

00000f90 <sleep@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #73728	; 0x12000
     f98:	ldr	pc, [ip, #3932]!	; 0xf5c

00000f9c <dcgettext@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #73728	; 0x12000
     fa4:	ldr	pc, [ip, #3924]!	; 0xf54

00000fa8 <__stack_chk_fail@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #73728	; 0x12000
     fb0:	ldr	pc, [ip, #3916]!	; 0xf4c

00000fb4 <strptime@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #73728	; 0x12000
     fbc:	ldr	pc, [ip, #3908]!	; 0xf44

00000fc0 <localtime_r@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #73728	; 0x12000
     fc8:	ldr	pc, [ip, #3900]!	; 0xf3c

00000fcc <textdomain@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #73728	; 0x12000
     fd4:	ldr	pc, [ip, #3892]!	; 0xf34

00000fd8 <err@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #73728	; 0x12000
     fe0:	ldr	pc, [ip, #3884]!	; 0xf2c

00000fe4 <__fxstat64@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #73728	; 0x12000
     fec:	ldr	pc, [ip, #3876]!	; 0xf24

00000ff0 <fwrite@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #73728	; 0x12000
     ff8:	ldr	pc, [ip, #3868]!	; 0xf1c

00000ffc <strtoll@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #73728	; 0x12000
    1004:	ldr	pc, [ip, #3860]!	; 0xf14

00001008 <gettimeofday@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #73728	; 0x12000
    1010:	ldr	pc, [ip, #3852]!	; 0xf0c

00001014 <fread@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #73728	; 0x12000
    101c:	ldr	pc, [ip, #3844]!	; 0xf04

00001020 <__fpending@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #73728	; 0x12000
    1028:	ldr	pc, [ip, #3836]!	; 0xefc

0000102c <malloc@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #73728	; 0x12000
    1034:	ldr	pc, [ip, #3828]!	; 0xef4

00001038 <__libc_start_main@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #73728	; 0x12000
    1040:	ldr	pc, [ip, #3820]!	; 0xeec

00001044 <strftime@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #73728	; 0x12000
    104c:	ldr	pc, [ip, #3812]!	; 0xee4

00001050 <__gmon_start__@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #73728	; 0x12000
    1058:	ldr	pc, [ip, #3804]!	; 0xedc

0000105c <getopt_long@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #73728	; 0x12000
    1064:	ldr	pc, [ip, #3796]!	; 0xed4

00001068 <__ctype_b_loc@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #73728	; 0x12000
    1070:	ldr	pc, [ip, #3788]!	; 0xecc

00001074 <exit@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #73728	; 0x12000
    107c:	ldr	pc, [ip, #3780]!	; 0xec4

00001080 <strlen@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #73728	; 0x12000
    1088:	ldr	pc, [ip, #3772]!	; 0xebc

0000108c <inotify_init@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #73728	; 0x12000
    1094:	ldr	pc, [ip, #3764]!	; 0xeb4

00001098 <strchr@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #73728	; 0x12000
    10a0:	ldr	pc, [ip, #3756]!	; 0xeac

000010a4 <warnx@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #73728	; 0x12000
    10ac:	ldr	pc, [ip, #3748]!	; 0xea4

000010b0 <inotify_add_watch@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #73728	; 0x12000
    10b8:	ldr	pc, [ip, #3740]!	; 0xe9c

000010bc <__errno_location@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #73728	; 0x12000
    10c4:	ldr	pc, [ip, #3732]!	; 0xe94

000010c8 <strncasecmp@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #73728	; 0x12000
    10d0:	ldr	pc, [ip, #3724]!	; 0xe8c

000010d4 <__cxa_atexit@plt>:
    10d4:			; <UNDEFINED> instruction: 0xe7fd4778
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #73728	; 0x12000
    10e0:	ldr	pc, [ip, #3712]!	; 0xe80

000010e4 <__isoc99_sscanf@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #73728	; 0x12000
    10ec:	ldr	pc, [ip, #3704]!	; 0xe78

000010f0 <memset@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #73728	; 0x12000
    10f8:	ldr	pc, [ip, #3696]!	; 0xe70

000010fc <strncpy@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #73728	; 0x12000
    1104:	ldr	pc, [ip, #3688]!	; 0xe68

00001108 <__printf_chk@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #73728	; 0x12000
    1110:	ldr	pc, [ip, #3680]!	; 0xe60

00001114 <fileno@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #73728	; 0x12000
    111c:	ldr	pc, [ip, #3672]!	; 0xe58

00001120 <__fprintf_chk@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #73728	; 0x12000
    1128:	ldr	pc, [ip, #3664]!	; 0xe50

0000112c <fclose@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #73728	; 0x12000
    1134:	ldr	pc, [ip, #3656]!	; 0xe48

00001138 <setlocale@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #73728	; 0x12000
    1140:	ldr	pc, [ip, #3648]!	; 0xe40

00001144 <errx@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #73728	; 0x12000
    114c:	ldr	pc, [ip, #3640]!	; 0xe38

00001150 <warn@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #73728	; 0x12000
    1158:	ldr	pc, [ip, #3632]!	; 0xe30

0000115c <fputc@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #73728	; 0x12000
    1164:	ldr	pc, [ip, #3624]!	; 0xe28

00001168 <timegm@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #73728	; 0x12000
    1170:	ldr	pc, [ip, #3616]!	; 0xe20

00001174 <fopen64@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #73728	; 0x12000
    117c:	ldr	pc, [ip, #3608]!	; 0xe18

00001180 <inet_ntop@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #73728	; 0x12000
    1188:	ldr	pc, [ip, #3600]!	; 0xe10

0000118c <bindtextdomain@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #73728	; 0x12000
    1194:	ldr	pc, [ip, #3592]!	; 0xe08

00001198 <fseek@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #73728	; 0x12000
    11a0:	ldr	pc, [ip, #3584]!	; 0xe00

000011a4 <fputs@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #73728	; 0x12000
    11ac:	ldr	pc, [ip, #3576]!	; 0xdf8

000011b0 <strncmp@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #73728	; 0x12000
    11b8:	ldr	pc, [ip, #3568]!	; 0xdf0

000011bc <abort@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #73728	; 0x12000
    11c4:	ldr	pc, [ip, #3560]!	; 0xde8

000011c8 <close@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #73728	; 0x12000
    11d0:	ldr	pc, [ip, #3552]!	; 0xde0

000011d4 <__snprintf_chk@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #73728	; 0x12000
    11dc:	ldr	pc, [ip, #3544]!	; 0xdd8

000011e0 <strspn@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #73728	; 0x12000
    11e8:	ldr	pc, [ip, #3536]!	; 0xdd0

000011ec <__assert_fail@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #73728	; 0x12000
    11f4:	ldr	pc, [ip, #3528]!	; 0xdc8

000011f8 <ftello64@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #73728	; 0x12000
    1200:	ldr	pc, [ip, #3520]!	; 0xdc0

Disassembly of section .text:

00001204 <.text>:
    1204:	svcmi	0x00f0e92d
    1208:	ldmibmi	r7, {r1, r2, r3, r9, sl, lr}^
    120c:	ldclmi	0, cr11, [r7], {133}	; 0x85
    1210:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    1214:			; <UNDEFINED> instruction: 0xf7ff2006
    1218:	ldrbtmi	lr, [ip], #-3984	; 0xfffff070
    121c:			; <UNDEFINED> instruction: 0x462049d4
    1220:	cmplt	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    1224:	svcmi	0x00d44479
    1228:	svc	0x00b0f7ff
    122c:			; <UNDEFINED> instruction: 0xf7ff4620
    1230:	ldmmi	r2, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    1234:			; <UNDEFINED> instruction: 0xf8df2400
    1238:	ldrbtmi	sl, [r8], #-840	; 0xfffffcb8
    123c:			; <UNDEFINED> instruction: 0xf00144fb
    1240:	ldrbtmi	pc, [pc], #-2975	; 1248 <ftello64@plt+0x50>	; <UNPREDICTABLE>
    1244:	strtmi	r4, [r1], pc, asr #23
    1248:	ldrbtmi	r4, [sl], #1696	; 0x6a0
    124c:	movwls	r4, #9339	; 0x247b
    1250:	ldrbmi	r2, [fp], -r0, lsl #2
    1254:	ldrtmi	r9, [sl], -r0, lsl #2
    1258:			; <UNDEFINED> instruction: 0x46284631
    125c:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
    1260:	subsle	r1, r1, r3, asr #24
    1264:	cmpeq	r6, r0, lsr #3	; <UNPREDICTABLE>
    1268:	vmul.i8	d2, d0, d12
    126c:	ldm	pc, {r2, r3, r4, r8, pc}^	; <UNPREDICTABLE>
    1270:	eorseq	pc, r8, r1, lsl r0	; <UNPREDICTABLE>
    1274:	tsteq	sl, sl, lsl r1
    1278:	tsteq	sl, sl, lsl r1
    127c:	tsteq	sl, sl, lsl r1
    1280:	tsteq	sl, sl, lsl r1
    1284:	tsteq	sl, sl, lsl r1
    1288:	tsteq	sl, sl, lsl r1
    128c:	tsteq	sl, sl, lsl r1
    1290:	eoreq	r0, r0, sl, lsl r1
    1294:	adceq	r0, r4, sl, lsl r1
    1298:	tsteq	sl, sl, lsl r1
    129c:	tsteq	sl, sl, lsl r1
    12a0:	tsteq	sl, sl, lsl r1
    12a4:	tsteq	sl, r2, lsr #32
    12a8:	andseq	r0, sp, sl, lsl r1
    12ac:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    12b0:	strcs	lr, [r1], #-1998	; 0xfffff832
    12b4:	blmi	fed3b1ec <ftello64@plt+0xfed39ff4>
    12b8:			; <UNDEFINED> instruction: 0xf85a9902
    12bc:	ldmdavs	r8, {r0, r1, ip, sp}
    12c0:			; <UNDEFINED> instruction: 0xf7ff9303
    12c4:	pkhtbmi	lr, r0, r8, asr #30
    12c8:	bicle	r2, r1, r0, lsl #16
    12cc:	andcs	r4, r5, #2867200	; 0x2bc000
    12d0:			; <UNDEFINED> instruction: 0xf7ff4479
    12d4:	blls	fcc6c <ftello64@plt+0xfba74>
    12d8:			; <UNDEFINED> instruction: 0x4601681a
    12dc:			; <UNDEFINED> instruction: 0xf7ff2001
    12e0:	stmibmi	fp!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    12e4:	andcs	r2, r0, r5, lsl #4
    12e8:			; <UNDEFINED> instruction: 0xf7ff4479
    12ec:	bmi	fea7cc54 <ftello64@plt+0xfea7ba5c>
    12f0:			; <UNDEFINED> instruction: 0xf85a4ba9
    12f4:	ldrbtmi	r2, [fp], #-2
    12f8:			; <UNDEFINED> instruction: 0x46016812
    12fc:			; <UNDEFINED> instruction: 0xf7ff2001
    1300:	andcs	lr, r0, r4, lsl #30
    1304:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
    1308:	svceq	0x0000f1b8
    130c:	tsthi	fp, r0	; <UNPREDICTABLE>
    1310:			; <UNDEFINED> instruction: 0xf85a4ba2
    1314:	ldmdavs	fp, {r0, r1, ip, sp}
    1318:	vsubl.s8	q10, d16, d27
    131c:	stccs	0, cr8, [r0], {255}	; 0xff
    1320:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    1324:	vmovmi.32	r4, d31[0]
    1328:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    132c:	ldmdavs	sp, {r1, r2, r3, r4, r5, r6, sl, lr}
    1330:			; <UNDEFINED> instruction: 0xf85a4b9d
    1334:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    1338:	svceq	0x0000f1b9
    133c:	sbchi	pc, r9, r0
    1340:	andcs	r4, r5, #2523136	; 0x268000
    1344:	ldrbtmi	r2, [r9], #-0
    1348:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    134c:	ldrtmi	r2, [r3], -r1, lsl #2
    1350:	ldrtmi	r4, [r8], -r2, lsl #12
    1354:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1358:	strtmi	r4, [r8], -r1, asr #12
    135c:	blx	ffc3d366 <ftello64@plt+0xffc3c16e>
    1360:			; <UNDEFINED> instruction: 0xf85a4b93
    1364:	ldmdavs	fp, {r0, r1, ip, sp}
    1368:	andsle	r4, r8, r3, asr #10
    136c:			; <UNDEFINED> instruction: 0xf7ff4640
    1370:			; <UNDEFINED> instruction: 0x4607ee58
    1374:			; <UNDEFINED> instruction: 0xf7ff4640
    1378:	strmi	lr, [r6], -lr, ror #27
    137c:			; <UNDEFINED> instruction: 0xf7ff4640
    1380:			; <UNDEFINED> instruction: 0x4604eed6
    1384:			; <UNDEFINED> instruction: 0xf0402e00
    1388:	strhlt	r8, [r0, #-8]
    138c:			; <UNDEFINED> instruction: 0xf0402f00
    1390:			; <UNDEFINED> instruction: 0xf7ff80bb
    1394:	stmdavs	r3, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    1398:			; <UNDEFINED> instruction: 0xf0402b09
    139c:	strhlt	r8, [r5, #-5]
    13a0:			; <UNDEFINED> instruction: 0xf85a4b7f
    13a4:	ldmdavs	fp, {r0, r1, ip, sp}
    13a8:	andle	r4, r2, fp, lsr #5
    13ac:			; <UNDEFINED> instruction: 0xf7ff4628
    13b0:			; <UNDEFINED> instruction: 0x2000eebe
    13b4:	pop	{r0, r2, ip, sp, pc}
    13b8:	blmi	1f65380 <ftello64@plt+0x1f64188>
    13bc:	ldmdbmi	sp!, {r0, r2, r9, sp}^
    13c0:			; <UNDEFINED> instruction: 0xf85a2000
    13c4:	ldrbtmi	r3, [r9], #-3
    13c8:			; <UNDEFINED> instruction: 0xf7ff681c
    13cc:	strtmi	lr, [r1], -r8, ror #27
    13d0:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    13d4:	andcs	r4, r5, #120, 18	; 0x1e0000
    13d8:	ldrbtmi	r2, [r9], #-0
    13dc:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    13e0:	tstcs	r1, ip, ror #22
    13e4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    13e8:			; <UNDEFINED> instruction: 0x4602681b
    13ec:			; <UNDEFINED> instruction: 0xf7ff4620
    13f0:			; <UNDEFINED> instruction: 0x4621ee98
    13f4:			; <UNDEFINED> instruction: 0xf7ff200a
    13f8:	ldmdbmi	r0!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    13fc:	andcs	r2, r0, r5, lsl #4
    1400:			; <UNDEFINED> instruction: 0xf7ff4479
    1404:	strtmi	lr, [r1], -ip, asr #27
    1408:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    140c:	andcs	r4, r5, #108, 18	; 0x1b0000
    1410:	ldrbtmi	r2, [r9], #-0
    1414:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1418:			; <UNDEFINED> instruction: 0xf7ff4621
    141c:	stmdbmi	r9!, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    1420:	andcs	r2, r0, r5, lsl #4
    1424:			; <UNDEFINED> instruction: 0xf7ff4479
    1428:			; <UNDEFINED> instruction: 0x4621edba
    142c:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    1430:	andcs	r4, r5, #1654784	; 0x194000
    1434:	ldrbtmi	r2, [r9], #-0
    1438:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    143c:			; <UNDEFINED> instruction: 0xf7ff4621
    1440:	stmdbmi	r2!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    1444:	andcs	r2, r0, r5, lsl #4
    1448:			; <UNDEFINED> instruction: 0xf7ff4479
    144c:	strtmi	lr, [r1], -r8, lsr #27
    1450:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1454:	andcs	r4, r5, #1540096	; 0x178000
    1458:	ldrbtmi	r2, [r9], #-0
    145c:	ldc	7, cr15, [lr, #1020]	; 0x3fc
    1460:	andcs	r4, r5, #92, 18	; 0x170000
    1464:			; <UNDEFINED> instruction: 0x46034479
    1468:	movwls	r2, #8192	; 0x2000
    146c:	ldc	7, cr15, [r6, #1020]	; 0x3fc
    1470:	bmi	16939dc <ftello64@plt+0x16927e4>
    1474:	tstls	r0, r9, ror r4
    1478:	ldrbtmi	r4, [sl], #-2393	; 0xfffff6a7
    147c:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    1480:	andcs	r9, r1, r1
    1484:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1488:	andcs	r4, r5, #1409024	; 0x158000
    148c:	ldrbtmi	r2, [r9], #-0
    1490:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1494:	ldrbtmi	r4, [sl], #-2644	; 0xfffff5ac
    1498:	andcs	r4, r1, r1, lsl #12
    149c:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    14a0:			; <UNDEFINED> instruction: 0xf7ff2000
    14a4:	blmi	103cc4c <ftello64@plt+0x103ba54>
    14a8:	ldmdbmi	r0, {r0, r2, r9, sp}^
    14ac:			; <UNDEFINED> instruction: 0xf85a2000
    14b0:	ldrbtmi	r3, [r9], #-3
    14b4:			; <UNDEFINED> instruction: 0xf7ff681c
    14b8:	blmi	dbca88 <ftello64@plt+0xdbb890>
    14bc:			; <UNDEFINED> instruction: 0xf85a2101
    14c0:	ldmdavs	fp, {r0, r1, ip, sp}
    14c4:	strtmi	r4, [r0], -r2, lsl #12
    14c8:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    14cc:			; <UNDEFINED> instruction: 0xf7ff2001
    14d0:	stmdbmi	r7, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    14d4:	strbmi	r2, [r8], -r5, lsl #4
    14d8:			; <UNDEFINED> instruction: 0xf7ff4479
    14dc:	ldrtmi	lr, [r3], -r0, ror #26
    14e0:	strmi	r2, [r2], -r1, lsl #2
    14e4:			; <UNDEFINED> instruction: 0xf7ff4638
    14e8:			; <UNDEFINED> instruction: 0x4628ee1c
    14ec:	strtmi	r4, [r2], -r3, asr #12
    14f0:			; <UNDEFINED> instruction: 0xf0004631
    14f4:	strmi	pc, [r5], -fp, ror #19
    14f8:	stmdblt	r8!, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
    14fc:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    1500:	blcs	81b514 <ftello64@plt+0x81a31c>
    1504:	andvs	fp, r4, r8, lsl pc
    1508:	andcs	r4, r5, #950272	; 0xe8000
    150c:	ldrbtmi	r2, [r9], #-0
    1510:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1514:	andcs	r4, r1, r1, lsl #12
    1518:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    151c:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1520:			; <UNDEFINED> instruction: 0x46304935
    1524:			; <UNDEFINED> instruction: 0xf7ff4479
    1528:	strmi	lr, [r5], -r6, lsr #28
    152c:			; <UNDEFINED> instruction: 0xf47f2800
    1530:	ldmdbmi	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    1534:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1538:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    153c:			; <UNDEFINED> instruction: 0x46014632
    1540:			; <UNDEFINED> instruction: 0xf7ff2001
    1544:	blmi	6bca74 <ftello64@plt+0x6bb87c>
    1548:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    154c:	ldrdhi	pc, [r0], -r3
    1550:	stmdbmi	fp!, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    1554:	andcs	r2, r0, r5, lsl #4
    1558:			; <UNDEFINED> instruction: 0xf7ff4479
    155c:	strmi	lr, [r1], -r0, lsr #26
    1560:			; <UNDEFINED> instruction: 0xf7ff2001
    1564:	svclt	0x0000edf0
    1568:	andeq	r1, r0, r6, asr r9
    156c:	andeq	r1, r0, lr, ror #17
    1570:	ldrdeq	r1, [r0], -r0
    1574:	andeq	r2, r1, r0, ror #17
    1578:			; <UNDEFINED> instruction: 0x00001ab6
    157c:			; <UNDEFINED> instruction: 0x00000ab7
    1580:	andeq	r2, r1, r2, ror #24
    1584:	andeq	r1, r0, r8, asr #17
    1588:	andeq	r0, r0, r8, asr #2
    158c:	muleq	r0, r4, r7
    1590:	andeq	r1, r0, ip, asr #19
    1594:	andeq	r0, r0, r0, asr #2
    1598:	andeq	r1, r0, sl, asr #19
    159c:	andeq	r0, r0, r4, lsr #2
    15a0:	andeq	r0, r0, r0, lsr r1
    15a4:			; <UNDEFINED> instruction: 0x000017bc
    15a8:	andeq	r0, r0, r8, lsr #2
    15ac:	andeq	r1, r0, r2, ror #19
    15b0:	andeq	r0, r0, r8, lsr r1
    15b4:	andeq	r1, r0, r2, asr r7
    15b8:	andeq	r1, r0, sl, asr #14
    15bc:	andeq	r1, r0, r0, asr #14
    15c0:	andeq	r1, r0, sl, asr r7
    15c4:	andeq	r1, r0, r4, asr r7
    15c8:	andeq	r1, r0, r2, lsl #15
    15cc:			; <UNDEFINED> instruction: 0x000017b0
    15d0:	ldrdeq	r1, [r0], -lr
    15d4:	andeq	r1, r0, r8, ror #15
    15d8:	andeq	r1, r0, r8, lsl #16
    15dc:	andeq	r1, r0, r2, ror #15
    15e0:	andeq	r1, r0, sl, ror #15
    15e4:	strdeq	r1, [r0], -lr
    15e8:	andeq	r1, r0, r2, lsl r8
    15ec:	andeq	r1, r0, lr, lsl r8
    15f0:	andeq	r1, r0, r4, ror #16
    15f4:	andeq	r1, r0, r2, asr #16
    15f8:	andeq	r1, r0, ip, lsr r5
    15fc:	andeq	r1, r0, lr, lsr #10
    1600:	andeq	r1, r0, r8, lsr #15
    1604:	bleq	3d748 <ftello64@plt+0x3c550>
    1608:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    160c:	strbtmi	fp, [sl], -r2, lsl #24
    1610:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1614:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1618:	ldrmi	sl, [sl], #776	; 0x308
    161c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1620:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1624:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1628:			; <UNDEFINED> instruction: 0xf85a4b06
    162c:	stmdami	r6, {r0, r1, ip, sp}
    1630:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1634:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1638:	stcl	7, cr15, [r0, #1020]	; 0x3fc
    163c:	andeq	r2, r1, r4, ror r8
    1640:	andeq	r0, r0, r4, lsl r1
    1644:	andeq	r0, r0, r4, lsr r1
    1648:	andeq	r0, r0, ip, lsr r1
    164c:	ldr	r3, [pc, #20]	; 1668 <ftello64@plt+0x470>
    1650:	ldr	r2, [pc, #20]	; 166c <ftello64@plt+0x474>
    1654:	add	r3, pc, r3
    1658:	ldr	r2, [r3, r2]
    165c:	cmp	r2, #0
    1660:	bxeq	lr
    1664:	b	1050 <__gmon_start__@plt>
    1668:	andeq	r2, r1, r4, asr r8
    166c:	andeq	r0, r0, ip, lsr #2
    1670:	blmi	1d3690 <ftello64@plt+0x1d2498>
    1674:	bmi	1d285c <ftello64@plt+0x1d1664>
    1678:	addmi	r4, r3, #2063597568	; 0x7b000000
    167c:	andle	r4, r3, sl, ror r4
    1680:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1684:	ldrmi	fp, [r8, -r3, lsl #2]
    1688:	svclt	0x00004770
    168c:	muleq	r1, r0, r9
    1690:	andeq	r2, r1, ip, lsl #19
    1694:	andeq	r2, r1, r0, lsr r8
    1698:	andeq	r0, r0, ip, lsl r1
    169c:	stmdbmi	r9, {r3, fp, lr}
    16a0:	bmi	252888 <ftello64@plt+0x251690>
    16a4:	bne	252890 <ftello64@plt+0x251698>
    16a8:	svceq	0x00cb447a
    16ac:			; <UNDEFINED> instruction: 0x01a1eb03
    16b0:	andle	r1, r3, r9, asr #32
    16b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16b8:	ldrmi	fp, [r8, -r3, lsl #2]
    16bc:	svclt	0x00004770
    16c0:	andeq	r2, r1, r4, ror #18
    16c4:	andeq	r2, r1, r0, ror #18
    16c8:	andeq	r2, r1, r4, lsl #16
    16cc:	andeq	r0, r0, r4, asr #2
    16d0:	blmi	2aeaf8 <ftello64@plt+0x2ad900>
    16d4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16d8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16dc:	blmi	26fc90 <ftello64@plt+0x26ea98>
    16e0:	ldrdlt	r5, [r3, -r3]!
    16e4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    16e8:			; <UNDEFINED> instruction: 0xf7ff6818
    16ec:			; <UNDEFINED> instruction: 0xf7ffec0e
    16f0:	blmi	1c15f4 <ftello64@plt+0x1c03fc>
    16f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16f8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    16fc:	andeq	r2, r1, lr, lsr #18
    1700:	ldrdeq	r2, [r1], -r4
    1704:	andeq	r0, r0, r8, lsl r1
    1708:	andeq	r2, r1, sl, lsl r9
    170c:	andeq	r2, r1, lr, lsl #18
    1710:	svclt	0x0000e7c4
    1714:	mvnsmi	lr, #737280	; 0xb4000
    1718:	cmpcs	fp, lr, lsl #12
    171c:	ldrmi	r4, [r7], -r4, lsl #12
    1720:			; <UNDEFINED> instruction: 0xf7ff4698
    1724:	blne	17ca14 <ftello64@plt+0x17b81c>
    1728:	cfstrdne	mvd13, [r8], #-120	; 0xffffff88
    172c:	strmi	r2, [r4], #-349	; 0xfffffea3
    1730:			; <UNDEFINED> instruction: 0xf7ff4620
    1734:	blne	3ca04 <ftello64@plt+0x3b80c>
    1738:			; <UNDEFINED> instruction: 0xf04fd416
    173c:	strmi	r0, [r5], #-2304	; 0xfffff700
    1740:	andls	pc, r0, r4, lsl #16
    1744:	svceq	0x0000f1b8
    1748:			; <UNDEFINED> instruction: 0x2120d006
    174c:			; <UNDEFINED> instruction: 0xf7ff4620
    1750:	smlatblt	r8, r4, ip, lr
    1754:	andls	pc, r0, r0, lsl #17
    1758:			; <UNDEFINED> instruction: 0x4621463a
    175c:			; <UNDEFINED> instruction: 0xf7ff4630
    1760:	stcne	12, cr14, [r8], #824	; 0x338
    1764:	mvnshi	lr, #12386304	; 0xbd0000
    1768:	andcs	r4, r5, #4, 18	; 0x10000
    176c:	ldrbtmi	r2, [r9], #-0
    1770:	ldc	7, cr15, [r4], {255}	; 0xff
    1774:	andcs	r4, r1, r1, lsl #12
    1778:	stcl	7, cr15, [r4], #1020	; 0x3fc
    177c:	andeq	r1, r0, sl, lsr #4
    1780:			; <UNDEFINED> instruction: 0xf990b570
    1784:	bicslt	r5, sp, r0
    1788:	strmi	r4, [r4], -lr, lsl #12
    178c:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1790:	ldrtcs	r1, [pc], -r1, lsr #19
    1794:	addmi	lr, ip, #1
    1798:	stmdavs	r3, {r1, r4, ip, lr, pc}
    179c:	subseq	pc, fp, #1073741865	; 0x40000029
    17a0:	svceq	0x00fdf012
    17a4:	andscc	pc, r5, r3, lsr r8	; <UNPREDICTABLE>
    17a8:	orrmi	pc, r0, #-2097152000	; 0x83000000
    17ac:	orrcc	pc, r0, #201326595	; 0xc000003
    17b0:	movwcs	fp, #7944	; 0x1f08
    17b4:	eorvc	fp, r6, r3, lsl #2
    17b8:	svcpl	0x0001f914
    17bc:	mvnle	r2, r0, lsl #26
    17c0:	svclt	0x0000bd70
    17c4:	svcmi	0x00f0e92d
    17c8:	ldmdbmi	ip!, {r3, r7, r9, sl, lr}
    17cc:	bmi	f2da78 <ftello64@plt+0xf2c880>
    17d0:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    17d4:	ldrdcc	pc, [r0, #-128]!	; 0xffffff80
    17d8:			; <UNDEFINED> instruction: 0xf500588a
    17dc:	ldmdavs	r2, {r1, r2, r3, r5, r7, r8, ip, sp, lr}
    17e0:			; <UNDEFINED> instruction: 0xf04f9227
    17e4:	ldmdblt	fp, {r9}
    17e8:	ldrdcc	pc, [r4, #-128]!	; 0xffffff80
    17ec:	subsle	r2, r7, r0, lsl #22
    17f0:			; <UNDEFINED> instruction: 0x232eaa1b
    17f4:			; <UNDEFINED> instruction: 0xf7ff200a
    17f8:	strmi	lr, [r1], r4, asr #25
    17fc:	ldrsbvs	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    1800:			; <UNDEFINED> instruction: 0xf8d4ad11
    1804:	stmdage	pc, {r3, r4, r6, r8, ip, sp, lr}	; <UNPREDICTABLE>
    1808:	strtmi	r2, [sl], -r8, lsr #6
    180c:			; <UNDEFINED> instruction: 0x960f2177
    1810:			; <UNDEFINED> instruction: 0xf0009710
    1814:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1818:			; <UNDEFINED> instruction: 0xf104d137
    181c:			; <UNDEFINED> instruction: 0xf1040b28
    1820:			; <UNDEFINED> instruction: 0xf104062c
    1824:	tstcs	r4, r8, lsl #14
    1828:			; <UNDEFINED> instruction: 0xf1044658
    182c:			; <UNDEFINED> instruction: 0xf7ff0a4c
    1830:	ldrtmi	pc, [r0], -r7, lsr #31	; <UNPREDICTABLE>
    1834:			; <UNDEFINED> instruction: 0xf7ff2120
    1838:	ldrtmi	pc, [r8], -r3, lsr #31	; <UNPREDICTABLE>
    183c:			; <UNDEFINED> instruction: 0xf7ff2120
    1840:	uadd8mi	pc, r0, pc	; <UNPREDICTABLE>
    1844:	orrvc	pc, r0, pc, asr #8
    1848:			; <UNDEFINED> instruction: 0xff9af7ff
    184c:	eorcs	r6, r0, #6488064	; 0x630000
    1850:	strls	r9, [r4], -r7, lsl #14
    1854:	cfstrsvc	mvf15, [r0], {79}	; 0x4f
    1858:	ldrcs	r9, [r4, -ip, lsl #10]
    185c:	andlt	pc, r4, sp, asr #17
    1860:			; <UNDEFINED> instruction: 0xf8cd260c
    1864:	strcs	sl, [r8, #-40]	; 0xffffffd8
    1868:	eorls	pc, ip, sp, asr #17
    186c:	movwls	r4, #1600	; 0x640
    1870:			; <UNDEFINED> instruction: 0xf9b42101
    1874:	andls	r3, r6, #0
    1878:	bmi	4a608c <ftello64@plt+0x4a4e94>
    187c:			; <UNDEFINED> instruction: 0x7c08e9cd
    1880:			; <UNDEFINED> instruction: 0x9605447a
    1884:			; <UNDEFINED> instruction: 0xf7ff9502
    1888:	bmi	3fc9c0 <ftello64@plt+0x3fb7c8>
    188c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1894:	subsmi	r9, sl, r7, lsr #22
    1898:	eorlt	sp, r9, sp, lsl #2
    189c:	svchi	0x00f0e8bd
    18a0:	ldrdcc	pc, [r8, #-128]!	; 0xffffff80
    18a4:			; <UNDEFINED> instruction: 0xd1a32b00
    18a8:			; <UNDEFINED> instruction: 0x232eaa1b
    18ac:			; <UNDEFINED> instruction: 0xf7ff2002
    18b0:	strmi	lr, [r1], r8, ror #24
    18b4:			; <UNDEFINED> instruction: 0xf7ffe7a2
    18b8:	svclt	0x0000eb78
    18bc:	ldrdeq	r2, [r1], -sl
    18c0:	andeq	r0, r0, r0, lsr #2
    18c4:	andeq	r1, r0, r0, asr #2
    18c8:	andeq	r2, r1, lr, lsl r6
    18cc:	svcmi	0x00f0e92d
    18d0:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    18d4:	ldrmi	r8, [ip], -r4, lsl #22
    18d8:			; <UNDEFINED> instruction: 0x46904990
    18dc:			; <UNDEFINED> instruction: 0x46064b90
    18e0:			; <UNDEFINED> instruction: 0xf5ad4479
    18e4:	stmiapl	fp, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr}^
    18e8:	mvnsls	r6, #1769472	; 0x1b0000
    18ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    18f0:	vstmdbge	r1!, {d11-d15}
    18f4:	strtmi	lr, [r1], -r3
    18f8:			; <UNDEFINED> instruction: 0xf7ff4628
    18fc:	ldrtmi	pc, [r3], -r3, ror #30	; <UNPREDICTABLE>
    1900:	vst1.8	{d18-d21}, [pc], r1
    1904:	strtmi	r7, [r8], -r0, asr #3
    1908:	bl	fe13f90c <ftello64@plt+0xfe13e714>
    190c:	rscsle	r2, r2, r1, lsl #16
    1910:	svceq	0x0000f1b8
    1914:	bmi	fe0f5d78 <ftello64@plt+0xfe0f4b80>
    1918:	ldrbtmi	r4, [sl], #-2945	; 0xfffff47f
    191c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1920:	ldrshmi	r9, [sl], #-177	; 0xffffff4f
    1924:	rscshi	pc, r0, r0, asr #32
    1928:			; <UNDEFINED> instruction: 0xf50d4630
    192c:	ldc	13, cr7, [sp], #460	; 0x1cc
    1930:	pop	{r2, r8, r9, fp, pc}
    1934:			; <UNDEFINED> instruction: 0xf44f8ff0
    1938:	andcs	r4, r2, #1073741852	; 0x4000001c
    193c:	mvnsvc	pc, pc, asr #13
    1940:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1944:			; <UNDEFINED> instruction: 0xf7ffe7d5
    1948:			; <UNDEFINED> instruction: 0xf1b0eba2
    194c:			; <UNDEFINED> instruction: 0x46813fff
    1950:	ldrtmi	sp, [r0], -sp, asr #32
    1954:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1958:	ldrtmi	r4, [r0], -r3, lsl #12
    195c:	smlabtcc	r0, sp, r9, lr
    1960:	bl	ff93f964 <ftello64@plt+0xff93e76c>
    1964:	movwcs	lr, #2525	; 0x9dd
    1968:			; <UNDEFINED> instruction: 0xf1732a00
    196c:	vsubw.s8	q8, q0, d0
    1970:			; <UNDEFINED> instruction: 0xf64280cd
    1974:	ldrtmi	r4, [r9], -r2, lsl #4
    1978:			; <UNDEFINED> instruction: 0xf7ff4648
    197c:			; <UNDEFINED> instruction: 0xf1b0eb9a
    1980:			; <UNDEFINED> instruction: 0x46833fff
    1984:	sbchi	pc, r6, r0
    1988:	vmlal.s8	q9, d0, d0
    198c:			; <UNDEFINED> instruction: 0xf7ff80ab
    1990:	blge	ff87c7f0 <ftello64@plt+0xff87b5f8>
    1994:	cdp	3, 0, cr9, cr8, cr2, {0}
    1998:	blmi	18e01e0 <ftello64@plt+0x18defe8>
    199c:	andslt	pc, r4, sp, asr #17
    19a0:	mcr	4, 0, r4, cr9, cr11, {3}
    19a4:	andls	r3, r3, r0, lsl sl
    19a8:	andcs	r9, r0, #3, 26	; 0xc0
    19ac:	strbmi	r9, [r8], -r2, lsl #18
    19b0:	subcs	r6, r0, #42	; 0x2a
    19b4:	b	fed3f9b8 <ftello64@plt+0xfed3e7c0>
    19b8:	movwls	r1, #19971	; 0x4e03
    19bc:	stmdavs	r8!, {r2, r5, r9, fp, ip, lr, pc}
    19c0:	svclt	0x0018280b
    19c4:	svclt	0x000c2804
    19c8:	andcs	r2, r0, r1
    19cc:	cdp	0, 1, cr13, cr8, cr12, {7}
    19d0:	andcs	r7, r5, #16, 20	; 0x10000
    19d4:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
    19d8:	b	ff83f9dc <ftello64@plt+0xff83e7e4>
    19dc:			; <UNDEFINED> instruction: 0x4601463a
    19e0:			; <UNDEFINED> instruction: 0xf7ff2001
    19e4:			; <UNDEFINED> instruction: 0x4621eafa
    19e8:			; <UNDEFINED> instruction: 0xf7ff4628
    19ec:	ldrtmi	pc, [r3], -fp, ror #29	; <UNPREDICTABLE>
    19f0:	vst1.8	{d18-d21}, [pc], r1
    19f4:	strtmi	r7, [r8], -r0, asr #3
    19f8:	bl	33f9fc <ftello64@plt+0x33e804>
    19fc:	rscsle	r2, r2, r1, lsl #16
    1a00:			; <UNDEFINED> instruction: 0xf7ff2001
    1a04:	ldrb	lr, [r2, r6, asr #21]!
    1a08:			; <UNDEFINED> instruction: 0xf10dd0ce
    1a0c:	vmov.32	d8[0], r0
    1a10:			; <UNDEFINED> instruction: 0xf04f9a90
    1a14:	ldrbmi	r0, [pc], -r0, lsl #16
    1a18:	blge	3c194 <ftello64@plt+0x3af9c>
    1a1c:	bl	e862c <ftello64@plt+0xe7434>
    1a20:			; <UNDEFINED> instruction: 0xf8d90908
    1a24:	ldreq	r3, [fp, r4]
    1a28:	mrc	5, 0, sp, cr9, cr5, {2}
    1a2c:	vmov	r1, s16
    1a30:			; <UNDEFINED> instruction: 0xf7ff0a10
    1a34:	strmi	lr, [r5], -r0, lsr #23
    1a38:	subsle	r2, r8, r0, lsl #16
    1a3c:	bl	1abfa40 <ftello64@plt+0x1abe848>
    1a40:			; <UNDEFINED> instruction: 0x4601463a
    1a44:			; <UNDEFINED> instruction: 0xf7ff2003
    1a48:	andcc	lr, r1, lr, asr #21
    1a4c:	ldmib	r7, {r0, r2, r4, r6, ip, lr, pc}^
    1a50:	ldrmi	r2, [fp, #780]	; 0x30c
    1a54:	ldrmi	fp, [r2, #3848]	; 0xf08
    1a58:	andcs	sp, r0, #45	; 0x2d
    1a5c:			; <UNDEFINED> instruction: 0x46284651
    1a60:	bl	fe6bfa64 <ftello64@plt+0xfe6be86c>
    1a64:	svclt	0x00183001
    1a68:	smlabble	r4, r1, lr, sl
    1a6c:	strtmi	lr, [r1], -ip
    1a70:			; <UNDEFINED> instruction: 0xf7ff4630
    1a74:	strtmi	pc, [fp], -r7, lsr #29
    1a78:	vst1.8	{d18-d21}, [pc], r1
    1a7c:	ldrtmi	r7, [r0], -r0, asr #3
    1a80:	b	ff23fa84 <ftello64@plt+0xff23e88c>
    1a84:	rscsle	r2, r2, r1, lsl #16
    1a88:			; <UNDEFINED> instruction: 0xf7ff4628
    1a8c:	strmi	lr, [fp, #2998]	; 0xbb6
    1a90:	svclt	0x0008460b
    1a94:	strmi	r4, [r2], -r2, lsl #11
    1a98:	andeq	lr, r3, r2, lsl #20
    1a9c:	svclt	0x000c4692
    1aa0:	tstcs	r0, r1, lsl #2
    1aa4:	svccc	0x00fff1b0
    1aa8:			; <UNDEFINED> instruction: 0xf041bf08
    1aac:	ldrmi	r0, [fp], r1, lsl #2
    1ab0:	ldmib	r7, {r0, r3, r8, ip, sp, pc}^
    1ab4:	strtmi	sl, [r8], -ip, lsl #22
    1ab8:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    1abc:	bl	dbfac0 <ftello64@plt+0xdbe8c8>
    1ac0:	ldrdcc	pc, [ip], -r9
    1ac4:	blls	112d2c <ftello64@plt+0x111b34>
    1ac8:	cfstr32le	mvfx4, [r7], #268	; 0x10c
    1acc:	bls	fe43d334 <ftello64@plt+0xfe43c13c>
    1ad0:	blge	3c20c <ftello64@plt+0x3b014>
    1ad4:			; <UNDEFINED> instruction: 0xf8dde768
    1ad8:	mrc	0, 0, fp, cr8, cr4, {0}
    1adc:			; <UNDEFINED> instruction: 0x46589a90
    1ae0:	bl	1cbfae4 <ftello64@plt+0x1cbe8ec>
    1ae4:	strcs	r4, [r0], -r8, asr #12
    1ae8:	bl	1bbfaec <ftello64@plt+0x1bbe8f4>
    1aec:	ldmdbmi	r0, {r0, r1, r4, r8, r9, sl, sp, lr, pc}
    1af0:	cdp	2, 1, cr2, cr8, cr5, {0}
    1af4:	ldrbtmi	r7, [r9], #-2576	; 0xfffff5f0
    1af8:	cdp	7, 1, cr14, cr8, cr14, {3}
    1afc:	andcs	r7, r5, #16, 20	; 0x10000
    1b00:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    1b04:	strb	r2, [r7, -r0]!
    1b08:	b	13bfb0c <ftello64@plt+0x13be914>
    1b0c:	andcs	r4, r5, #163840	; 0x28000
    1b10:			; <UNDEFINED> instruction: 0xe7f74479
    1b14:	andcs	r4, r5, #147456	; 0x24000
    1b18:			; <UNDEFINED> instruction: 0xe7f34479
    1b1c:	andeq	r2, r1, ip, asr #11
    1b20:	andeq	r0, r0, r0, lsr #2
    1b24:	muleq	r1, r2, r5
    1b28:	andeq	r1, r0, r0, asr #1
    1b2c:	andeq	r1, r0, sl, rrx
    1b30:	andeq	r0, r0, lr, ror #30
    1b34:	andeq	r0, r0, r2, ror pc
    1b38:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b3c:	andeq	r0, r0, r8, lsl #30
    1b40:	svcmi	0x00f0e92d
    1b44:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    1b48:			; <UNDEFINED> instruction: 0xf44f8b02
    1b4c:	bmi	1899d54 <ftello64@plt+0x1898b5c>
    1b50:	blmi	1893580 <ftello64@plt+0x1892388>
    1b54:			; <UNDEFINED> instruction: 0xf5ad447a
    1b58:	ldmpl	r3, {r0, r1, r8, sl, fp, ip, sp, lr}^
    1b5c:	orrls	r6, r1, #1769472	; 0x1b0000
    1b60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b64:	b	18bfb68 <ftello64@plt+0x18be970>
    1b68:			; <UNDEFINED> instruction: 0xf0002800
    1b6c:	movwcs	r8, #172	; 0xac
    1b70:	bicscc	pc, r0, sp, lsl #17
    1b74:			; <UNDEFINED> instruction: 0x46074b5a
    1b78:	ldrdlt	pc, [r8, #-143]!	; 0xffffff71
    1b7c:	ldrbtmi	r4, [fp], #1147	; 0x47b
    1b80:	bcc	43d3a8 <ftello64@plt+0x43c1b0>
    1b84:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    1b88:	bcc	fe43d3b0 <ftello64@plt+0xfe43c1b8>
    1b8c:	mrc	0, 0, lr, cr8, cr15, {0}
    1b90:			; <UNDEFINED> instruction: 0x46401a90
    1b94:	b	3bfb98 <ftello64@plt+0x3be9a0>
    1b98:			; <UNDEFINED> instruction: 0xf7ff4628
    1b9c:	strmi	lr, [r3], -r6, ror #21
    1ba0:			; <UNDEFINED> instruction: 0x212c4640
    1ba4:	cmpcc	r4, r4, asr #17	; <UNPREDICTABLE>
    1ba8:	b	1dbfbac <ftello64@plt+0x1dbe9b4>
    1bac:			; <UNDEFINED> instruction: 0xb1284605
    1bb0:	andcs	r3, sl, #1
    1bb4:			; <UNDEFINED> instruction: 0xf7ff2100
    1bb8:	strmi	lr, [r5], -lr, lsr #19
    1bbc:	ldrbmi	r4, [r3], -r0, lsr #12
    1bc0:	vst1.8	{d18-d21}, [pc], r1
    1bc4:			; <UNDEFINED> instruction: 0xf8c471c0
    1bc8:			; <UNDEFINED> instruction: 0xf7ff5158
    1bcc:			; <UNDEFINED> instruction: 0x464aea12
    1bd0:	mvnscc	pc, r0, asr #4
    1bd4:			; <UNDEFINED> instruction: 0xf7ff4638
    1bd8:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    1bdc:	stcge	0, cr13, [sp], {98}	; 0x62
    1be0:	ldreq	pc, [r3, #-263]	; 0xfffffef9
    1be4:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    1be8:	strtmi	r2, [r0], -r0, lsl #2
    1bec:			; <UNDEFINED> instruction: 0xf7ffae75
    1bf0:	blge	3bc5f8 <ftello64@plt+0x3bb400>
    1bf4:			; <UNDEFINED> instruction: 0x4622a917
    1bf8:	ldrtmi	r9, [r8], -r0, lsl #2
    1bfc:			; <UNDEFINED> instruction: 0xf50d4659
    1c00:			; <UNDEFINED> instruction: 0xf7ff78da
    1c04:	ldmdbge	r8, {r4, r5, r6, r9, fp, sp, lr, pc}
    1c08:	movwcs	r4, #5672	; 0x1628
    1c0c:			; <UNDEFINED> instruction: 0xf7ff2220
    1c10:	stmdbge	pc, {r0, r7, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1c14:	eorcs	r2, r0, #67108864	; 0x4000000
    1c18:	strtmi	r4, [r8], -r5, lsl #8
    1c1c:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1c20:	movwcs	sl, #6432	; 0x1920
    1c24:	addvc	pc, r0, #1325400064	; 0x4f000000
    1c28:	strtmi	r4, [r8], -r5, lsl #8
    1c2c:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1c30:	movwcs	r4, #5681	; 0x1631
    1c34:	strmi	r2, [r5], #-558	; 0xfffffdd2
    1c38:			; <UNDEFINED> instruction: 0xf7ff4628
    1c3c:	andscs	pc, ip, #6848	; 0x1ac0
    1c40:	movwcs	r4, #1601	; 0x641
    1c44:			; <UNDEFINED> instruction: 0xf7ff4428
    1c48:	msrcs	CPSR_fsx, r5, ror #26
    1c4c:			; <UNDEFINED> instruction: 0xf7ff4630
    1c50:	bge	193c4e8 <ftello64@plt+0x193b2f0>
    1c54:	movwlt	r4, #34353	; 0x8631
    1c58:			; <UNDEFINED> instruction: 0xf7ff2002
    1c5c:	vstrge.16	s28, [r2, #-272]	; 0xfffffef0	; <UNPREDICTABLE>
    1c60:	tstcs	r0, ip, lsr #4
    1c64:			; <UNDEFINED> instruction: 0xf7ff4628
    1c68:			; <UNDEFINED> instruction: 0xf99dea44
    1c6c:			; <UNDEFINED> instruction: 0xf03661b4
    1c70:	addsle	r0, r5, r0, lsr #6
    1c74:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c78:	stmdavs	r3, {r1, r3, r5, r9, sl, lr}
    1c7c:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    1c80:	strle	r0, [r4], #1307	; 0x51b
    1c84:	bne	43d4ec <ftello64@plt+0x43c2f4>
    1c88:			; <UNDEFINED> instruction: 0xf7ff4640
    1c8c:			; <UNDEFINED> instruction: 0xf99de994
    1c90:	blcs	110e3d0 <ftello64@plt+0x110d1d8>
    1c94:	movwcs	fp, #7940	; 0x1f04
    1c98:	ldrb	r6, [sp, -fp, lsr #4]!
    1c9c:			; <UNDEFINED> instruction: 0xf7ff200a
    1ca0:	ldrb	lr, [ip, r6, ror #18]
    1ca4:	blmi	3544f0 <ftello64@plt+0x3532f8>
    1ca8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1cac:	blls	fe05bd1c <ftello64@plt+0xfe05ab24>
    1cb0:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    1cb4:			; <UNDEFINED> instruction: 0xf50d4638
    1cb8:	ldc	13, cr7, [sp], #12
    1cbc:	pop	{r1, r8, r9, fp, pc}
    1cc0:			; <UNDEFINED> instruction: 0xf7ff4ff0
    1cc4:	stmdbmi	sl, {r0, r3, r4, r5, r8, fp, ip, sp, pc}
    1cc8:	addvs	pc, r0, #1325400064	; 0x4f000000
    1ccc:	ldrbtmi	r2, [r9], #-1
    1cd0:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cd4:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cd8:	andeq	r2, r1, r8, asr r3
    1cdc:	andeq	r0, r0, r0, lsr #2
    1ce0:	andeq	r0, r0, r0, asr pc
    1ce4:	andeq	r0, r0, r6, lsr #30
    1ce8:	andeq	r0, r0, r2, lsr pc
    1cec:	andeq	r2, r1, r4, lsl #4
    1cf0:			; <UNDEFINED> instruction: 0x00000dba
    1cf4:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1cf8:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1cfc:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1d00:			; <UNDEFINED> instruction: 0xf7ff4620
    1d04:	strmi	lr, [r7], -lr, lsl #19
    1d08:			; <UNDEFINED> instruction: 0xf7ff4620
    1d0c:	strmi	lr, [r6], -r4, lsr #18
    1d10:			; <UNDEFINED> instruction: 0xf7ff4620
    1d14:	strmi	lr, [r4], -ip, lsl #20
    1d18:			; <UNDEFINED> instruction: 0xb128bb66
    1d1c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d20:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1d24:	tstle	r7, r9, lsl #22
    1d28:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1d2c:			; <UNDEFINED> instruction: 0x4620681c
    1d30:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d34:	strtmi	r4, [r0], -r6, lsl #12
    1d38:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d3c:	strtmi	r4, [r0], -r5, lsl #12
    1d40:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d44:	bllt	f5355c <ftello64@plt+0xf52364>
    1d48:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1d4c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d50:	blcs	25bd64 <ftello64@plt+0x25ab6c>
    1d54:	ldfltp	f5, [r8, #44]!	; 0x2c
    1d58:	rscle	r2, r5, r0, lsr #22
    1d5c:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1d60:	andcs	r2, r0, r5, lsl #4
    1d64:			; <UNDEFINED> instruction: 0xf7ff4479
    1d68:			; <UNDEFINED> instruction: 0xf7ffe91a
    1d6c:	strdcs	lr, [r1], -r2
    1d70:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d74:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d78:	stccs	8, cr6, [r0], {3}
    1d7c:	blcs	836534 <ftello64@plt+0x83533c>
    1d80:	andvs	fp, r4, r8, lsl pc
    1d84:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1d88:	andcs	r2, r0, r5, lsl #4
    1d8c:			; <UNDEFINED> instruction: 0xf7ff4479
    1d90:			; <UNDEFINED> instruction: 0xf7ffe906
    1d94:	strb	lr, [sl, r8, lsl #19]!
    1d98:	mvnle	r2, r0, lsl #16
    1d9c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1da0:	blcs	81bdb4 <ftello64@plt+0x81abbc>
    1da4:	andvs	fp, r4, r8, lsl pc
    1da8:	svclt	0x0000e7e1
    1dac:			; <UNDEFINED> instruction: 0x000121b2
    1db0:	andeq	r0, r0, r8, lsr r1
    1db4:	andeq	r0, r0, r8, lsr #2
    1db8:	andeq	r0, r0, r8, ror sp
    1dbc:	andeq	r0, r0, r0, asr sp
    1dc0:	svcmi	0x00f0e92d
    1dc4:	blhi	bd280 <ftello64@plt+0xbc088>
    1dc8:	blmi	1c1478c <ftello64@plt+0x1c13594>
    1dcc:	addlt	r4, r9, sl, ror r4
    1dd0:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    1dd4:	movwls	r6, #30747	; 0x781b
    1dd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ddc:			; <UNDEFINED> instruction: 0xf0002800
    1de0:	blmi	1ae2108 <ftello64@plt+0x1ae0f10>
    1de4:	strcs	r4, [r0, -r6, lsl #12]
    1de8:	strvc	lr, [r3, -sp, asr #19]
    1dec:	mcr	4, 0, r4, cr8, cr11, {3}
    1df0:	blmi	1a10638 <ftello64@plt+0x1a0f440>
    1df4:	mcr	4, 0, r4, cr8, cr11, {3}
    1df8:	vmov	r3, s17
    1dfc:			; <UNDEFINED> instruction: 0x46301a10
    1e00:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e04:			; <UNDEFINED> instruction: 0x56301835
    1e08:			; <UNDEFINED> instruction: 0xf0002800
    1e0c:			; <UNDEFINED> instruction: 0xf7ff80aa
    1e10:			; <UNDEFINED> instruction: 0xf10de956
    1e14:	smladcs	r0, r8, r8, r0
    1e18:	strbmi	r2, [r1], -sl, lsl #4
    1e1c:	andvs	r4, r7, r4, lsl #12
    1e20:			; <UNDEFINED> instruction: 0xf7ff4628
    1e24:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    1e28:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
    1e2c:	vrhadd.u8	d0, d0, d0
    1e30:	ldmib	sp, {r0, r1, r4, r7, pc}^
    1e34:	bcs	aa3c <ftello64@plt+0x9844>
    1e38:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    1e3c:	addhi	pc, lr, r0, asr #5
    1e40:			; <UNDEFINED> instruction: 0xf9969e06
    1e44:	blcs	b8de4c <ftello64@plt+0xb8cc54>
    1e48:	adcsmi	sp, r5, #111	; 0x6f
    1e4c:	strcs	sp, [r0], #-94	; 0xffffffa2
    1e50:	cfmul32	mvfx2, mvfx8, mvfx0
    1e54:			; <UNDEFINED> instruction: 0x46301a90
    1e58:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e5c:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    1e60:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    1e64:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1e68:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    1e6c:			; <UNDEFINED> instruction: 0xf10a465b
    1e70:	ssatmi	r0, #28, r0, lsl #20
    1e74:	bl	1936f8 <ftello64@plt+0x192500>
    1e78:			; <UNDEFINED> instruction: 0xf8cd0900
    1e7c:	svccs	0x00009018
    1e80:			; <UNDEFINED> instruction: 0x4638d03a
    1e84:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e88:			; <UNDEFINED> instruction: 0xb3a84606
    1e8c:	ldrtmi	r4, [r9], -r2, lsl #12
    1e90:			; <UNDEFINED> instruction: 0xf7ff4648
    1e94:	bllt	1e3c4d4 <ftello64@plt+0x1e3b2dc>
    1e98:	ldrbmi	r4, [pc], -r1, asr #22
    1e9c:	bl	d3090 <ftello64@plt+0xd1e98>
    1ea0:	ldmib	r8, {r3, fp, ip}^
    1ea4:	blx	1246b6 <ftello64@plt+0x1234be>
    1ea8:	blx	23eada <ftello64@plt+0x23d8e2>
    1eac:	blx	fe90eaca <ftello64@plt+0xfe90d8d2>
    1eb0:	ldrmi	r4, [sp], #-1288	; 0xfffffaf8
    1eb4:	strtmi	fp, [r0], -pc, asr #2
    1eb8:	andcs	r4, sl, #42991616	; 0x2900000
    1ebc:			; <UNDEFINED> instruction: 0xf0002300
    1ec0:	svccc	0x0001fc91
    1ec4:	strmi	r4, [sp], -r4, lsl #12
    1ec8:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    1ecc:	strbmi	r1, [lr], #-512	; 0xfffffe00
    1ed0:	blx	4bade <ftello64@plt+0x4a8e6>
    1ed4:	blx	240706 <ftello64@plt+0x23f50e>
    1ed8:	blx	fe86c6ea <ftello64@plt+0xfe86b4f2>
    1edc:	stmdbls	r3, {r3, r8, fp, pc}
    1ee0:	movweq	lr, #19224	; 0x4b18
    1ee4:	bl	1253230 <ftello64@plt+0x1252038>
    1ee8:	stmiane	fp, {r0, r2, r9}^
    1eec:	blls	126b00 <ftello64@plt+0x125908>
    1ef0:	movweq	lr, #15170	; 0x3b42
    1ef4:	str	r9, [r0, r4, lsl #6]
    1ef8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1efc:	beq	43e32c <ftello64@plt+0x43d134>
    1f00:	svceq	0x001cf1b8
    1f04:			; <UNDEFINED> instruction: 0xf85ad002
    1f08:			; <UNDEFINED> instruction: 0xe7b87c10
    1f0c:	andseq	pc, r5, pc, rrx
    1f10:	blmi	7947a8 <ftello64@plt+0x7935b0>
    1f14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1f18:	blls	1dbf88 <ftello64@plt+0x1dad90>
    1f1c:	teqle	r1, sl, asr r0
    1f20:	ldc	0, cr11, [sp], #36	; 0x24
    1f24:	pop	{r1, r8, r9, fp, pc}
    1f28:			; <UNDEFINED> instruction: 0xf1068ff0
    1f2c:	eorvs	r0, r7, r1, lsl #20
    1f30:	andcs	r4, sl, #68157440	; 0x4100000
    1f34:			; <UNDEFINED> instruction: 0xf7ff4650
    1f38:	stmdavs	r3!, {r1, r5, r6, fp, sp, lr, pc}
    1f3c:	strmi	r2, [r4], -r0, lsl #22
    1f40:	stcle	6, cr4, [r9], {13}
    1f44:			; <UNDEFINED> instruction: 0xf1712800
    1f48:	blle	1c2b50 <ftello64@plt+0x1c1958>
    1f4c:	ldrmi	r9, [r2, #3590]!	; 0xe06
    1f50:	bl	fe9b62c8 <ftello64@plt+0xfe9b50d0>
    1f54:	ldrb	r0, [ip, -sl, lsl #14]!
    1f58:			; <UNDEFINED> instruction: 0xe7d94258
    1f5c:	eoreq	pc, r1, pc, rrx
    1f60:	svccs	0x0000e7d6
    1f64:	blls	1762b4 <ftello64@plt+0x1750bc>
    1f68:	bls	12837c <ftello64@plt+0x127184>
    1f6c:	subsvs	r6, sl, r9, lsl r0
    1f70:	blmi	37beb0 <ftello64@plt+0x37acb8>
    1f74:	stmdbmi	sp, {r0, r2, r3, r6, r9, sp}
    1f78:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    1f7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1f80:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f84:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f88:	andeq	r2, r1, r0, ror #1
    1f8c:	andeq	r0, r0, r0, lsr #2
    1f90:			; <UNDEFINED> instruction: 0x00000fb0
    1f94:	andeq	r0, r0, r8, lsr #31
    1f98:	andeq	r0, r0, r8, lsl pc
    1f9c:	andeq	r1, r1, r2, lsl sp
    1fa0:	andeq	r1, r1, r0, ror #25
    1fa4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    1fa8:	andeq	r1, r0, r6, rrx
    1fac:	andeq	r0, r0, ip, lsl #28
    1fb0:	andeq	r0, r0, sl, lsl lr
    1fb4:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    1fb8:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    1fbc:	push	{r1, r3, r4, r5, r6, sl, lr}
    1fc0:			; <UNDEFINED> instruction: 0xb09e47f0
    1fc4:	andcs	r5, r0, #13828096	; 0xd30000
    1fc8:	tstls	sp, #1769472	; 0x1b0000
    1fcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1fd0:	stmib	sp, {r8, r9, sp}^
    1fd4:	stmib	sp, {r1, r8, r9, sp}^
    1fd8:	stmdacs	r0, {r2, r8, r9, sp}
    1fdc:	mvnhi	pc, r0
    1fe0:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    1fe4:	bicshi	pc, r7, r0
    1fe8:	andcs	r4, r0, r4, lsl #12
    1fec:	svc	0x00caf7fe
    1ff0:	ldrtmi	sl, [r1], -r7, lsl #28
    1ff4:	stmdage	r1, {r0, r1, r9, sl, lr}
    1ff8:			; <UNDEFINED> instruction: 0xf7fe9301
    1ffc:	ldmibmi	r4!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    2000:			; <UNDEFINED> instruction: 0xf04f4620
    2004:	movwls	r3, #62463	; 0xf3ff
    2008:			; <UNDEFINED> instruction: 0xf7fe4479
    200c:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2010:	orrhi	pc, r5, r0
    2014:	strtmi	r4, [r0], -pc, ror #19
    2018:			; <UNDEFINED> instruction: 0xf7fe4479
    201c:			; <UNDEFINED> instruction: 0x4603ef70
    2020:			; <UNDEFINED> instruction: 0xf0002800
    2024:	stmibmi	ip!, {r0, r4, r5, r8, pc}^
    2028:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    202c:	svc	0x0066f7fe
    2030:	stmdacs	r0, {r0, r1, r9, sl, lr}
    2034:	orrhi	pc, sp, r0
    2038:	strtmi	r4, [r0], -r8, ror #19
    203c:			; <UNDEFINED> instruction: 0xf7fe4479
    2040:			; <UNDEFINED> instruction: 0x4603ef5e
    2044:			; <UNDEFINED> instruction: 0xf0002800
    2048:			; <UNDEFINED> instruction: 0xf9948170
    204c:	blcs	ace054 <ftello64@plt+0xacce5c>
    2050:	orrhi	pc, r5, r0
    2054:			; <UNDEFINED> instruction: 0xf0002b2d
    2058:	strtmi	r8, [r0], -r9, lsl #3
    205c:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2060:	vadd.i8	d18, d0, d3
    2064:	stmdacc	r4, {r1, r3, r7, r8, pc}
    2068:	stcpl	8, cr1, [r3], #-136	; 0xffffff78
    206c:			; <UNDEFINED> instruction: 0xf0002b20
    2070:			; <UNDEFINED> instruction: 0xf8df8138
    2074:			; <UNDEFINED> instruction: 0xf04f836c
    2078:	ldrbtmi	r0, [r8], #2304	; 0x900
    207c:	msrge	SPSR_s, #14614528	; 0xdf0000
    2080:			; <UNDEFINED> instruction: 0xf50a44fa
    2084:			; <UNDEFINED> instruction: 0xf1b87ae0
    2088:			; <UNDEFINED> instruction: 0xf0000f00
    208c:			; <UNDEFINED> instruction: 0x4640815a
    2090:	svc	0x00f6f7fe
    2094:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2098:	cmphi	r3, r0	; <UNPREDICTABLE>
    209c:	strbmi	r4, [r1], -r2, lsl #12
    20a0:			; <UNDEFINED> instruction: 0xf7ff4620
    20a4:	stmdacs	r0, {r1, r4, fp, sp, lr, pc}
    20a8:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    20ac:	blcs	818040 <ftello64@plt+0x816e48>
    20b0:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    20b4:	strcc	r4, [r1, -ip, asr #23]
    20b8:	ldrbtmi	r4, [fp], #-1084	; 0xfffffbc4
    20bc:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    20c0:	ldrdhi	pc, [r4, #137]	; 0x89
    20c4:			; <UNDEFINED> instruction: 0xf10d46b4
    20c8:	ldm	ip!, {r3, r6, r8, fp}
    20cc:	strbmi	r0, [pc], -pc
    20d0:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    20d4:	strgt	r0, [pc, -pc]
    20d8:	muleq	r7, ip, r8
    20dc:	andeq	lr, r7, r7, lsl #17
    20e0:	stmibmi	r2, {r1, r4, r5, r9, sl, lr}^
    20e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    20e8:	svc	0x0064f7fe
    20ec:			; <UNDEFINED> instruction: 0xf990b120
    20f0:	blcs	e0f8 <ftello64@plt+0xcf00>
    20f4:	adcshi	pc, sl, r0
    20f8:	ldrtmi	r4, [r7], -ip, asr #13
    20fc:			; <UNDEFINED> instruction: 0x000fe8bc
    2100:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    2104:	strgt	r0, [pc, -pc]
    2108:	muleq	r7, ip, r8
    210c:	andeq	lr, r7, r7, lsl #17
    2110:	ldmibmi	r7!, {r1, r4, r5, r9, sl, lr}
    2114:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2118:	svc	0x004cf7fe
    211c:			; <UNDEFINED> instruction: 0xf990b120
    2120:	blcs	e128 <ftello64@plt+0xcf30>
    2124:	adchi	pc, r2, r0
    2128:	ldrtmi	r4, [r7], -ip, asr #13
    212c:			; <UNDEFINED> instruction: 0x000fe8bc
    2130:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    2134:	strgt	r0, [pc, -pc]
    2138:	muleq	r7, ip, r8
    213c:	andeq	lr, r7, r7, lsl #17
    2140:	stmibmi	ip!, {r1, r4, r5, r9, sl, lr}
    2144:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2148:	svc	0x0034f7fe
    214c:			; <UNDEFINED> instruction: 0xf990b120
    2150:	blcs	e158 <ftello64@plt+0xcf60>
    2154:	addhi	pc, r8, r0
    2158:	ldrtmi	r4, [r7], -ip, asr #13
    215c:			; <UNDEFINED> instruction: 0x000fe8bc
    2160:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    2164:	strgt	r0, [pc, -pc]
    2168:	muleq	r7, ip, r8
    216c:	andeq	lr, r7, r7, lsl #17
    2170:	stmibmi	r1!, {r1, r4, r5, r9, sl, lr}
    2174:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2178:	svc	0x001cf7fe
    217c:			; <UNDEFINED> instruction: 0xf990b118
    2180:	blcs	e188 <ftello64@plt+0xcf90>
    2184:	uxtab16mi	sp, ip, r0
    2188:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    218c:	strgt	r0, [pc, -pc]
    2190:			; <UNDEFINED> instruction: 0x000fe8bc
    2194:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    2198:	stm	r7, {r0, r1, r2}
    219c:	ldrtmi	r0, [r2], -r7
    21a0:			; <UNDEFINED> instruction: 0x46204996
    21a4:			; <UNDEFINED> instruction: 0xf7fe4479
    21a8:			; <UNDEFINED> instruction: 0xb120ef06
    21ac:	mulcc	r0, r0, r9
    21b0:			; <UNDEFINED> instruction: 0xf0002b00
    21b4:	strbmi	r8, [ip], fp, ror #1
    21b8:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    21bc:	strgt	r0, [pc, -pc]
    21c0:			; <UNDEFINED> instruction: 0x000fe8bc
    21c4:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    21c8:	stm	r7, {r0, r1, r2}
    21cc:	ldrtmi	r0, [r2], -r7
    21d0:	strtmi	r4, [r0], -fp, lsl #19
    21d4:			; <UNDEFINED> instruction: 0xf7fe4479
    21d8:			; <UNDEFINED> instruction: 0xb120eeee
    21dc:	mulcc	r0, r0, r9
    21e0:			; <UNDEFINED> instruction: 0xf0002b00
    21e4:			; <UNDEFINED> instruction: 0x46cc80d3
    21e8:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    21ec:	strgt	r0, [pc, -pc]
    21f0:			; <UNDEFINED> instruction: 0x000fe8bc
    21f4:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    21f8:	stm	r7, {r0, r1, r2}
    21fc:	ldrtmi	r0, [r2], -r7
    2200:	strtmi	r4, [r0], -r0, lsl #19
    2204:			; <UNDEFINED> instruction: 0xf7fe4479
    2208:			; <UNDEFINED> instruction: 0xb110eed6
    220c:	mulcc	r0, r0, r9
    2210:	strbmi	fp, [ip], r3, ror #6
    2214:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    2218:	strgt	r0, [pc, -pc]
    221c:			; <UNDEFINED> instruction: 0x000fe8bc
    2220:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    2224:	stm	r7, {r0, r1, r2}
    2228:	ldrtmi	r0, [r2], -r7
    222c:			; <UNDEFINED> instruction: 0x46204976
    2230:			; <UNDEFINED> instruction: 0xf7fe4479
    2234:	tstlt	r0, r0, asr #29
    2238:	mulcc	r0, r0, r9
    223c:	ldm	r9!, {r0, r1, r5, r7, r8, ip, sp, pc}
    2240:	ldrtmi	r0, [r7], -pc
    2244:	ldm	r9!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    2248:	strgt	r0, [pc, -pc]
    224c:	muleq	r7, r9, r8
    2250:	andeq	lr, r7, r7, lsl #17
    2254:	stmdbmi	sp!, {r5, r9, sl, lr}^
    2258:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    225c:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2260:			; <UNDEFINED> instruction: 0xf990b178
    2264:	stmdblt	r3!, {ip, sp}^
    2268:	movwls	r2, #29440	; 0x7300
    226c:			; <UNDEFINED> instruction: 0xf7fe4630
    2270:	mcrrne	14, 5, lr, r3, cr14
    2274:			; <UNDEFINED> instruction: 0xf1b8d005
    2278:	blle	345e80 <ftello64@plt+0x344c88>
    227c:	strbmi	r9, [r3, #-2829]	; 0xfffff4f3
    2280:			; <UNDEFINED> instruction: 0xf06fd00a
    2284:	eor	r0, r0, r5, lsl r4
    2288:	stmib	sp, {r4, r5, r9, sl, lr}^
    228c:	movwls	r3, #29448	; 0x7308
    2290:	mcr	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2294:	rscsle	r1, r4, r1, asr #24
    2298:	movwcs	lr, #10717	; 0x29dd
    229c:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    22a0:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    22a4:			; <UNDEFINED> instruction: 0x6704e9dd
    22a8:			; <UNDEFINED> instruction: 0x4613461c
    22ac:	strcc	pc, [r0], #-3009	; 0xfffff43f
    22b0:	svclt	0x000842a7
    22b4:	svclt	0x0024429e
    22b8:	ldrmi	r2, [r3], -r0, lsl #4
    22bc:	blne	fe6b6acc <ftello64@plt+0xfe6b58d4>
    22c0:	movweq	lr, #31588	; 0x7b64
    22c4:	eorvs	r2, sl, r0, lsl #8
    22c8:	bmi	145a47c <ftello64@plt+0x1459284>
    22cc:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    22d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    22d4:	subsmi	r9, sl, sp, lsl fp
    22d8:			; <UNDEFINED> instruction: 0x4620d171
    22dc:	pop	{r1, r2, r3, r4, ip, sp, pc}
    22e0:			; <UNDEFINED> instruction: 0xf81287f0
    22e4:	blcs	1851ef0 <ftello64@plt+0x1850cf8>
    22e8:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    22ec:	svccc	0x0001f812
    22f0:			; <UNDEFINED> instruction: 0xf47f2b67
    22f4:	ldmdavc	r3, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    22f8:			; <UNDEFINED> instruction: 0xf47f2b6f
    22fc:			; <UNDEFINED> instruction: 0x4601aeba
    2300:			; <UNDEFINED> instruction: 0xf7fe4620
    2304:	strmi	lr, [r7], -lr, lsr #28
    2308:	subsle	r2, sl, r0, lsl #16
    230c:			; <UNDEFINED> instruction: 0xf7ffa904
    2310:			; <UNDEFINED> instruction: 0x4604fd57
    2314:			; <UNDEFINED> instruction: 0xf7fe4638
    2318:	stccs	14, cr14, [r0], {18}
    231c:			; <UNDEFINED> instruction: 0x4630dbd5
    2320:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2324:			; <UNDEFINED> instruction: 0xd1b71c44
    2328:	bls	2bc1dc <ftello64@plt+0x2bafe4>
    232c:	stmib	sp, {r4, r5, r9, sl, lr}^
    2330:	andcc	r3, r1, #8, 6	; 0x20000000
    2334:	movwls	r9, #29194	; 0x720a
    2338:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    233c:			; <UNDEFINED> instruction: 0xd1ab1c42
    2340:			; <UNDEFINED> instruction: 0xf109e79f
    2344:			; <UNDEFINED> instruction: 0xf1b90901
    2348:	andsle	r0, ip, lr, lsl #30
    234c:	eorshi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    2350:	bls	2bbdbc <ftello64@plt+0x2babc4>
    2354:	stmib	sp, {r4, r5, r9, sl, lr}^
    2358:	bcc	4ef80 <ftello64@plt+0x4dd88>
    235c:	stclne	7, cr14, [r0], #-936	; 0xfffffc58
    2360:			; <UNDEFINED> instruction: 0xf7ffa902
    2364:	cdpne	13, 0, cr15, cr4, cr13, {1}
    2368:	sbfx	sp, r9, #21, #15
    236c:	stmdbge	r4, {r5, r6, sl, fp, ip}
    2370:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    2374:	ble	ff489b8c <ftello64@plt+0xff488994>
    2378:			; <UNDEFINED> instruction: 0xf8dfe7a7
    237c:			; <UNDEFINED> instruction: 0xf04f8098
    2380:	ldrbtmi	r0, [r8], #2304	; 0x900
    2384:			; <UNDEFINED> instruction: 0xf04fe67a
    2388:			; <UNDEFINED> instruction: 0xe69b38ff
    238c:	stmib	sp, {r8, r9, sp}^
    2390:	movwls	r3, #29448	; 0x7308
    2394:	blmi	83c144 <ftello64@plt+0x83af4c>
    2398:	stmdbmi	r0!, {r2, r6, r7, r9, sp}
    239c:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    23a0:	movwcc	r4, #50297	; 0xc479
    23a4:			; <UNDEFINED> instruction: 0xf7fe4478
    23a8:	blmi	7be038 <ftello64@plt+0x7bce40>
    23ac:	ldmdbmi	lr, {r0, r1, r6, r7, r9, sp}
    23b0:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    23b4:	movwcc	r4, #50297	; 0xc479
    23b8:			; <UNDEFINED> instruction: 0xf7fe4478
    23bc:			; <UNDEFINED> instruction: 0xf7feef18
    23c0:			; <UNDEFINED> instruction: 0xf06fedf4
    23c4:	str	r0, [r0, fp, lsl #8]
    23c8:	strdeq	r1, [r1], -r0
    23cc:	andeq	r0, r0, r0, lsr #2
    23d0:	andeq	r0, r0, ip, lsr #27
    23d4:	andeq	r0, r0, r0, lsr #27
    23d8:	muleq	r0, r6, sp
    23dc:	muleq	r0, r0, sp
    23e0:	andeq	r0, r0, sl, lsr #26
    23e4:	strdeq	r1, [r1], -ip
    23e8:	andeq	r1, r1, r2, asr #21
    23ec:	strdeq	r0, [r0], -sl
    23f0:	ldrdeq	r0, [r0], -lr
    23f4:	andeq	r0, r0, r2, asr #25
    23f8:	andeq	r0, r0, r2, lsr #25
    23fc:	andeq	r0, r0, r4, lsl #25
    2400:	andeq	r0, r0, r0, ror #24
    2404:	andeq	r0, r0, ip, lsr ip
    2408:	andeq	r0, r0, ip, lsl ip
    240c:	strdeq	r0, [r0], -sl
    2410:	ldrdeq	r1, [r1], -lr
    2414:	andeq	r0, r0, r2, lsr #20
    2418:	andeq	r0, r0, r2, asr #24
    241c:	andeq	r0, r0, r8, ror #19
    2420:	andeq	r0, r0, r8, lsl #20
    2424:	andeq	r0, r0, lr, lsr #24
    2428:	ldrdeq	r0, [r0], -r4
    242c:	andeq	r0, r0, r0, ror #19
    2430:	blcs	1cc44 <ftello64@plt+0x1ba4c>
    2434:	bvs	10322ec <ftello64@plt+0x10310f4>
    2438:	ldrbmi	r2, [r0, -r0]!
    243c:	mvnsmi	lr, sp, lsr #18
    2440:	addlt	r4, r4, sp, lsl r6
    2444:			; <UNDEFINED> instruction: 0x460707d3
    2448:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx8
    244c:			; <UNDEFINED> instruction: 0xf1004614
    2450:			; <UNDEFINED> instruction: 0xf0048094
    2454:	blcs	c3068 <ftello64@plt+0xc1e70>
    2458:	sbfxeq	sp, lr, #0, #1
    245c:	streq	sp, [r1, -r9, ror #8]!
    2460:	addhi	pc, r7, r0, lsl #2
    2464:	strle	r0, [r5], #-1762	; 0xfffff91e
    2468:	ldrle	r0, [sp], #-1891	; 0xfffff89d
    246c:	andlt	r2, r4, r0
    2470:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2474:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    2478:			; <UNDEFINED> instruction: 0xf04f44fc
    247c:	andcs	r3, r1, #-67108861	; 0xfc000003
    2480:			; <UNDEFINED> instruction: 0x46284631
    2484:	andhi	pc, r4, sp, asr #17
    2488:	andgt	pc, r0, sp, asr #17
    248c:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2490:	svclt	0x009442b0
    2494:	movwcs	r2, #4864	; 0x1300
    2498:	bicsvc	lr, r0, #339968	; 0x53000
    249c:			; <UNDEFINED> instruction: 0x0763d131
    24a0:	streq	lr, [r0], -r6, lsr #23
    24a4:	strble	r4, [r1, #1029]!	; 0x405
    24a8:			; <UNDEFINED> instruction: 0x273c4638
    24ac:			; <UNDEFINED> instruction: 0xffc0f7ff
    24b0:	orreq	pc, r9, #72, 12	; 0x4800000
    24b4:	orreq	pc, r8, #200, 12	; 0xc800000
    24b8:	strtmi	r4, [r8], -r4, lsl #12
    24bc:	andne	pc, r4, #134144	; 0x20c00
    24c0:	stclmi	7, cr1, [r0, #-900]	; 0xfffffc7c
    24c4:	ldrbtmi	r4, [sp], #-1044	; 0xfffffbec
    24c8:	bl	ff0678d0 <ftello64@plt+0xff0666d8>
    24cc:	blx	fe0c7666 <ftello64@plt+0xfe0c646e>
    24d0:	strbne	r3, [r1, r4, lsl #4]!
    24d4:	mvnscc	pc, #79	; 0x4f
    24d8:	bl	ff053568 <ftello64@plt+0xff052370>
    24dc:	ldrtmi	r1, [r1], -r2, ror #4
    24e0:	blx	1e6cee <ftello64@plt+0x1e5af6>
    24e4:	andcs	r4, r1, #301989888	; 0x12000000
    24e8:	svclt	0x00b82c00
    24ec:	strls	r4, [r2], #-612	; 0xfffffd9c
    24f0:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    24f4:	svclt	0x009442b0
    24f8:	strcs	r2, [r1], -r0, lsl #12
    24fc:	bicsvc	lr, r0, #352256	; 0x56000
    2500:	ldmdbmi	r1!, {r2, r4, r5, r7, ip, lr, pc}
    2504:	andcs	r2, r0, r5, lsl #4
    2508:			; <UNDEFINED> instruction: 0xf7fe4479
    250c:			; <UNDEFINED> instruction: 0xf7feed48
    2510:			; <UNDEFINED> instruction: 0xf04fedca
    2514:			; <UNDEFINED> instruction: 0xe7aa30ff
    2518:	rscsle	r2, r2, r0, lsl #28
    251c:	svceq	0x0020f014
    2520:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    2524:	cmpcs	r4, #20, 30	; 0x50
    2528:	streq	r2, [r0, r0, lsr #6]!
    252c:	blcc	80548 <ftello64@plt+0x7f350>
    2530:	ldmvs	r8!, {r0, r2, r4, r7, r8, sl, ip, lr, pc}
    2534:	mvnscc	pc, #79	; 0x4f
    2538:	andcs	r6, r1, #3735552	; 0x390000
    253c:	ldrd	pc, [r4], -r7
    2540:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    2544:	strtmi	r9, [r8], -r1
    2548:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    254c:			; <UNDEFINED> instruction: 0xf8cde102
    2550:	ldrtmi	ip, [r1], -r0
    2554:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    2558:	svclt	0x009442b0
    255c:	movwcs	r2, #4864	; 0x1300
    2560:	bicsvc	lr, r0, #339968	; 0x53000
    2564:	streq	sp, [r1, -sp, asr #3]!
    2568:	streq	lr, [r0], -r6, lsr #23
    256c:			; <UNDEFINED> instruction: 0xf57f4405
    2570:			; <UNDEFINED> instruction: 0xf8dfaf79
    2574:	ldrbtmi	ip, [ip], #92	; 0x5c
    2578:	stmiavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    257c:	mvnscc	pc, #79	; 0x4f
    2580:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2584:	stmdbvs	r0, {r0, r9, sp}
    2588:	strdls	r4, [r3, -ip]
    258c:	andgt	pc, r0, sp, asr #17
    2590:			; <UNDEFINED> instruction: 0xf8d74410
    2594:			; <UNDEFINED> instruction: 0x4631c014
    2598:	strtmi	r9, [r8], -r2
    259c:	sfmvc	f7, 3, [ip], #-48	; 0xffffffd0
    25a0:	andgt	pc, r4, sp, asr #17
    25a4:	mrc	7, 0, APSR_nzcv, cr6, cr14, {7}
    25a8:	svclt	0x009442b0
    25ac:	movwcs	r2, #4864	; 0x1300
    25b0:	bicsvc	lr, r0, #339968	; 0x53000
    25b4:	bne	db21cc <ftello64@plt+0xdb0fd4>
    25b8:			; <UNDEFINED> instruction: 0xf43f182d
    25bc:	str	sl, [r0, sl, asr #30]!
    25c0:	andeq	r0, r0, r8, lsr sl
    25c4:	strdeq	r0, [r0], -r2
    25c8:	andeq	r0, r0, ip, ror #18
    25cc:	andeq	r0, r0, r0, asr r9
    25d0:	andeq	r0, r0, r2, lsr r9
    25d4:	ldrdeq	r0, [r0], -ip
    25d8:	mvnsmi	lr, sp, lsr #18
    25dc:	bmi	6d3e3c <ftello64@plt+0x6d2c44>
    25e0:	blmi	6d3e64 <ftello64@plt+0x6d2c6c>
    25e4:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    25e8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    25ec:	svceq	0x0040f011
    25f0:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    25f4:	strbmi	r4, [r1], -r5, lsl #12
    25f8:	movwls	r6, #55323	; 0xd81b
    25fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2600:			; <UNDEFINED> instruction: 0xf7fed014
    2604:	rorlt	lr, r6, ip
    2608:	ldrtmi	r9, [r3], -r0, lsl #14
    260c:	strtmi	r6, [r2], -r9, ror #16
    2610:			; <UNDEFINED> instruction: 0xf7ff4640
    2614:	bmi	402268 <ftello64@plt+0x401070>
    2618:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    261c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2620:	subsmi	r9, sl, sp, lsl #22
    2624:	andlt	sp, lr, r0, lsl r1
    2628:	ldrhhi	lr, [r0, #141]!	; 0x8d
    262c:	stcl	7, cr15, [r8], {254}	; 0xfe
    2630:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2634:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2638:	ldc	7, cr15, [r0], #1016	; 0x3f8
    263c:			; <UNDEFINED> instruction: 0xf7fe6829
    2640:			; <UNDEFINED> instruction: 0xf04fed32
    2644:			; <UNDEFINED> instruction: 0xe7e630ff
    2648:	stc	7, cr15, [lr], #1016	; 0x3f8
    264c:	andeq	r1, r1, r6, asr #17
    2650:	andeq	r0, r0, r0, lsr #2
    2654:	muleq	r1, r2, r8
    2658:	andeq	r0, r0, lr, lsl #17
    265c:	addlt	fp, r2, r0, lsl r5
    2660:			; <UNDEFINED> instruction: 0x460a4614
    2664:	mrscs	r9, LR_irq
    2668:			; <UNDEFINED> instruction: 0xf7ff4623
    266c:	andlt	pc, r2, r7, ror #29
    2670:	svclt	0x0000bd10
    2674:	mvnsmi	lr, sp, lsr #18
    2678:	bmi	6d3ed4 <ftello64@plt+0x6d2cdc>
    267c:	blmi	6d3efc <ftello64@plt+0x6d2d04>
    2680:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    2684:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2688:	svceq	0x0040f011
    268c:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    2690:	strbmi	r4, [r1], -r7, lsl #12
    2694:	movwls	r6, #55323	; 0xd81b
    2698:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    269c:			; <UNDEFINED> instruction: 0xf7fed014
    26a0:	lsrlt	lr, r8, #24
    26a4:	strtmi	r4, [r2], -fp, lsr #12
    26a8:	tstcs	r0, r0, asr #12
    26ac:			; <UNDEFINED> instruction: 0xf7ff9600
    26b0:	bmi	4021cc <ftello64@plt+0x400fd4>
    26b4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    26b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    26bc:	subsmi	r9, sl, sp, lsl #22
    26c0:	andlt	sp, lr, r0, lsl r1
    26c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    26c8:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    26cc:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    26d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    26d4:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    26d8:			; <UNDEFINED> instruction: 0xf7fe4639
    26dc:			; <UNDEFINED> instruction: 0xf04fece4
    26e0:			; <UNDEFINED> instruction: 0xe7e630ff
    26e4:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    26e8:	andeq	r1, r1, sl, lsr #16
    26ec:	andeq	r0, r0, r0, lsr #2
    26f0:	strdeq	r1, [r1], -r6
    26f4:	strdeq	r0, [r0], -r2
    26f8:			; <UNDEFINED> instruction: 0x4616b5f0
    26fc:			; <UNDEFINED> instruction: 0x461f4a32
    2700:			; <UNDEFINED> instruction: 0x460c4b32
    2704:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    2708:			; <UNDEFINED> instruction: 0x4605b09f
    270c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2710:			; <UNDEFINED> instruction: 0xf04f931d
    2714:	stmdbcs	r0, {r8, r9}
    2718:	blge	1f67e8 <ftello64@plt+0x1f55f0>
    271c:	movwls	r4, #22056	; 0x5628
    2720:			; <UNDEFINED> instruction: 0xf7fe4619
    2724:	ldmdbge	r2, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    2728:			; <UNDEFINED> instruction: 0xf7fe4620
    272c:	ldmdbls	r9, {r1, r3, r6, sl, fp, sp, lr, pc}
    2730:	blls	168770 <ftello64@plt+0x167578>
    2734:	bls	5d315c <ftello64@plt+0x5d1f64>
    2738:	andsle	r9, r8, ip, lsl #18
    273c:			; <UNDEFINED> instruction: 0xd1184291
    2740:			; <UNDEFINED> instruction: 0x463807b2
    2744:	bmi	8b7bcc <ftello64@plt+0x8b69d4>
    2748:	ldrbtmi	r9, [sl], #-2340	; 0xfffff6dc
    274c:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    2750:			; <UNDEFINED> instruction: 0xf04f2800
    2754:	svclt	0x00c830ff
    2758:	bmi	78a760 <ftello64@plt+0x789568>
    275c:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    2760:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2764:	subsmi	r9, sl, sp, lsl fp
    2768:	andslt	sp, pc, fp, lsr #2
    276c:	addsmi	fp, r1, #240, 26	; 0x3c00
    2770:	bmi	6767b8 <ftello64@plt+0x6755c0>
    2774:	stmdbls	r4!, {r3, r4, r5, r9, sl, lr}
    2778:			; <UNDEFINED> instruction: 0xf7fe447a
    277c:	strb	lr, [r7, r4, ror #24]!
    2780:			; <UNDEFINED> instruction: 0xf7fe4620
    2784:	strb	lr, [r8, r2, asr #24]
    2788:	stmdbls	r4!, {r2, r4, r9, fp, lr}
    278c:			; <UNDEFINED> instruction: 0xf7fe447a
    2790:			; <UNDEFINED> instruction: 0xe7ddec5a
    2794:			; <UNDEFINED> instruction: 0xf04f9908
    2798:	stcls	3, cr3, [r9, #-1020]	; 0xfffffc04
    279c:	ldcmi	6, cr4, [r0], {56}	; 0x38
    27a0:	tstls	r2, r1, lsl #4
    27a4:	stmdbls	r4!, {r2, r3, r4, r5, r6, sl, lr}
    27a8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    27ac:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    27b0:	addsmi	r9, r8, #36, 22	; 0x9000
    27b4:	movwcs	fp, #3988	; 0xf94
    27b8:	b	10cb3c4 <ftello64@plt+0x10ca1cc>
    27bc:	submi	r7, r0, #208	; 0xd0
    27c0:			; <UNDEFINED> instruction: 0xf7fee7cb
    27c4:	svclt	0x0000ebf2
    27c8:	andeq	r1, r1, r8, lsr #15
    27cc:	andeq	r0, r0, r0, lsr #2
    27d0:	andeq	r0, r0, r2, lsr #15
    27d4:	andeq	r1, r1, lr, asr #14
    27d8:	andeq	r0, r0, r8, lsl #15
    27dc:	andeq	r0, r0, ip, ror #14
    27e0:	andeq	r0, r0, ip, lsr r7
    27e4:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    27e8:	svclt	0x00082900
    27ec:	svclt	0x001c2800
    27f0:	mvnscc	pc, pc, asr #32
    27f4:	rscscc	pc, pc, pc, asr #32
    27f8:	stmdalt	ip, {ip, sp, lr, pc}
    27fc:	stfeqd	f7, [r8], {173}	; 0xad
    2800:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    2804:			; <UNDEFINED> instruction: 0xf80cf000
    2808:	ldrd	pc, [r4], -sp
    280c:	movwcs	lr, #10717	; 0x29dd
    2810:	ldrbmi	fp, [r0, -r4]!
    2814:			; <UNDEFINED> instruction: 0xf04fb502
    2818:			; <UNDEFINED> instruction: 0xf7fe0008
    281c:	vstrlt	d14, [r2, #-400]	; 0xfffffe70
    2820:	svclt	0x00084299
    2824:	push	{r4, r7, r9, lr}
    2828:			; <UNDEFINED> instruction: 0x46044ff0
    282c:	andcs	fp, r0, r8, lsr pc
    2830:			; <UNDEFINED> instruction: 0xf8dd460d
    2834:	svclt	0x0038c024
    2838:	cmnle	fp, #1048576	; 0x100000
    283c:			; <UNDEFINED> instruction: 0x46994690
    2840:			; <UNDEFINED> instruction: 0xf283fab3
    2844:	rsbsle	r2, r0, r0, lsl #22
    2848:			; <UNDEFINED> instruction: 0xf385fab5
    284c:	rsble	r2, r8, r0, lsl #26
    2850:			; <UNDEFINED> instruction: 0xf1a21ad2
    2854:	blx	2460dc <ftello64@plt+0x244ee4>
    2858:	blx	241468 <ftello64@plt+0x240270>
    285c:			; <UNDEFINED> instruction: 0xf1c2f30e
    2860:	b	12c44e8 <ftello64@plt+0x12c32f0>
    2864:	blx	a05478 <ftello64@plt+0xa04280>
    2868:	b	12ff48c <ftello64@plt+0x12fe294>
    286c:	blx	205480 <ftello64@plt+0x204288>
    2870:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    2874:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2878:	andcs	fp, r0, ip, lsr pc
    287c:	movwle	r4, #42497	; 0xa601
    2880:	bl	fed0a88c <ftello64@plt+0xfed09694>
    2884:	blx	38b4 <ftello64@plt+0x26bc>
    2888:	blx	83ecc8 <ftello64@plt+0x83dad0>
    288c:	bl	197f4b0 <ftello64@plt+0x197e2b8>
    2890:	tstmi	r9, #46137344	; 0x2c00000
    2894:	bcs	12adc <ftello64@plt+0x118e4>
    2898:	b	13f6990 <ftello64@plt+0x13f5798>
    289c:	b	13c4a0c <ftello64@plt+0x13c3814>
    28a0:	b	1204e14 <ftello64@plt+0x1203c1c>
    28a4:	ldrmi	r7, [r6], -fp, asr #17
    28a8:	bl	fed3a8dc <ftello64@plt+0xfed396e4>
    28ac:	bl	19434d4 <ftello64@plt+0x19422dc>
    28b0:	ldmne	fp, {r0, r3, r9, fp}^
    28b4:	beq	2bd5e4 <ftello64@plt+0x2bc3ec>
    28b8:			; <UNDEFINED> instruction: 0xf14a1c5c
    28bc:	cfsh32cc	mvfx0, mvfx1, #0
    28c0:	strbmi	sp, [sp, #-7]
    28c4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    28c8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    28cc:	adfccsz	f4, f1, #5.0
    28d0:	blx	1770b4 <ftello64@plt+0x175ebc>
    28d4:	blx	9404f8 <ftello64@plt+0x93f300>
    28d8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    28dc:	vseleq.f32	s30, s28, s11
    28e0:	blx	948ce8 <ftello64@plt+0x947af0>
    28e4:	b	11008f4 <ftello64@plt+0x10ff6fc>
    28e8:			; <UNDEFINED> instruction: 0xf1a2040e
    28ec:			; <UNDEFINED> instruction: 0xf1c20720
    28f0:	blx	204178 <ftello64@plt+0x202f80>
    28f4:	blx	13f504 <ftello64@plt+0x13e30c>
    28f8:	blx	14051c <ftello64@plt+0x13f324>
    28fc:	b	10ff10c <ftello64@plt+0x10fdf14>
    2900:	blx	903524 <ftello64@plt+0x90232c>
    2904:	bl	1180124 <ftello64@plt+0x117ef2c>
    2908:	teqmi	r3, #1073741824	; 0x40000000
    290c:	strbmi	r1, [r5], -r0, lsl #21
    2910:	tsteq	r3, r1, ror #22
    2914:	svceq	0x0000f1bc
    2918:	stmib	ip, {r0, ip, lr, pc}^
    291c:	pop	{r8, sl, lr}
    2920:	blx	fed268e8 <ftello64@plt+0xfed256f0>
    2924:	msrcc	CPSR_, #132, 6	; 0x10000002
    2928:	blx	fee3c778 <ftello64@plt+0xfee3b580>
    292c:	blx	fed7f354 <ftello64@plt+0xfed7e15c>
    2930:	eorcc	pc, r0, #335544322	; 0x14000002
    2934:	orrle	r2, fp, r0, lsl #26
    2938:	svclt	0x0000e7f3
    293c:	mvnsmi	lr, #737280	; 0xb4000
    2940:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2944:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2948:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    294c:	b	feec094c <ftello64@plt+0xfeebf754>
    2950:	blne	1d93b4c <ftello64@plt+0x1d92954>
    2954:	strhle	r1, [sl], -r6
    2958:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    295c:	svccc	0x0004f855
    2960:	strbmi	r3, [sl], -r1, lsl #8
    2964:	ldrtmi	r4, [r8], -r1, asr #12
    2968:	adcmi	r4, r6, #152, 14	; 0x2600000
    296c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2970:	svclt	0x000083f8
    2974:	andeq	r1, r1, lr, asr #3
    2978:	andeq	r1, r1, r4, asr #3
    297c:	svclt	0x00004770
    2980:	tstcs	r0, r2, lsl #22
    2984:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2988:	bllt	fe940988 <ftello64@plt+0xfe93f790>
    298c:	andeq	r1, r1, ip, ror r6

Disassembly of section .fini:

00002990 <.fini>:
    2990:	push	{r3, lr}
    2994:	pop	{r3, pc}
