Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 05:13:48 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.430        0.000                      0                 1538        0.024        0.000                      0                 1538       48.750        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.430        0.000                      0                 1534        0.024        0.000                      0                 1534       48.750        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   95.376        0.000                      0                    4        1.343        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.430ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.700ns  (logic 3.444ns (13.943%)  route 21.256ns (86.057%))
  Logic Levels:           20  (LUT2=1 LUT4=3 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 104.888 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.210    13.411    L_reg/M_sm_ra2[1]
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.348    13.759 r  L_reg/D_registers_q[7][4]_i_5/O
                         net (fo=1, routed)           0.433    14.193    sm/M_sm_rd2[4]
    SLICE_X44Y58         LUT5 (Prop_lut5_I3_O)        0.124    14.317 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=70, routed)          2.651    16.968    sm/D_states_q_reg[0]_rep__0_0[4]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.124    17.092 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           1.169    18.261    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I4_O)        0.124    18.385 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.518    18.903    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.027 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.583    19.610    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.734 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.510    20.244    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.124    20.368 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.570    20.939    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.063 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.300    21.363    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.487 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.420    21.906    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.030 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.575    22.605    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    22.729 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.599    23.329    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    23.453 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.493    23.945    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.069 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.862    24.931    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.055 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.613    25.668    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.792 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.464    26.256    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124    26.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.513    27.893    display/M_alum_out[0]
    SLICE_X49Y54         LUT4 (Prop_lut4_I1_O)        0.152    28.045 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.868    28.912    sm/override_address[0]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.352    29.264 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.642    29.906    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.483   104.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.145    
                         clock uncertainty           -0.035   105.110    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   104.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.336    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                 74.430    

Slack (MET) :             74.564ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.329ns  (logic 3.564ns (14.071%)  route 21.765ns (85.929%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=17)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.210    13.411    L_reg/M_sm_ra2[1]
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.348    13.759 r  L_reg/D_registers_q[7][4]_i_5/O
                         net (fo=1, routed)           0.433    14.193    sm/M_sm_rd2[4]
    SLICE_X44Y58         LUT5 (Prop_lut5_I3_O)        0.124    14.317 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=70, routed)          2.651    16.968    sm/D_states_q_reg[0]_rep__0_0[4]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.124    17.092 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           1.169    18.261    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I4_O)        0.124    18.385 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.518    18.903    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.027 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.583    19.610    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.734 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.510    20.244    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.124    20.368 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.570    20.939    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.063 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.300    21.363    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.487 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.420    21.906    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.030 f  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.575    22.605    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    22.729 f  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.599    23.329    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    23.453 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.493    23.945    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.069 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.862    24.931    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.055 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.613    25.668    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.792 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.464    26.256    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124    26.380 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.593    27.973    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X60Y55         LUT3 (Prop_lut3_I0_O)        0.152    28.125 f  sm/D_states_q[7]_i_34/O
                         net (fo=2, routed)           0.597    28.722    sm/D_states_q[7]_i_34_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.348    29.070 r  sm/D_states_q[0]_i_5/O
                         net (fo=4, routed)           0.681    29.751    sm/D_states_q[0]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.875 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.661    30.535    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X59Y59         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.272   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y59         FDSE (Setup_fdse_C_D)       -0.047   105.100    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        105.100    
                         arrival time                         -30.535    
  -------------------------------------------------------------------
                         slack                                 74.564    

Slack (MET) :             74.616ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.245ns  (logic 3.794ns (15.028%)  route 21.451ns (84.971%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.210    13.411    L_reg/M_sm_ra2[1]
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.348    13.759 r  L_reg/D_registers_q[7][4]_i_5/O
                         net (fo=1, routed)           0.433    14.193    sm/M_sm_rd2[4]
    SLICE_X44Y58         LUT5 (Prop_lut5_I3_O)        0.124    14.317 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=70, routed)          2.651    16.968    sm/D_states_q_reg[0]_rep__0_0[4]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.124    17.092 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           1.169    18.261    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I4_O)        0.124    18.385 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.518    18.903    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.027 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.583    19.610    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.734 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.510    20.244    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.124    20.368 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.570    20.939    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.063 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.300    21.363    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.487 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.420    21.906    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.030 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.575    22.605    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    22.729 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.599    23.329    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    23.453 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.493    23.945    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.069 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.862    24.931    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.055 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.613    25.668    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.792 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.464    26.256    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124    26.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.593    27.973    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X60Y55         LUT3 (Prop_lut3_I0_O)        0.152    28.125 r  sm/D_states_q[7]_i_34/O
                         net (fo=2, routed)           0.700    28.825    sm/D_states_q[7]_i_34_n_0
    SLICE_X60Y55         LUT4 (Prop_lut4_I0_O)        0.374    29.199 r  sm/D_states_q[7]_i_10/O
                         net (fo=4, routed)           0.331    29.530    sm/D_states_q[7]_i_10_n_0
    SLICE_X61Y56         LUT3 (Prop_lut3_I0_O)        0.328    29.858 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.593    30.451    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)       -0.081   105.068    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        105.068    
                         arrival time                         -30.451    
  -------------------------------------------------------------------
                         slack                                 74.616    

Slack (MET) :             74.778ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.982ns  (logic 3.916ns (15.675%)  route 21.066ns (84.325%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 104.909 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.035    13.236    L_reg/M_sm_ra2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.348    13.584 r  L_reg/D_registers_q[7][2]_i_5/O
                         net (fo=1, routed)           0.450    14.034    sm/M_sm_rd2[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.158 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          1.894    16.052    sm/D_states_q_reg[0]_rep__0_0[2]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.176 f  sm/D_registers_q[7][11]_i_22/O
                         net (fo=2, routed)           0.905    17.082    sm/D_registers_q[7][11]_i_22_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.206 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.151    17.357    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.481 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.569    18.050    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.174 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.285    18.459    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.583 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.814    19.397    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.521 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    19.672    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.796 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.450    20.246    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.370 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.263    20.633    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    20.757 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.307    21.064    sm/D_registers_q[7][22]_i_11_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.188 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.113    22.301    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.152    22.453 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=4, routed)           0.868    23.321    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.326    23.647 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           0.653    24.301    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    24.425 f  sm/D_registers_q[7][27]_i_2/O
                         net (fo=2, routed)           1.368    25.792    sm/M_alum_out[27]
    SLICE_X47Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.916 r  sm/D_states_q[7]_i_48/O
                         net (fo=1, routed)           0.842    26.758    sm/D_states_q[7]_i_48_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.882 f  sm/D_states_q[7]_i_31/O
                         net (fo=5, routed)           0.814    27.695    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.150    27.845 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.290    28.135    sm/D_states_q[7]_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.348    28.483 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.590    29.073    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124    29.197 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.991    30.188    sm/accel_edge_n_0
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505   104.909    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.297   105.206    
                         clock uncertainty           -0.035   105.171    
    SLICE_X61Y61         FDRE (Setup_fdre_C_CE)      -0.205   104.966    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                         -30.188    
  -------------------------------------------------------------------
                         slack                                 74.778    

Slack (MET) :             74.787ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.936ns  (logic 3.916ns (15.704%)  route 21.020ns (84.296%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.035    13.236    L_reg/M_sm_ra2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.348    13.584 r  L_reg/D_registers_q[7][2]_i_5/O
                         net (fo=1, routed)           0.450    14.034    sm/M_sm_rd2[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.158 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          1.894    16.052    sm/D_states_q_reg[0]_rep__0_0[2]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.176 f  sm/D_registers_q[7][11]_i_22/O
                         net (fo=2, routed)           0.905    17.082    sm/D_registers_q[7][11]_i_22_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.206 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.151    17.357    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.481 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.569    18.050    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.174 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.285    18.459    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.583 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.814    19.397    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.521 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    19.672    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.796 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.450    20.246    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.370 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.263    20.633    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    20.757 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.307    21.064    sm/D_registers_q[7][22]_i_11_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.188 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.113    22.301    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.152    22.453 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=4, routed)           0.868    23.321    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.326    23.647 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           0.653    24.301    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    24.425 f  sm/D_registers_q[7][27]_i_2/O
                         net (fo=2, routed)           1.368    25.792    sm/M_alum_out[27]
    SLICE_X47Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.916 r  sm/D_states_q[7]_i_48/O
                         net (fo=1, routed)           0.842    26.758    sm/D_states_q[7]_i_48_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.882 f  sm/D_states_q[7]_i_31/O
                         net (fo=5, routed)           0.814    27.695    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.150    27.845 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.290    28.135    sm/D_states_q[7]_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.348    28.483 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.590    29.073    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124    29.197 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.945    30.142    sm/accel_edge_n_0
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X63Y59         FDSE (Setup_fdse_C_CE)      -0.205   104.929    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.142    
  -------------------------------------------------------------------
                         slack                                 74.787    

Slack (MET) :             74.787ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.936ns  (logic 3.916ns (15.704%)  route 21.020ns (84.296%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.035    13.236    L_reg/M_sm_ra2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.348    13.584 r  L_reg/D_registers_q[7][2]_i_5/O
                         net (fo=1, routed)           0.450    14.034    sm/M_sm_rd2[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.158 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          1.894    16.052    sm/D_states_q_reg[0]_rep__0_0[2]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.176 f  sm/D_registers_q[7][11]_i_22/O
                         net (fo=2, routed)           0.905    17.082    sm/D_registers_q[7][11]_i_22_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.206 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.151    17.357    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.481 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.569    18.050    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.174 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.285    18.459    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.583 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.814    19.397    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.521 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    19.672    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.796 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.450    20.246    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.370 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.263    20.633    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    20.757 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.307    21.064    sm/D_registers_q[7][22]_i_11_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.188 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.113    22.301    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.152    22.453 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=4, routed)           0.868    23.321    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.326    23.647 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           0.653    24.301    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    24.425 f  sm/D_registers_q[7][27]_i_2/O
                         net (fo=2, routed)           1.368    25.792    sm/M_alum_out[27]
    SLICE_X47Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.916 r  sm/D_states_q[7]_i_48/O
                         net (fo=1, routed)           0.842    26.758    sm/D_states_q[7]_i_48_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.882 f  sm/D_states_q[7]_i_31/O
                         net (fo=5, routed)           0.814    27.695    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.150    27.845 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.290    28.135    sm/D_states_q[7]_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.348    28.483 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.590    29.073    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124    29.197 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.945    30.142    sm/accel_edge_n_0
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X63Y59         FDSE (Setup_fdse_C_CE)      -0.205   104.929    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.142    
  -------------------------------------------------------------------
                         slack                                 74.787    

Slack (MET) :             74.787ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.936ns  (logic 3.916ns (15.704%)  route 21.020ns (84.296%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.035    13.236    L_reg/M_sm_ra2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.348    13.584 r  L_reg/D_registers_q[7][2]_i_5/O
                         net (fo=1, routed)           0.450    14.034    sm/M_sm_rd2[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.158 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          1.894    16.052    sm/D_states_q_reg[0]_rep__0_0[2]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.176 f  sm/D_registers_q[7][11]_i_22/O
                         net (fo=2, routed)           0.905    17.082    sm/D_registers_q[7][11]_i_22_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.206 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.151    17.357    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.481 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.569    18.050    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.174 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.285    18.459    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.583 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.814    19.397    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.521 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    19.672    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.796 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.450    20.246    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.370 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.263    20.633    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    20.757 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.307    21.064    sm/D_registers_q[7][22]_i_11_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.188 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.113    22.301    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.152    22.453 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=4, routed)           0.868    23.321    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.326    23.647 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           0.653    24.301    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    24.425 f  sm/D_registers_q[7][27]_i_2/O
                         net (fo=2, routed)           1.368    25.792    sm/M_alum_out[27]
    SLICE_X47Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.916 r  sm/D_states_q[7]_i_48/O
                         net (fo=1, routed)           0.842    26.758    sm/D_states_q[7]_i_48_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.882 f  sm/D_states_q[7]_i_31/O
                         net (fo=5, routed)           0.814    27.695    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.150    27.845 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.290    28.135    sm/D_states_q[7]_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.348    28.483 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.590    29.073    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124    29.197 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.945    30.142    sm/accel_edge_n_0
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X63Y59         FDSE (Setup_fdse_C_CE)      -0.205   104.929    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.142    
  -------------------------------------------------------------------
                         slack                                 74.787    

Slack (MET) :             74.787ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.936ns  (logic 3.916ns (15.704%)  route 21.020ns (84.296%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.035    13.236    L_reg/M_sm_ra2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.348    13.584 r  L_reg/D_registers_q[7][2]_i_5/O
                         net (fo=1, routed)           0.450    14.034    sm/M_sm_rd2[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.158 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          1.894    16.052    sm/D_states_q_reg[0]_rep__0_0[2]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.176 f  sm/D_registers_q[7][11]_i_22/O
                         net (fo=2, routed)           0.905    17.082    sm/D_registers_q[7][11]_i_22_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.206 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.151    17.357    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.481 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.569    18.050    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.174 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.285    18.459    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.583 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.814    19.397    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.521 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    19.672    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.796 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.450    20.246    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.370 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.263    20.633    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    20.757 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.307    21.064    sm/D_registers_q[7][22]_i_11_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.188 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.113    22.301    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.152    22.453 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=4, routed)           0.868    23.321    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.326    23.647 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           0.653    24.301    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    24.425 f  sm/D_registers_q[7][27]_i_2/O
                         net (fo=2, routed)           1.368    25.792    sm/M_alum_out[27]
    SLICE_X47Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.916 r  sm/D_states_q[7]_i_48/O
                         net (fo=1, routed)           0.842    26.758    sm/D_states_q[7]_i_48_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.882 f  sm/D_states_q[7]_i_31/O
                         net (fo=5, routed)           0.814    27.695    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.150    27.845 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.290    28.135    sm/D_states_q[7]_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.348    28.483 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.590    29.073    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124    29.197 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.945    30.142    sm/accel_edge_n_0
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X63Y59         FDSE (Setup_fdse_C_CE)      -0.205   104.929    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.142    
  -------------------------------------------------------------------
                         slack                                 74.787    

Slack (MET) :             74.799ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.082ns  (logic 3.312ns (13.205%)  route 21.770ns (86.795%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=17)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.210    13.411    L_reg/M_sm_ra2[1]
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.348    13.759 r  L_reg/D_registers_q[7][4]_i_5/O
                         net (fo=1, routed)           0.433    14.193    sm/M_sm_rd2[4]
    SLICE_X44Y58         LUT5 (Prop_lut5_I3_O)        0.124    14.317 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=70, routed)          2.651    16.968    sm/D_states_q_reg[0]_rep__0_0[4]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.124    17.092 r  sm/D_registers_q[7][0]_i_125/O
                         net (fo=1, routed)           1.169    18.261    sm/D_registers_q[7][0]_i_125_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I4_O)        0.124    18.385 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.518    18.903    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.027 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.583    19.610    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.734 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.510    20.244    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.124    20.368 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.570    20.939    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124    21.063 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.300    21.363    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    21.487 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.420    21.906    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.030 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.575    22.605    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    22.729 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.599    23.329    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    23.453 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.493    23.945    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.069 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.862    24.931    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    25.055 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.613    25.668    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.792 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.464    26.256    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.124    26.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.593    27.973    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124    28.097 f  sm/D_states_q[3]_i_16/O
                         net (fo=2, routed)           0.596    28.693    sm/D_states_q[3]_i_16_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124    28.817 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.846    29.662    sm/D_states_q[2]_i_2_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.786 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.502    30.288    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X63Y59         FDSE (Setup_fdse_C_D)       -0.047   105.087    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -30.288    
  -------------------------------------------------------------------
                         slack                                 74.799    

Slack (MET) :             74.823ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.915ns  (logic 3.916ns (15.718%)  route 20.999ns (84.282%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  sm/D_states_q_reg[4]/Q
                         net (fo=287, routed)         4.150     9.812    sm/D_states_q[4]
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.936 f  sm/D_rgb_data_0_q[2]_i_5/O
                         net (fo=2, routed)           1.113    11.049    sm/D_rgb_data_0_q[2]_i_5_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I1_O)        0.152    11.201 r  sm/ram_reg_i_117/O
                         net (fo=32, routed)          2.035    13.236    L_reg/M_sm_ra2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.348    13.584 r  L_reg/D_registers_q[7][2]_i_5/O
                         net (fo=1, routed)           0.450    14.034    sm/M_sm_rd2[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    14.158 r  sm/D_registers_q[7][2]_i_3/O
                         net (fo=95, routed)          1.894    16.052    sm/D_states_q_reg[0]_rep__0_0[2]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.176 f  sm/D_registers_q[7][11]_i_22/O
                         net (fo=2, routed)           0.905    17.082    sm/D_registers_q[7][11]_i_22_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.206 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.151    17.357    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.481 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.569    18.050    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.124    18.174 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.285    18.459    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124    18.583 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.814    19.397    sm/D_registers_q[7][22]_i_23_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124    19.521 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.151    19.672    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.796 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.450    20.246    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.370 f  sm/D_registers_q[7][29]_i_34/O
                         net (fo=1, routed)           0.263    20.633    sm/D_registers_q[7][29]_i_34_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124    20.757 r  sm/D_registers_q[7][29]_i_32/O
                         net (fo=2, routed)           0.307    21.064    sm/D_registers_q[7][22]_i_11_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I0_O)        0.124    21.188 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.113    22.301    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.152    22.453 r  sm/D_registers_q[7][28]_i_11/O
                         net (fo=4, routed)           0.868    23.321    sm/D_registers_q[7][28]_i_11_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I2_O)        0.326    23.647 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=2, routed)           0.653    24.301    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    24.425 f  sm/D_registers_q[7][27]_i_2/O
                         net (fo=2, routed)           1.368    25.792    sm/M_alum_out[27]
    SLICE_X47Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.916 r  sm/D_states_q[7]_i_48/O
                         net (fo=1, routed)           0.842    26.758    sm/D_states_q[7]_i_48_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.882 f  sm/D_states_q[7]_i_31/O
                         net (fo=5, routed)           0.814    27.695    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.150    27.845 r  sm/D_states_q[7]_i_29/O
                         net (fo=1, routed)           0.290    28.135    sm/D_states_q[7]_i_29_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.348    28.483 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.590    29.073    sm/accel_edge/D_states_q_reg[0]_rep__1
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124    29.197 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.924    30.121    sm/accel_edge_n_0
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y56         FDRE (Setup_fdre_C_CE)      -0.205   104.944    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -30.121    
  -------------------------------------------------------------------
                         slack                                 74.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.403%)  route 0.243ns (56.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=10, routed)          0.243     1.890    display/D_sclk_counter_q_reg[6]
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.935 r  display/D_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.935    display/D_state_q[0]_i_1_n_0
    SLICE_X44Y49         FDRE                                         r  display/D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.835     2.025    display/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  display/D_state_q_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.092     1.871    display/D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.254     1.927    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y63         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.254     1.927    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y63         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.254     1.927    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y63         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.254     1.927    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X60Y63         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr2/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.889    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.551    
    SLICE_X60Y46         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y57   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y58   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y62   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.376ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.704ns (16.797%)  route 3.487ns (83.203%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=113, routed)         1.750     7.414    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.538 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.896     8.434    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.558 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.842     9.399    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X60Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.775    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.775    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 95.376    

Slack (MET) :             95.376ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.704ns (16.797%)  route 3.487ns (83.203%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=113, routed)         1.750     7.414    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.538 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.896     8.434    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.558 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.842     9.399    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X60Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.775    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.775    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 95.376    

Slack (MET) :             95.376ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.704ns (16.797%)  route 3.487ns (83.203%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=113, routed)         1.750     7.414    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.538 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.896     8.434    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.558 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.842     9.399    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X60Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.775    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.775    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 95.376    

Slack (MET) :             95.376ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.704ns (16.797%)  route 3.487ns (83.203%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X63Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=113, routed)         1.750     7.414    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X56Y55         LUT2 (Prop_lut2_I0_O)        0.124     7.538 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.896     8.434    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.558 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.842     9.399    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X60Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   104.775    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.775    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 95.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.186ns (14.430%)  route 1.103ns (85.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]/Q
                         net (fo=195, routed)         0.704     2.381    sm/D_states_q[7]
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.825    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.186ns (14.430%)  route 1.103ns (85.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]/Q
                         net (fo=195, routed)         0.704     2.381    sm/D_states_q[7]
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.825    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.186ns (14.430%)  route 1.103ns (85.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]/Q
                         net (fo=195, routed)         0.704     2.381    sm/D_states_q[7]
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.825    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.186ns (14.430%)  route 1.103ns (85.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  sm/D_states_q_reg[7]/Q
                         net (fo=195, routed)         0.704     2.381    sm/D_states_q[7]
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.426 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     2.825    fifo_reset_cond/AS[0]
    SLICE_X60Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X60Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.482    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.343    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.444ns  (logic 11.459ns (31.443%)  route 24.985ns (68.557%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.524     7.116    L_reg/M_sm_pac[5]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.153     7.269 r  L_reg/L_3e36c320_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.818     8.087    L_reg/L_3e36c320_remainder0_carry_i_27_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.418 f  L_reg/L_3e36c320_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.961     9.378    L_reg/L_3e36c320_remainder0_carry_i_13_n_0
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.530 f  L_reg/L_3e36c320_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     9.967    L_reg/L_3e36c320_remainder0_carry_i_15_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.326    10.293 r  L_reg/L_3e36c320_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.809    11.102    L_reg/L_3e36c320_remainder0_carry_i_8_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.154    11.256 r  L_reg/L_3e36c320_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.478    11.734    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.322 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.322    aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.179    13.723    L_reg/L_3e36c320_remainder0[4]
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.327    14.050 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.170    15.220    L_reg/i__carry__1_i_14_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I2_O)        0.332    15.552 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.497    16.049    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.173 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.315    17.488    L_reg/i__carry_i_22_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.987    18.599    L_reg/i__carry_i_19_n_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.152    18.751 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.837    19.588    L_reg/i__carry_i_11_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.914 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.478    20.392    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.912 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.029 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.029    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.352 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.180    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.306    22.486 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.127    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.251 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.178    24.429    L_reg/i__carry_i_14_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.150    24.579 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    25.393    L_reg/i__carry_i_25_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.328    25.721 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    26.841    L_reg/i__carry_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.965 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.427    27.391    L_reg/i__carry_i_13_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.119    27.510 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.617    28.127    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.332    28.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.009 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.009    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.123 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.345 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.205    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.299    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.976    31.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.604 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.422    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.514    33.060    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.184 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.975    34.160    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.124    34.284 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.728    38.012    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.580 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.580    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.393ns  (logic 11.656ns (32.028%)  route 24.737ns (67.972%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.524     7.116    L_reg/M_sm_pac[5]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.153     7.269 r  L_reg/L_3e36c320_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.818     8.087    L_reg/L_3e36c320_remainder0_carry_i_27_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.418 f  L_reg/L_3e36c320_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.961     9.378    L_reg/L_3e36c320_remainder0_carry_i_13_n_0
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.530 f  L_reg/L_3e36c320_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     9.967    L_reg/L_3e36c320_remainder0_carry_i_15_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.326    10.293 r  L_reg/L_3e36c320_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.809    11.102    L_reg/L_3e36c320_remainder0_carry_i_8_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.154    11.256 r  L_reg/L_3e36c320_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.478    11.734    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.322 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.322    aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.179    13.723    L_reg/L_3e36c320_remainder0[4]
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.327    14.050 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.170    15.220    L_reg/i__carry__1_i_14_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I2_O)        0.332    15.552 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.497    16.049    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.173 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.315    17.488    L_reg/i__carry_i_22_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.987    18.599    L_reg/i__carry_i_19_n_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.152    18.751 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.837    19.588    L_reg/i__carry_i_11_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.914 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.478    20.392    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.912 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.029 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.029    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.352 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.180    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.306    22.486 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.127    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.251 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.178    24.429    L_reg/i__carry_i_14_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.150    24.579 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    25.393    L_reg/i__carry_i_25_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.328    25.721 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    26.841    L_reg/i__carry_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.965 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.427    27.391    L_reg/i__carry_i_13_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.119    27.510 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.617    28.127    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.332    28.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.009 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.009    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.123 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.345 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.205    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.299    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.976    31.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.604 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.422    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.514    33.060    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.184 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.261    34.445    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.152    34.597 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.194    37.792    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    41.529 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.529    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.172ns  (logic 11.644ns (32.191%)  route 24.528ns (67.809%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.524     7.116    L_reg/M_sm_pac[5]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.153     7.269 r  L_reg/L_3e36c320_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.818     8.087    L_reg/L_3e36c320_remainder0_carry_i_27_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.418 f  L_reg/L_3e36c320_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.961     9.378    L_reg/L_3e36c320_remainder0_carry_i_13_n_0
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.530 f  L_reg/L_3e36c320_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     9.967    L_reg/L_3e36c320_remainder0_carry_i_15_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.326    10.293 r  L_reg/L_3e36c320_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.809    11.102    L_reg/L_3e36c320_remainder0_carry_i_8_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.154    11.256 r  L_reg/L_3e36c320_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.478    11.734    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.322 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.322    aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.179    13.723    L_reg/L_3e36c320_remainder0[4]
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.327    14.050 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.170    15.220    L_reg/i__carry__1_i_14_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I2_O)        0.332    15.552 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.497    16.049    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.173 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.315    17.488    L_reg/i__carry_i_22_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.987    18.599    L_reg/i__carry_i_19_n_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.152    18.751 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.837    19.588    L_reg/i__carry_i_11_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.914 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.478    20.392    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.912 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.029 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.029    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.352 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.180    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.306    22.486 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.127    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.251 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.178    24.429    L_reg/i__carry_i_14_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.150    24.579 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    25.393    L_reg/i__carry_i_25_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.328    25.721 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    26.841    L_reg/i__carry_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.965 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.427    27.391    L_reg/i__carry_i_13_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.119    27.510 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.617    28.127    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.332    28.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.009 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.009    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.123 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.345 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.205    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.299    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.976    31.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.604 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.422    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.514    33.060    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.184 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.268    34.453    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.152    34.605 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.978    37.583    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    41.308 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.308    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.159ns  (logic 11.697ns (32.348%)  route 24.462ns (67.652%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.524     7.116    L_reg/M_sm_pac[5]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.153     7.269 r  L_reg/L_3e36c320_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.818     8.087    L_reg/L_3e36c320_remainder0_carry_i_27_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.418 f  L_reg/L_3e36c320_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.961     9.378    L_reg/L_3e36c320_remainder0_carry_i_13_n_0
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.530 f  L_reg/L_3e36c320_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     9.967    L_reg/L_3e36c320_remainder0_carry_i_15_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.326    10.293 r  L_reg/L_3e36c320_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.809    11.102    L_reg/L_3e36c320_remainder0_carry_i_8_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.154    11.256 r  L_reg/L_3e36c320_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.478    11.734    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.322 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.322    aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.179    13.723    L_reg/L_3e36c320_remainder0[4]
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.327    14.050 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.170    15.220    L_reg/i__carry__1_i_14_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I2_O)        0.332    15.552 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.497    16.049    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.173 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.315    17.488    L_reg/i__carry_i_22_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.987    18.599    L_reg/i__carry_i_19_n_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.152    18.751 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.837    19.588    L_reg/i__carry_i_11_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.914 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.478    20.392    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.912 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.029 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.029    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.352 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.180    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.306    22.486 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.127    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.251 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.178    24.429    L_reg/i__carry_i_14_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.150    24.579 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    25.393    L_reg/i__carry_i_25_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.328    25.721 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    26.841    L_reg/i__carry_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.965 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.427    27.391    L_reg/i__carry_i_13_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.119    27.510 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.617    28.127    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.332    28.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.009 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.009    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.123 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.345 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.205    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.299    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.976    31.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.604 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.422    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.514    33.060    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.184 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.975    34.160    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X32Y58         LUT4 (Prop_lut4_I2_O)        0.152    34.312 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.206    37.517    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.295 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.295    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.094ns  (logic 11.464ns (31.762%)  route 24.630ns (68.238%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.524     7.116    L_reg/M_sm_pac[5]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.153     7.269 r  L_reg/L_3e36c320_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.818     8.087    L_reg/L_3e36c320_remainder0_carry_i_27_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.418 f  L_reg/L_3e36c320_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.961     9.378    L_reg/L_3e36c320_remainder0_carry_i_13_n_0
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.530 f  L_reg/L_3e36c320_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     9.967    L_reg/L_3e36c320_remainder0_carry_i_15_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.326    10.293 r  L_reg/L_3e36c320_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.809    11.102    L_reg/L_3e36c320_remainder0_carry_i_8_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.154    11.256 r  L_reg/L_3e36c320_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.478    11.734    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.322 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.322    aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.179    13.723    L_reg/L_3e36c320_remainder0[4]
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.327    14.050 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.170    15.220    L_reg/i__carry__1_i_14_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I2_O)        0.332    15.552 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.497    16.049    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.173 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.315    17.488    L_reg/i__carry_i_22_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.987    18.599    L_reg/i__carry_i_19_n_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.152    18.751 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.837    19.588    L_reg/i__carry_i_11_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.914 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.478    20.392    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.912 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.029 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.029    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.352 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.180    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.306    22.486 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.127    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.251 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.178    24.429    L_reg/i__carry_i_14_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.150    24.579 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    25.393    L_reg/i__carry_i_25_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.328    25.721 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    26.841    L_reg/i__carry_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.965 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.427    27.391    L_reg/i__carry_i_13_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.119    27.510 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.617    28.127    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.332    28.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.009 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.009    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.123 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.345 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.205    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.299    30.504 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.976    31.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.604 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.590    32.194    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I2_O)        0.124    32.318 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.714    33.033    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    33.157 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.661    33.817    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X32Y58         LUT3 (Prop_lut3_I0_O)        0.124    33.941 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.715    37.657    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.230 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.230    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.964ns  (logic 11.427ns (31.775%)  route 24.536ns (68.225%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.524     7.116    L_reg/M_sm_pac[5]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.153     7.269 r  L_reg/L_3e36c320_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.818     8.087    L_reg/L_3e36c320_remainder0_carry_i_27_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.418 f  L_reg/L_3e36c320_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.961     9.378    L_reg/L_3e36c320_remainder0_carry_i_13_n_0
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.530 f  L_reg/L_3e36c320_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     9.967    L_reg/L_3e36c320_remainder0_carry_i_15_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.326    10.293 r  L_reg/L_3e36c320_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.809    11.102    L_reg/L_3e36c320_remainder0_carry_i_8_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.154    11.256 r  L_reg/L_3e36c320_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.478    11.734    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.322 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.322    aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.179    13.723    L_reg/L_3e36c320_remainder0[4]
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.327    14.050 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.170    15.220    L_reg/i__carry__1_i_14_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I2_O)        0.332    15.552 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.497    16.049    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.173 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.315    17.488    L_reg/i__carry_i_22_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.987    18.599    L_reg/i__carry_i_19_n_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.152    18.751 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.837    19.588    L_reg/i__carry_i_11_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.914 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.478    20.392    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.912 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.029 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.029    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.352 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.180    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.306    22.486 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.127    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.251 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.178    24.429    L_reg/i__carry_i_14_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.150    24.579 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    25.393    L_reg/i__carry_i_25_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.328    25.721 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    26.841    L_reg/i__carry_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.965 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.427    27.391    L_reg/i__carry_i_13_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.119    27.510 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.617    28.127    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.332    28.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.009 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.009    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.123 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.345 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.205    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.299    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.976    31.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.604 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.422    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.514    33.060    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.184 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.268    34.453    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I3_O)        0.124    34.577 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.987    37.563    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    41.100 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.100    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.912ns  (logic 11.429ns (31.826%)  route 24.483ns (68.174%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.524     7.116    L_reg/M_sm_pac[5]
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.153     7.269 r  L_reg/L_3e36c320_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.818     8.087    L_reg/L_3e36c320_remainder0_carry_i_27_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.331     8.418 f  L_reg/L_3e36c320_remainder0_carry_i_13/O
                         net (fo=8, routed)           0.961     9.378    L_reg/L_3e36c320_remainder0_carry_i_13_n_0
    SLICE_X37Y61         LUT2 (Prop_lut2_I0_O)        0.152     9.530 f  L_reg/L_3e36c320_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     9.967    L_reg/L_3e36c320_remainder0_carry_i_15_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.326    10.293 r  L_reg/L_3e36c320_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.809    11.102    L_reg/L_3e36c320_remainder0_carry_i_8_n_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.154    11.256 r  L_reg/L_3e36c320_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.478    11.734    aseg_driver/decimal_renderer/DI[2]
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.322 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.322    aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.179    13.723    L_reg/L_3e36c320_remainder0[4]
    SLICE_X33Y64         LUT3 (Prop_lut3_I0_O)        0.327    14.050 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.170    15.220    L_reg/i__carry__1_i_14_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I2_O)        0.332    15.552 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.497    16.049    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    16.173 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           1.315    17.488    L_reg/i__carry_i_22_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I3_O)        0.124    17.612 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.987    18.599    L_reg/i__carry_i_19_n_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.152    18.751 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.837    19.588    L_reg/i__carry_i_11_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.326    19.914 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.478    20.392    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X34Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.912 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.029 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.029    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.352 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.828    22.180    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.306    22.486 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.641    23.127    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    23.251 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.178    24.429    L_reg/i__carry_i_14_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.150    24.579 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.814    25.393    L_reg/i__carry_i_25_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.328    25.721 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.120    26.841    L_reg/i__carry_i_20_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    26.965 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.427    27.391    L_reg/i__carry_i_13_n_0
    SLICE_X31Y61         LUT3 (Prop_lut3_I1_O)        0.119    27.510 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.617    28.127    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.332    28.459 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.459    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.009 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.009    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.123 r  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.123    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.345 f  aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    30.205    aseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y63         LUT6 (Prop_lut6_I1_O)        0.299    30.504 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.976    31.480    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124    31.604 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.422    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.514    33.060    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    33.184 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.261    34.445    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y58         LUT4 (Prop_lut4_I2_O)        0.124    34.569 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.941    37.510    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.048 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.048    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.639ns  (logic 12.133ns (35.027%)  route 22.506ns (64.973%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=7 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=13, routed)          2.042     7.635    L_reg/M_sm_timer[12]
    SLICE_X44Y69         LUT2 (Prop_lut2_I0_O)        0.152     7.787 f  L_reg/L_3e36c320_remainder0_carry_i_23__1/O
                         net (fo=2, routed)           0.706     8.493    L_reg/L_3e36c320_remainder0_carry_i_23__1_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I2_O)        0.326     8.819 f  L_reg/L_3e36c320_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.805     9.624    L_reg/L_3e36c320_remainder0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT3 (Prop_lut3_I0_O)        0.150     9.774 f  L_reg/L_3e36c320_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.557    10.331    L_reg/L_3e36c320_remainder0_carry_i_20__1_n_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.320    10.651 r  L_reg/L_3e36c320_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.525    L_reg/L_3e36c320_remainder0_carry_i_10__1_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.326    11.851 r  L_reg/L_3e36c320_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.851    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.384 r  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.384    timerseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.699 f  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.019    13.718    L_reg/L_3e36c320_remainder0_3[7]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.307    14.025 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.287    15.312    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I0_O)        0.124    15.436 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.578    16.014    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.138 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.909    17.047    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I2_O)        0.150    17.197 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.713    17.910    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y72         LUT3 (Prop_lut3_I1_O)        0.374    18.284 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.027    19.310    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.354    19.664 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.527    20.191    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.900 r  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.122 f  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.817    21.940    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X43Y71         LUT3 (Prop_lut3_I2_O)        0.327    22.267 f  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.054    23.320    L_reg/D_registers_q_reg[6][6]_0
    SLICE_X40Y73         LUT3 (Prop_lut3_I2_O)        0.352    23.672 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.455    24.127    L_reg/i__carry_i_25__3_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.326    24.453 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.998    25.452    L_reg/i__carry_i_20__3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.576 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.679    26.254    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y72         LUT3 (Prop_lut3_I1_O)        0.152    26.406 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.595    27.001    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X42Y72         LUT5 (Prop_lut5_I0_O)        0.332    27.333 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.333    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.866 r  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.866    timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.983    timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.100 r  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    28.109    timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.328 f  timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.070    29.398    timerseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.295    29.693 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.508    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124    30.325 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.682    31.007    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I1_O)        0.124    31.131 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.578    31.709    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I3_O)        0.124    31.833 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.470    33.303    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.152    33.455 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.548    36.003    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    39.776 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.776    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.465ns  (logic 12.010ns (34.845%)  route 22.456ns (65.155%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.490     7.083    L_reg/M_sm_pbc[10]
    SLICE_X40Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.207 r  L_reg/L_3e36c320_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.865     8.071    L_reg/L_3e36c320_remainder0_carry_i_28__0_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.195 f  L_reg/L_3e36c320_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.096     9.292    L_reg/L_3e36c320_remainder0_carry_i_18__0_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.152     9.444 f  L_reg/L_3e36c320_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.112    L_reg/L_3e36c320_remainder0_carry_i_20__0_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.360    10.472 r  L_reg/L_3e36c320_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    11.302    L_reg/L_3e36c320_remainder0_carry_i_10__0_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I1_O)        0.326    11.628 r  L_reg/L_3e36c320_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.628    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.178 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    bseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.928    13.440    L_reg/L_3e36c320_remainder0_1[5]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.303    13.743 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.002    14.745    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.869 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.646    15.515    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I3_O)        0.150    15.665 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.119    16.784    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.354    17.138 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.595    17.733    L_reg/i__carry_i_19__1_n_0
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.320    18.053 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.835    18.888    L_reg/i__carry_i_11__1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.326    19.214 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.352    19.566    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X34Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.086 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.086    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.203 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.203    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.518 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    21.536    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.307    21.843 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    22.129    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.253 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.141    23.394    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.518 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.687    24.205    L_reg/i__carry_i_13__1_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.150    24.355 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.803    25.158    L_reg/i__carry_i_23__1_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.484 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.292    25.776    L_reg/i__carry_i_13__1_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.120    25.896 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.820    26.716    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.327    27.043 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.043    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.593 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.593    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.707    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.821    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.043 f  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    28.864    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.299    29.163 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    29.607    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.942    30.673    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.124    30.797 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    31.471    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.595 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.960    32.555    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I2_O)        0.152    32.707 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.141    35.849    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    39.602 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.602    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.261ns  (logic 11.772ns (34.359%)  route 22.489ns (65.641%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.490     7.083    L_reg/M_sm_pbc[10]
    SLICE_X40Y56         LUT4 (Prop_lut4_I2_O)        0.124     7.207 r  L_reg/L_3e36c320_remainder0_carry_i_28__0/O
                         net (fo=2, routed)           0.865     8.071    L_reg/L_3e36c320_remainder0_carry_i_28__0_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.195 f  L_reg/L_3e36c320_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.096     9.292    L_reg/L_3e36c320_remainder0_carry_i_18__0_n_0
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.152     9.444 f  L_reg/L_3e36c320_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.112    L_reg/L_3e36c320_remainder0_carry_i_20__0_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.360    10.472 r  L_reg/L_3e36c320_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.830    11.302    L_reg/L_3e36c320_remainder0_carry_i_10__0_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I1_O)        0.326    11.628 r  L_reg/L_3e36c320_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.628    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.178 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.178    bseg_driver/decimal_renderer/L_3e36c320_remainder0_carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.512 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.928    13.440    L_reg/L_3e36c320_remainder0_1[5]
    SLICE_X35Y54         LUT3 (Prop_lut3_I2_O)        0.303    13.743 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.002    14.745    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.869 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.646    15.515    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y54         LUT5 (Prop_lut5_I3_O)        0.150    15.665 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.119    16.784    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X35Y55         LUT5 (Prop_lut5_I4_O)        0.354    17.138 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.595    17.733    L_reg/i__carry_i_19__1_n_0
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.320    18.053 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.835    18.888    L_reg/i__carry_i_11__1_n_0
    SLICE_X32Y54         LUT2 (Prop_lut2_I1_O)        0.326    19.214 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.352    19.566    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X34Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.086 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.086    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.203 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.203    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.518 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.018    21.536    L_reg/L_3e36c320_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.307    21.843 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.286    22.129    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.124    22.253 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.141    23.394    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.518 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.687    24.205    L_reg/i__carry_i_13__1_0
    SLICE_X32Y55         LUT5 (Prop_lut5_I0_O)        0.150    24.355 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.803    25.158    L_reg/i__carry_i_23__1_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.484 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.292    25.776    L_reg/i__carry_i_13__1_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.120    25.896 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.820    26.716    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.327    27.043 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.043    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.593 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.593    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.707 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.707    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.821 r  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.821    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.043 f  bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    28.864    bseg_driver/decimal_renderer/L_3e36c320_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.299    29.163 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    29.607    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.124    29.731 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.942    30.673    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.124    30.797 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    31.471    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I3_O)        0.124    31.595 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.968    32.563    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.124    32.687 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.168    35.854    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.398 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.398    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.396ns (73.511%)  route 0.503ns (26.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     1.698 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.201    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.433 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.433    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.373ns (65.887%)  route 0.711ns (34.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.711     2.381    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.590 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.590    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.484ns (67.702%)  route 0.708ns (32.298%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.128     1.829    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X64Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.874 f  cond_butt_next_play/D_ctr_q[9]_i_2/O
                         net (fo=14, routed)          0.234     2.109    cond_butt_next_play/sel
    SLICE_X64Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.154 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.345     2.499    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.729 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.729    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2139388184[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.475ns (66.402%)  route 0.747ns (33.598%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.587     1.531    forLoop_idx_0_2139388184[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_2139388184[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.148     1.679 r  forLoop_idx_0_2139388184[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.171     1.850    forLoop_idx_0_2139388184[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.098     1.948 r  forLoop_idx_0_2139388184[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.575     2.523    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.753 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.753    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.383ns (60.382%)  route 0.907ns (39.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.907     2.554    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.796 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.796    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.373ns (58.453%)  route 0.976ns (41.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.976     2.625    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.857 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.857    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_347495549[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.211ns  (logic 1.500ns (28.785%)  route 3.711ns (71.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.711     5.211    forLoop_idx_0_347495549[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_347495549[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.500     4.904    forLoop_idx_0_347495549[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_347495549[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_347495549[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.097ns  (logic 1.502ns (29.475%)  route 3.594ns (70.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.594     5.097    forLoop_idx_0_347495549[0].cond_butt_dirs/sync/D[0]
    SLICE_X59Y67         FDRE                                         r  forLoop_idx_0_347495549[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.500     4.904    forLoop_idx_0_347495549[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  forLoop_idx_0_347495549[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 1.490ns (33.523%)  route 2.954ns (66.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.954     4.444    forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.518     4.923    forLoop_idx_0_347495549[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.488ns (33.683%)  route 2.929ns (66.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.929     4.416    forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y44         FDRE                                         r  forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.518     4.923    forLoop_idx_0_347495549[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.424ns  (logic 1.493ns (43.614%)  route 1.931ns (56.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.424    cond_butt_next_play/sync/D[0]
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2139388184[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.236ns (41.423%)  route 0.334ns (58.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.334     0.570    forLoop_idx_0_2139388184[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_2139388184[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.855     2.045    forLoop_idx_0_2139388184[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_2139388184[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2139388184[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.230ns (40.247%)  route 0.341ns (59.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.341     0.571    forLoop_idx_0_2139388184[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_2139388184[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.855     2.045    forLoop_idx_0_2139388184[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_2139388184[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.261ns (25.230%)  route 0.774ns (74.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.774     1.035    cond_butt_next_play/sync/D[0]
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.255ns (15.510%)  route 1.391ns (84.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.391     1.646    forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y44         FDRE                                         r  forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    forLoop_idx_0_347495549[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  forLoop_idx_0_347495549[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.257ns (15.503%)  route 1.403ns (84.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.403     1.661    forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    forLoop_idx_0_347495549[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  forLoop_idx_0_347495549[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





