#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Feb 15 19:48:30 2018
# Process ID: 16466
# Log file: /home/benjamin/Documents/notes/DSDII/lab2/ise/planAhead_run_2/planAhead.log
# Journal file: /home/benjamin/Documents/notes/DSDII/lab2/ise/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/benjamin/Documents/notes/DSDII/lab2/ise/pa.fromNetlist.tcl
# create_project -name ise -dir "/home/benjamin/Documents/notes/DSDII/lab2/ise/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/benjamin/Documents/notes/DSDII/lab2/ise/r_file.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/benjamin/Documents/notes/DSDII/lab2/ise} }
# set_property target_constrs_file "r_file.ucf" [current_fileset -constrset]
Adding file '/home/benjamin/Documents/notes/DSDII/lab2/ise/r_file.ucf' to fileset 'constrs_1'
# add_files [list {r_file.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design r_file.ngc ...
WARNING:NetListWriters:298 - No output is written to r_file.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file r_file.edif ...
ngc2edif: Total memory usage is 103896 kilobytes

Parsing EDIF File [./planAhead_run_2/ise.data/cache/r_file_ngc_352afaab.edif]
Finished Parsing EDIF File [./planAhead_run_2/ise.data/cache/r_file_ngc_352afaab.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/benjamin/Documents/notes/DSDII/lab2/ise/r_file.ucf]
Finished Parsing UCF File [/home/benjamin/Documents/notes/DSDII/lab2/ise/r_file.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: a77d7ffc
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2903.297 ; gain = 147.914
startgroup
set_property package_pin V15 [get_ports {out1[2]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {out1[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {out1[3]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {out2[3]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {out2[2]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {input[3]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {input[2]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {input[3]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {input[3]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {wr[1]}]
endgroup
set_property package_pin "" [get_ports [list  {input[3]}]]
set_property package_pin "" [get_ports [list  {input[2]}]]
startgroup
set_property package_pin A8 [get_ports {wr[2]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {rd2[2]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {rd1[2]}]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/benjamin/Documents/notes/DSDII/lab2/ise/planAhead_pid16466.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 16 13:20:16 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
