

================================================================
== Vitis HLS Report for 'doitgen'
================================================================
* Date:           Mon May  5 03:28:04 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        doitgen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.661 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   325001|   325001|  1.625 ms|  1.625 ms|  325002|  325002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393  |doitgen_Pipeline_VITIS_LOOP_16_3  |      597|      597|  2.985 us|  2.985 us|  597|  597|       no|
        |grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431  |doitgen_Pipeline_VITIS_LOOP_22_5  |       33|       33|  0.165 us|  0.165 us|   33|   33|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_13_2  |   325000|   325000|       650|          -|          -|   500|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q = alloca i32 1"   --->   Operation 22 'alloca' 'q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 23 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:2]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nr"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nq"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nq, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %np"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %np, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C4"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sum"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln10 = store i9 0, i9 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 38 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln10 = store i5 0, i5 %r" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 39 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln10 = store i5 0, i5 %q" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 40 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 41 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp_eq  i9 %indvar_flatten_load, i9 500" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 43 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.71ns)   --->   "%add_ln10_1 = add i9 %indvar_flatten_load, i9 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 44 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc42, void %for.end44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 45 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%q_load = load i5 %q" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 46 'load' 'q_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 47 'load' 'r_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln10 = add i5 %r_load, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 48 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln13 = icmp_eq  i5 %q_load, i5 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 49 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln10 = select i1 %icmp_ln13, i5 0, i5 %q_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 50 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.27ns)   --->   "%select_ln10_1 = select i1 %icmp_ln13, i5 %add_ln10, i5 %r_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:10]   --->   Operation 51 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln10_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 53 'zext' 'zext_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln10_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 54 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln19_34 = zext i7 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 55 'zext' 'zext_ln19_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i10 %zext_ln19, i10 %zext_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 56 'add' 'add_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln19_35 = zext i5 %select_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 57 'zext' 'zext_ln19_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i10 %add_ln19, i10 %zext_ln19_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 58 'add' 'add_ln19_1' <Predicate = (!icmp_ln10)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i10 %add_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 59 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %trunc_ln19, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 60 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln19_1, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 61 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln19_36 = zext i11 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 62 'zext' 'zext_ln19_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.76ns)   --->   "%sub_ln19 = sub i14 %p_shl, i14 %zext_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 63 'sub' 'sub_ln19' <Predicate = (!icmp_ln10)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln13 = add i5 %select_ln10, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 64 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln13 = store i9 %add_ln10_1, i9 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 65 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %select_ln10_1, i5 %r" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 66 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %q" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 67 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:27]   --->   Operation 68 'ret' 'ret_ln27' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln19_37 = zext i14 %sub_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 69 'zext' 'zext_ln19_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln19_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 70 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln19 = or i14 %sub_ln19, i14 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 71 'or' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln19_38 = zext i14 %or_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 72 'zext' 'zext_ln19_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i64 %A, i64 0, i64 %zext_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 73 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln19_2 = add i14 %sub_ln19, i14 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 74 'add' 'add_ln19_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.76ns)   --->   "%add_ln19_3 = add i14 %sub_ln19, i14 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 75 'add' 'add_ln19_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [2/2] (2.98ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 76 'load' 'A_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_3 : Operation 77 [2/2] (2.98ns)   --->   "%A_load_1 = load i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 77 'load' 'A_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln19_39 = zext i14 %add_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 78 'zext' 'zext_ln19_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln19_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 79 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln19_40 = zext i14 %add_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 80 'zext' 'zext_ln19_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 81 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln19_4 = add i14 %sub_ln19, i14 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 82 'add' 'add_ln19_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln19_5 = add i14 %sub_ln19, i14 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 83 'add' 'add_ln19_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.98ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 84 'load' 'A_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_4 : Operation 85 [1/2] (2.98ns)   --->   "%A_load_1 = load i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 85 'load' 'A_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_4 : Operation 86 [2/2] (2.98ns)   --->   "%A_load_2 = load i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 86 'load' 'A_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_4 : Operation 87 [2/2] (2.98ns)   --->   "%A_load_3 = load i14 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 87 'load' 'A_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln19_41 = zext i14 %add_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 88 'zext' 'zext_ln19_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln19_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 89 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln19_42 = zext i14 %add_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 90 'zext' 'zext_ln19_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i64 %A, i64 0, i64 %zext_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 91 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln19_6 = add i14 %sub_ln19, i14 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 92 'add' 'add_ln19_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.76ns)   --->   "%add_ln19_7 = add i14 %sub_ln19, i14 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 93 'add' 'add_ln19_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/2] (2.98ns)   --->   "%A_load_2 = load i14 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 94 'load' 'A_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_5 : Operation 95 [1/2] (2.98ns)   --->   "%A_load_3 = load i14 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 95 'load' 'A_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_5 : Operation 96 [2/2] (2.98ns)   --->   "%A_load_4 = load i14 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 96 'load' 'A_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_5 : Operation 97 [2/2] (2.98ns)   --->   "%A_load_5 = load i14 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 97 'load' 'A_load_5' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln19_43 = zext i14 %add_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 98 'zext' 'zext_ln19_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i64 %A, i64 0, i64 %zext_ln19_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 99 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln19_44 = zext i14 %add_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 100 'zext' 'zext_ln19_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i64 %A, i64 0, i64 %zext_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 101 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln19_8 = add i14 %sub_ln19, i14 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 102 'add' 'add_ln19_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln19_9 = add i14 %sub_ln19, i14 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 103 'add' 'add_ln19_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/2] (2.98ns)   --->   "%A_load_4 = load i14 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 104 'load' 'A_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_6 : Operation 105 [1/2] (2.98ns)   --->   "%A_load_5 = load i14 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 105 'load' 'A_load_5' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_6 : Operation 106 [2/2] (2.98ns)   --->   "%A_load_6 = load i14 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 106 'load' 'A_load_6' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_6 : Operation 107 [2/2] (2.98ns)   --->   "%A_load_7 = load i14 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 107 'load' 'A_load_7' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln19_45 = zext i14 %add_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 108 'zext' 'zext_ln19_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i64 %A, i64 0, i64 %zext_ln19_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 109 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln19_46 = zext i14 %add_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 110 'zext' 'zext_ln19_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i64 %A, i64 0, i64 %zext_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 111 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.76ns)   --->   "%add_ln19_10 = add i14 %sub_ln19, i14 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 112 'add' 'add_ln19_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln19_11 = add i14 %sub_ln19, i14 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 113 'add' 'add_ln19_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/2] (2.98ns)   --->   "%A_load_6 = load i14 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 114 'load' 'A_load_6' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_7 : Operation 115 [1/2] (2.98ns)   --->   "%A_load_7 = load i14 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 115 'load' 'A_load_7' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_7 : Operation 116 [2/2] (2.98ns)   --->   "%A_load_8 = load i14 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 116 'load' 'A_load_8' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_7 : Operation 117 [2/2] (2.98ns)   --->   "%A_load_9 = load i14 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 117 'load' 'A_load_9' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln19_47 = zext i14 %add_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 118 'zext' 'zext_ln19_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i64 %A, i64 0, i64 %zext_ln19_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 119 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln19_48 = zext i14 %add_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 120 'zext' 'zext_ln19_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i64 %A, i64 0, i64 %zext_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 121 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.76ns)   --->   "%add_ln19_12 = add i14 %sub_ln19, i14 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 122 'add' 'add_ln19_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.76ns)   --->   "%add_ln19_13 = add i14 %sub_ln19, i14 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 123 'add' 'add_ln19_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/2] (2.98ns)   --->   "%A_load_8 = load i14 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 124 'load' 'A_load_8' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_8 : Operation 125 [1/2] (2.98ns)   --->   "%A_load_9 = load i14 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 125 'load' 'A_load_9' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_8 : Operation 126 [2/2] (2.98ns)   --->   "%A_load_10 = load i14 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 126 'load' 'A_load_10' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_8 : Operation 127 [2/2] (2.98ns)   --->   "%A_load_11 = load i14 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 127 'load' 'A_load_11' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln19_49 = zext i14 %add_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 128 'zext' 'zext_ln19_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i64 %A, i64 0, i64 %zext_ln19_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 129 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln19_50 = zext i14 %add_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 130 'zext' 'zext_ln19_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i64 %A, i64 0, i64 %zext_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 131 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.76ns)   --->   "%add_ln19_14 = add i14 %sub_ln19, i14 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 132 'add' 'add_ln19_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.76ns)   --->   "%add_ln19_15 = add i14 %sub_ln19, i14 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 133 'add' 'add_ln19_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/2] (2.98ns)   --->   "%A_load_10 = load i14 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 134 'load' 'A_load_10' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_9 : Operation 135 [1/2] (2.98ns)   --->   "%A_load_11 = load i14 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 135 'load' 'A_load_11' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_9 : Operation 136 [2/2] (2.98ns)   --->   "%A_load_12 = load i14 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 136 'load' 'A_load_12' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_9 : Operation 137 [2/2] (2.98ns)   --->   "%A_load_13 = load i14 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 137 'load' 'A_load_13' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln19_51 = zext i14 %add_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 138 'zext' 'zext_ln19_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i64 %A, i64 0, i64 %zext_ln19_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 139 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln19_52 = zext i14 %add_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 140 'zext' 'zext_ln19_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i64 %A, i64 0, i64 %zext_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 141 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln19_16 = add i14 %sub_ln19, i14 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 142 'add' 'add_ln19_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.76ns)   --->   "%add_ln19_17 = add i14 %sub_ln19, i14 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 143 'add' 'add_ln19_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/2] (2.98ns)   --->   "%A_load_12 = load i14 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 144 'load' 'A_load_12' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_10 : Operation 145 [1/2] (2.98ns)   --->   "%A_load_13 = load i14 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 145 'load' 'A_load_13' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_10 : Operation 146 [2/2] (2.98ns)   --->   "%A_load_14 = load i14 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 146 'load' 'A_load_14' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_10 : Operation 147 [2/2] (2.98ns)   --->   "%A_load_15 = load i14 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 147 'load' 'A_load_15' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln19_53 = zext i14 %add_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 148 'zext' 'zext_ln19_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i64 %A, i64 0, i64 %zext_ln19_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 149 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln19_54 = zext i14 %add_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 150 'zext' 'zext_ln19_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i64 %A, i64 0, i64 %zext_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 151 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln19_18 = add i14 %sub_ln19, i14 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 152 'add' 'add_ln19_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.76ns)   --->   "%add_ln19_19 = add i14 %sub_ln19, i14 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 153 'add' 'add_ln19_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/2] (2.98ns)   --->   "%A_load_14 = load i14 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 154 'load' 'A_load_14' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_11 : Operation 155 [1/2] (2.98ns)   --->   "%A_load_15 = load i14 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 155 'load' 'A_load_15' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_11 : Operation 156 [2/2] (2.98ns)   --->   "%A_load_16 = load i14 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 156 'load' 'A_load_16' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_11 : Operation 157 [2/2] (2.98ns)   --->   "%A_load_17 = load i14 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 157 'load' 'A_load_17' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln19_55 = zext i14 %add_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 158 'zext' 'zext_ln19_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i64 %A, i64 0, i64 %zext_ln19_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 159 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln19_56 = zext i14 %add_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 160 'zext' 'zext_ln19_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i64 %A, i64 0, i64 %zext_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 161 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.76ns)   --->   "%add_ln19_20 = add i14 %sub_ln19, i14 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 162 'add' 'add_ln19_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln19_21 = add i14 %sub_ln19, i14 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 163 'add' 'add_ln19_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/2] (2.98ns)   --->   "%A_load_16 = load i14 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 164 'load' 'A_load_16' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_12 : Operation 165 [1/2] (2.98ns)   --->   "%A_load_17 = load i14 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 165 'load' 'A_load_17' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_12 : Operation 166 [2/2] (2.98ns)   --->   "%A_load_18 = load i14 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 166 'load' 'A_load_18' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_12 : Operation 167 [2/2] (2.98ns)   --->   "%A_load_19 = load i14 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 167 'load' 'A_load_19' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln19_57 = zext i14 %add_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 168 'zext' 'zext_ln19_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i64 %A, i64 0, i64 %zext_ln19_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 169 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln19_58 = zext i14 %add_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 170 'zext' 'zext_ln19_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i64 %A, i64 0, i64 %zext_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 171 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.76ns)   --->   "%add_ln19_22 = add i14 %sub_ln19, i14 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 172 'add' 'add_ln19_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln19_23 = add i14 %sub_ln19, i14 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 173 'add' 'add_ln19_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/2] (2.98ns)   --->   "%A_load_18 = load i14 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 174 'load' 'A_load_18' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_13 : Operation 175 [1/2] (2.98ns)   --->   "%A_load_19 = load i14 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 175 'load' 'A_load_19' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_13 : Operation 176 [2/2] (2.98ns)   --->   "%A_load_20 = load i14 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 176 'load' 'A_load_20' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_13 : Operation 177 [2/2] (2.98ns)   --->   "%A_load_21 = load i14 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 177 'load' 'A_load_21' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 14 <SV = 13> <Delay = 2.98>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln19_59 = zext i14 %add_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 178 'zext' 'zext_ln19_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i64 %A, i64 0, i64 %zext_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 179 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln19_60 = zext i14 %add_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 180 'zext' 'zext_ln19_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i64 %A, i64 0, i64 %zext_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 181 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.76ns)   --->   "%add_ln19_24 = add i14 %sub_ln19, i14 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 182 'add' 'add_ln19_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.76ns)   --->   "%add_ln19_25 = add i14 %sub_ln19, i14 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 183 'add' 'add_ln19_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/2] (2.98ns)   --->   "%A_load_20 = load i14 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 184 'load' 'A_load_20' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_14 : Operation 185 [1/2] (2.98ns)   --->   "%A_load_21 = load i14 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 185 'load' 'A_load_21' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_14 : Operation 186 [2/2] (2.98ns)   --->   "%A_load_22 = load i14 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 186 'load' 'A_load_22' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_14 : Operation 187 [2/2] (2.98ns)   --->   "%A_load_23 = load i14 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 187 'load' 'A_load_23' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 15 <SV = 14> <Delay = 2.98>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln19_61 = zext i14 %add_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 188 'zext' 'zext_ln19_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i64 %A, i64 0, i64 %zext_ln19_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 189 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln19_62 = zext i14 %add_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 190 'zext' 'zext_ln19_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i64 %A, i64 0, i64 %zext_ln19_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 191 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.76ns)   --->   "%add_ln19_26 = add i14 %sub_ln19, i14 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 192 'add' 'add_ln19_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.76ns)   --->   "%add_ln19_27 = add i14 %sub_ln19, i14 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 193 'add' 'add_ln19_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/2] (2.98ns)   --->   "%A_load_22 = load i14 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 194 'load' 'A_load_22' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_15 : Operation 195 [1/2] (2.98ns)   --->   "%A_load_23 = load i14 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 195 'load' 'A_load_23' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_15 : Operation 196 [2/2] (2.98ns)   --->   "%A_load_24 = load i14 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 196 'load' 'A_load_24' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_15 : Operation 197 [2/2] (2.98ns)   --->   "%A_load_25 = load i14 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 197 'load' 'A_load_25' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln19_63 = zext i14 %add_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 198 'zext' 'zext_ln19_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i64 %A, i64 0, i64 %zext_ln19_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 199 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln19_64 = zext i14 %add_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 200 'zext' 'zext_ln19_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i64 %A, i64 0, i64 %zext_ln19_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 201 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.76ns)   --->   "%add_ln19_28 = add i14 %sub_ln19, i14 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 202 'add' 'add_ln19_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.76ns)   --->   "%add_ln19_29 = add i14 %sub_ln19, i14 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 203 'add' 'add_ln19_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/2] (2.98ns)   --->   "%A_load_24 = load i14 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 204 'load' 'A_load_24' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_16 : Operation 205 [1/2] (2.98ns)   --->   "%A_load_25 = load i14 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 205 'load' 'A_load_25' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_16 : Operation 206 [2/2] (2.98ns)   --->   "%A_load_26 = load i14 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 206 'load' 'A_load_26' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_16 : Operation 207 [2/2] (2.98ns)   --->   "%A_load_27 = load i14 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 207 'load' 'A_load_27' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln19_65 = zext i14 %add_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 208 'zext' 'zext_ln19_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i64 %A, i64 0, i64 %zext_ln19_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 209 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln19_66 = zext i14 %add_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 210 'zext' 'zext_ln19_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i64 %A, i64 0, i64 %zext_ln19_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 211 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/2] (2.98ns)   --->   "%A_load_26 = load i14 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 212 'load' 'A_load_26' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_17 : Operation 213 [1/2] (2.98ns)   --->   "%A_load_27 = load i14 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 213 'load' 'A_load_27' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_17 : Operation 214 [2/2] (2.98ns)   --->   "%A_load_28 = load i14 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 214 'load' 'A_load_28' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_17 : Operation 215 [2/2] (2.98ns)   --->   "%A_load_29 = load i14 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 215 'load' 'A_load_29' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>

State 18 <SV = 17> <Delay = 2.98>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 216 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i64 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 217 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 218 'bitcast' 'bitcast_ln19_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i64 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 219 'bitcast' 'bitcast_ln19_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i64 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 220 'bitcast' 'bitcast_ln19_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i64 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 221 'bitcast' 'bitcast_ln19_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i64 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 222 'bitcast' 'bitcast_ln19_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i64 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 223 'bitcast' 'bitcast_ln19_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i64 %A_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 224 'bitcast' 'bitcast_ln19_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i64 %A_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 225 'bitcast' 'bitcast_ln19_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i64 %A_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 226 'bitcast' 'bitcast_ln19_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i64 %A_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 227 'bitcast' 'bitcast_ln19_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i64 %A_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 228 'bitcast' 'bitcast_ln19_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i64 %A_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 229 'bitcast' 'bitcast_ln19_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i64 %A_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 230 'bitcast' 'bitcast_ln19_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i64 %A_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 231 'bitcast' 'bitcast_ln19_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln19_33 = bitcast i64 %A_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 232 'bitcast' 'bitcast_ln19_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln19_35 = bitcast i64 %A_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 233 'bitcast' 'bitcast_ln19_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln19_37 = bitcast i64 %A_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 234 'bitcast' 'bitcast_ln19_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln19_39 = bitcast i64 %A_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 235 'bitcast' 'bitcast_ln19_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln19_41 = bitcast i64 %A_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 236 'bitcast' 'bitcast_ln19_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln19_43 = bitcast i64 %A_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 237 'bitcast' 'bitcast_ln19_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln19_45 = bitcast i64 %A_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 238 'bitcast' 'bitcast_ln19_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln19_47 = bitcast i64 %A_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 239 'bitcast' 'bitcast_ln19_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln19_49 = bitcast i64 %A_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 240 'bitcast' 'bitcast_ln19_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln19_51 = bitcast i64 %A_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 241 'bitcast' 'bitcast_ln19_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln19_53 = bitcast i64 %A_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 242 'bitcast' 'bitcast_ln19_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln19_55 = bitcast i64 %A_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 243 'bitcast' 'bitcast_ln19_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/2] (2.98ns)   --->   "%A_load_28 = load i14 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 244 'load' 'A_load_28' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln19_57 = bitcast i64 %A_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 245 'bitcast' 'bitcast_ln19_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/2] (2.98ns)   --->   "%A_load_29 = load i14 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 246 'load' 'A_load_29' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15000> <RAM>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln19_59 = bitcast i64 %A_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 247 'bitcast' 'bitcast_ln19_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [2/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_16_3, i64 %C4, i64 %sum, i64 %bitcast_ln19_1, i64 %bitcast_ln19_3, i64 %bitcast_ln19_5, i64 %bitcast_ln19_7, i64 %bitcast_ln19_9, i64 %bitcast_ln19_11, i64 %bitcast_ln19_13, i64 %bitcast_ln19_15, i64 %bitcast_ln19_17, i64 %bitcast_ln19_19, i64 %bitcast_ln19_21, i64 %bitcast_ln19_23, i64 %bitcast_ln19_25, i64 %bitcast_ln19_27, i64 %bitcast_ln19_29, i64 %bitcast_ln19_31, i64 %bitcast_ln19_33, i64 %bitcast_ln19_35, i64 %bitcast_ln19_37, i64 %bitcast_ln19_39, i64 %bitcast_ln19_41, i64 %bitcast_ln19_43, i64 %bitcast_ln19_45, i64 %bitcast_ln19_47, i64 %bitcast_ln19_49, i64 %bitcast_ln19_51, i64 %bitcast_ln19_53, i64 %bitcast_ln19_55, i64 %bitcast_ln19_57, i64 %bitcast_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 248 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_16_3, i64 %C4, i64 %sum, i64 %bitcast_ln19_1, i64 %bitcast_ln19_3, i64 %bitcast_ln19_5, i64 %bitcast_ln19_7, i64 %bitcast_ln19_9, i64 %bitcast_ln19_11, i64 %bitcast_ln19_13, i64 %bitcast_ln19_15, i64 %bitcast_ln19_17, i64 %bitcast_ln19_19, i64 %bitcast_ln19_21, i64 %bitcast_ln19_23, i64 %bitcast_ln19_25, i64 %bitcast_ln19_27, i64 %bitcast_ln19_29, i64 %bitcast_ln19_31, i64 %bitcast_ln19_33, i64 %bitcast_ln19_35, i64 %bitcast_ln19_37, i64 %bitcast_ln19_39, i64 %bitcast_ln19_41, i64 %bitcast_ln19_43, i64 %bitcast_ln19_45, i64 %bitcast_ln19_47, i64 %bitcast_ln19_49, i64 %bitcast_ln19_51, i64 %bitcast_ln19_53, i64 %bitcast_ln19_55, i64 %bitcast_ln19_57, i64 %bitcast_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 249 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 250 [2/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_22_5, i14 %sub_ln19, i64 %A, i64 %sum" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 250 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_13_2_str"   --->   Operation 251 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500"   --->   Operation 252 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:5]   --->   Operation 253 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln19 = call void @doitgen_Pipeline_VITIS_LOOP_22_5, i14 %sub_ln19, i64 %A, i64 %sum" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:19]   --->   Operation 254 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_16_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/doitgen/doitgen_slow.c:13]   --->   Operation 255 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nq]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ np]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ C4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q                   (alloca           ) [ 0111111111111111111111]
r                   (alloca           ) [ 0111111111111111111111]
indvar_flatten      (alloca           ) [ 0111111111111111111111]
spectopmodule_ln2   (spectopmodule    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000]
store_ln10          (store            ) [ 0000000000000000000000]
store_ln10          (store            ) [ 0000000000000000000000]
store_ln10          (store            ) [ 0000000000000000000000]
br_ln10             (br               ) [ 0000000000000000000000]
indvar_flatten_load (load             ) [ 0000000000000000000000]
icmp_ln10           (icmp             ) [ 0011111111111111111111]
add_ln10_1          (add              ) [ 0000000000000000000000]
br_ln10             (br               ) [ 0000000000000000000000]
q_load              (load             ) [ 0000000000000000000000]
r_load              (load             ) [ 0000000000000000000000]
add_ln10            (add              ) [ 0000000000000000000000]
icmp_ln13           (icmp             ) [ 0000000000000000000000]
select_ln10         (select           ) [ 0000000000000000000000]
select_ln10_1       (select           ) [ 0000000000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000]
zext_ln19           (zext             ) [ 0000000000000000000000]
tmp_1               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln19_34        (zext             ) [ 0000000000000000000000]
add_ln19            (add              ) [ 0000000000000000000000]
zext_ln19_35        (zext             ) [ 0000000000000000000000]
add_ln19_1          (add              ) [ 0000000000000000000000]
trunc_ln19          (trunc            ) [ 0000000000000000000000]
p_shl               (bitconcatenate   ) [ 0000000000000000000000]
tmp_2               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln19_36        (zext             ) [ 0000000000000000000000]
sub_ln19            (sub              ) [ 0001111111111111111111]
add_ln13            (add              ) [ 0000000000000000000000]
store_ln13          (store            ) [ 0000000000000000000000]
store_ln13          (store            ) [ 0000000000000000000000]
store_ln13          (store            ) [ 0000000000000000000000]
ret_ln27            (ret              ) [ 0000000000000000000000]
zext_ln19_37        (zext             ) [ 0000000000000000000000]
A_addr              (getelementptr    ) [ 0000100000000000000000]
or_ln19             (or               ) [ 0000000000000000000000]
zext_ln19_38        (zext             ) [ 0000000000000000000000]
A_addr_1            (getelementptr    ) [ 0000100000000000000000]
add_ln19_2          (add              ) [ 0000100000000000000000]
add_ln19_3          (add              ) [ 0000100000000000000000]
zext_ln19_39        (zext             ) [ 0000000000000000000000]
A_addr_2            (getelementptr    ) [ 0000010000000000000000]
zext_ln19_40        (zext             ) [ 0000000000000000000000]
A_addr_3            (getelementptr    ) [ 0000010000000000000000]
add_ln19_4          (add              ) [ 0000010000000000000000]
add_ln19_5          (add              ) [ 0000010000000000000000]
A_load              (load             ) [ 0000011111111111111000]
A_load_1            (load             ) [ 0000011111111111111000]
zext_ln19_41        (zext             ) [ 0000000000000000000000]
A_addr_4            (getelementptr    ) [ 0000001000000000000000]
zext_ln19_42        (zext             ) [ 0000000000000000000000]
A_addr_5            (getelementptr    ) [ 0000001000000000000000]
add_ln19_6          (add              ) [ 0000001000000000000000]
add_ln19_7          (add              ) [ 0000001000000000000000]
A_load_2            (load             ) [ 0000001111111111111000]
A_load_3            (load             ) [ 0000001111111111111000]
zext_ln19_43        (zext             ) [ 0000000000000000000000]
A_addr_6            (getelementptr    ) [ 0000000100000000000000]
zext_ln19_44        (zext             ) [ 0000000000000000000000]
A_addr_7            (getelementptr    ) [ 0000000100000000000000]
add_ln19_8          (add              ) [ 0000000100000000000000]
add_ln19_9          (add              ) [ 0000000100000000000000]
A_load_4            (load             ) [ 0000000111111111111000]
A_load_5            (load             ) [ 0000000111111111111000]
zext_ln19_45        (zext             ) [ 0000000000000000000000]
A_addr_8            (getelementptr    ) [ 0000000010000000000000]
zext_ln19_46        (zext             ) [ 0000000000000000000000]
A_addr_9            (getelementptr    ) [ 0000000010000000000000]
add_ln19_10         (add              ) [ 0000000010000000000000]
add_ln19_11         (add              ) [ 0000000010000000000000]
A_load_6            (load             ) [ 0000000011111111111000]
A_load_7            (load             ) [ 0000000011111111111000]
zext_ln19_47        (zext             ) [ 0000000000000000000000]
A_addr_10           (getelementptr    ) [ 0000000001000000000000]
zext_ln19_48        (zext             ) [ 0000000000000000000000]
A_addr_11           (getelementptr    ) [ 0000000001000000000000]
add_ln19_12         (add              ) [ 0000000001000000000000]
add_ln19_13         (add              ) [ 0000000001000000000000]
A_load_8            (load             ) [ 0000000001111111111000]
A_load_9            (load             ) [ 0000000001111111111000]
zext_ln19_49        (zext             ) [ 0000000000000000000000]
A_addr_12           (getelementptr    ) [ 0000000000100000000000]
zext_ln19_50        (zext             ) [ 0000000000000000000000]
A_addr_13           (getelementptr    ) [ 0000000000100000000000]
add_ln19_14         (add              ) [ 0000000000100000000000]
add_ln19_15         (add              ) [ 0000000000100000000000]
A_load_10           (load             ) [ 0000000000111111111000]
A_load_11           (load             ) [ 0000000000111111111000]
zext_ln19_51        (zext             ) [ 0000000000000000000000]
A_addr_14           (getelementptr    ) [ 0000000000010000000000]
zext_ln19_52        (zext             ) [ 0000000000000000000000]
A_addr_15           (getelementptr    ) [ 0000000000010000000000]
add_ln19_16         (add              ) [ 0000000000010000000000]
add_ln19_17         (add              ) [ 0000000000010000000000]
A_load_12           (load             ) [ 0000000000011111111000]
A_load_13           (load             ) [ 0000000000011111111000]
zext_ln19_53        (zext             ) [ 0000000000000000000000]
A_addr_16           (getelementptr    ) [ 0000000000001000000000]
zext_ln19_54        (zext             ) [ 0000000000000000000000]
A_addr_17           (getelementptr    ) [ 0000000000001000000000]
add_ln19_18         (add              ) [ 0000000000001000000000]
add_ln19_19         (add              ) [ 0000000000001000000000]
A_load_14           (load             ) [ 0000000000001111111000]
A_load_15           (load             ) [ 0000000000001111111000]
zext_ln19_55        (zext             ) [ 0000000000000000000000]
A_addr_18           (getelementptr    ) [ 0000000000000100000000]
zext_ln19_56        (zext             ) [ 0000000000000000000000]
A_addr_19           (getelementptr    ) [ 0000000000000100000000]
add_ln19_20         (add              ) [ 0000000000000100000000]
add_ln19_21         (add              ) [ 0000000000000100000000]
A_load_16           (load             ) [ 0000000000000111111000]
A_load_17           (load             ) [ 0000000000000111111000]
zext_ln19_57        (zext             ) [ 0000000000000000000000]
A_addr_20           (getelementptr    ) [ 0000000000000010000000]
zext_ln19_58        (zext             ) [ 0000000000000000000000]
A_addr_21           (getelementptr    ) [ 0000000000000010000000]
add_ln19_22         (add              ) [ 0000000000000010000000]
add_ln19_23         (add              ) [ 0000000000000010000000]
A_load_18           (load             ) [ 0000000000000011111000]
A_load_19           (load             ) [ 0000000000000011111000]
zext_ln19_59        (zext             ) [ 0000000000000000000000]
A_addr_22           (getelementptr    ) [ 0000000000000001000000]
zext_ln19_60        (zext             ) [ 0000000000000000000000]
A_addr_23           (getelementptr    ) [ 0000000000000001000000]
add_ln19_24         (add              ) [ 0000000000000001000000]
add_ln19_25         (add              ) [ 0000000000000001000000]
A_load_20           (load             ) [ 0000000000000001111000]
A_load_21           (load             ) [ 0000000000000001111000]
zext_ln19_61        (zext             ) [ 0000000000000000000000]
A_addr_24           (getelementptr    ) [ 0000000000000000100000]
zext_ln19_62        (zext             ) [ 0000000000000000000000]
A_addr_25           (getelementptr    ) [ 0000000000000000100000]
add_ln19_26         (add              ) [ 0000000000000000100000]
add_ln19_27         (add              ) [ 0000000000000000100000]
A_load_22           (load             ) [ 0000000000000000111000]
A_load_23           (load             ) [ 0000000000000000111000]
zext_ln19_63        (zext             ) [ 0000000000000000000000]
A_addr_26           (getelementptr    ) [ 0000000000000000010000]
zext_ln19_64        (zext             ) [ 0000000000000000000000]
A_addr_27           (getelementptr    ) [ 0000000000000000010000]
add_ln19_28         (add              ) [ 0000000000000000010000]
add_ln19_29         (add              ) [ 0000000000000000010000]
A_load_24           (load             ) [ 0000000000000000011000]
A_load_25           (load             ) [ 0000000000000000011000]
zext_ln19_65        (zext             ) [ 0000000000000000000000]
A_addr_28           (getelementptr    ) [ 0000000000000000001000]
zext_ln19_66        (zext             ) [ 0000000000000000000000]
A_addr_29           (getelementptr    ) [ 0000000000000000001000]
A_load_26           (load             ) [ 0000000000000000001000]
A_load_27           (load             ) [ 0000000000000000001000]
bitcast_ln19_1      (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_3      (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_5      (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_7      (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_9      (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_11     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_13     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_15     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_17     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_19     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_21     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_23     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_25     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_27     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_29     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_31     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_33     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_35     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_37     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_39     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_41     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_43     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_45     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_47     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_49     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_51     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_53     (bitcast          ) [ 0000000000000000000100]
bitcast_ln19_55     (bitcast          ) [ 0000000000000000000100]
A_load_28           (load             ) [ 0000000000000000000000]
bitcast_ln19_57     (bitcast          ) [ 0000000000000000000100]
A_load_29           (load             ) [ 0000000000000000000000]
bitcast_ln19_59     (bitcast          ) [ 0000000000000000000100]
call_ln19           (call             ) [ 0000000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000]
specloopname_ln5    (specloopname     ) [ 0000000000000000000000]
call_ln19           (call             ) [ 0000000000000000000000]
br_ln13             (br               ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nq">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nq"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="np">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="np"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doitgen_Pipeline_VITIS_LOOP_16_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doitgen_Pipeline_VITIS_LOOP_22_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_1_VITIS_LOOP_13_2_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="q_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="A_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="14" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="A_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="14" slack="0"/>
<pin id="155" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="64" slack="0"/>
<pin id="166" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 A_load_1/3 A_load_2/4 A_load_3/4 A_load_4/5 A_load_5/5 A_load_6/6 A_load_7/6 A_load_8/7 A_load_9/7 A_load_10/8 A_load_11/8 A_load_12/9 A_load_13/9 A_load_14/10 A_load_15/10 A_load_16/11 A_load_17/11 A_load_18/12 A_load_19/12 A_load_20/13 A_load_21/13 A_load_22/14 A_load_23/14 A_load_24/15 A_load_25/15 A_load_26/16 A_load_27/16 A_load_28/17 A_load_29/17 "/>
</bind>
</comp>

<comp id="169" class="1004" name="A_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="A_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="A_addr_4_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="A_addr_5_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="14" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="A_addr_6_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="14" slack="0"/>
<pin id="205" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="A_addr_7_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="14" slack="0"/>
<pin id="212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="A_addr_8_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="14" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="A_addr_9_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="14" slack="0"/>
<pin id="228" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_9/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="A_addr_10_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="14" slack="0"/>
<pin id="237" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_10/8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="A_addr_11_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="14" slack="0"/>
<pin id="244" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_11/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="A_addr_12_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="14" slack="0"/>
<pin id="253" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_12/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="A_addr_13_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="14" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_13/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="A_addr_14_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="14" slack="0"/>
<pin id="269" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_14/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="A_addr_15_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="14" slack="0"/>
<pin id="276" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_15/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="A_addr_16_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="14" slack="0"/>
<pin id="285" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_16/11 "/>
</bind>
</comp>

<comp id="288" class="1004" name="A_addr_17_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="14" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_17/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="A_addr_18_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="14" slack="0"/>
<pin id="301" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_18/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="A_addr_19_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="14" slack="0"/>
<pin id="308" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_19/12 "/>
</bind>
</comp>

<comp id="313" class="1004" name="A_addr_20_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="14" slack="0"/>
<pin id="317" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_20/13 "/>
</bind>
</comp>

<comp id="320" class="1004" name="A_addr_21_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="14" slack="0"/>
<pin id="324" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_21/13 "/>
</bind>
</comp>

<comp id="329" class="1004" name="A_addr_22_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="14" slack="0"/>
<pin id="333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_22/14 "/>
</bind>
</comp>

<comp id="336" class="1004" name="A_addr_23_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="14" slack="0"/>
<pin id="340" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_23/14 "/>
</bind>
</comp>

<comp id="345" class="1004" name="A_addr_24_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="14" slack="0"/>
<pin id="349" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_24/15 "/>
</bind>
</comp>

<comp id="352" class="1004" name="A_addr_25_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="14" slack="0"/>
<pin id="356" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_25/15 "/>
</bind>
</comp>

<comp id="361" class="1004" name="A_addr_26_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="14" slack="0"/>
<pin id="365" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_26/16 "/>
</bind>
</comp>

<comp id="368" class="1004" name="A_addr_27_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="14" slack="0"/>
<pin id="372" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_27/16 "/>
</bind>
</comp>

<comp id="377" class="1004" name="A_addr_28_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="14" slack="0"/>
<pin id="381" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_28/17 "/>
</bind>
</comp>

<comp id="384" class="1004" name="A_addr_29_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="14" slack="0"/>
<pin id="388" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_29/17 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="0"/>
<pin id="396" dir="0" index="2" bw="64" slack="0"/>
<pin id="397" dir="0" index="3" bw="64" slack="0"/>
<pin id="398" dir="0" index="4" bw="64" slack="0"/>
<pin id="399" dir="0" index="5" bw="64" slack="0"/>
<pin id="400" dir="0" index="6" bw="64" slack="0"/>
<pin id="401" dir="0" index="7" bw="64" slack="0"/>
<pin id="402" dir="0" index="8" bw="64" slack="0"/>
<pin id="403" dir="0" index="9" bw="64" slack="0"/>
<pin id="404" dir="0" index="10" bw="64" slack="0"/>
<pin id="405" dir="0" index="11" bw="64" slack="0"/>
<pin id="406" dir="0" index="12" bw="64" slack="0"/>
<pin id="407" dir="0" index="13" bw="64" slack="0"/>
<pin id="408" dir="0" index="14" bw="64" slack="0"/>
<pin id="409" dir="0" index="15" bw="64" slack="0"/>
<pin id="410" dir="0" index="16" bw="64" slack="0"/>
<pin id="411" dir="0" index="17" bw="64" slack="0"/>
<pin id="412" dir="0" index="18" bw="64" slack="0"/>
<pin id="413" dir="0" index="19" bw="64" slack="0"/>
<pin id="414" dir="0" index="20" bw="64" slack="0"/>
<pin id="415" dir="0" index="21" bw="64" slack="0"/>
<pin id="416" dir="0" index="22" bw="64" slack="0"/>
<pin id="417" dir="0" index="23" bw="64" slack="0"/>
<pin id="418" dir="0" index="24" bw="64" slack="0"/>
<pin id="419" dir="0" index="25" bw="64" slack="0"/>
<pin id="420" dir="0" index="26" bw="64" slack="0"/>
<pin id="421" dir="0" index="27" bw="64" slack="0"/>
<pin id="422" dir="0" index="28" bw="64" slack="0"/>
<pin id="423" dir="0" index="29" bw="64" slack="0"/>
<pin id="424" dir="0" index="30" bw="64" slack="0"/>
<pin id="425" dir="0" index="31" bw="64" slack="0"/>
<pin id="426" dir="0" index="32" bw="64" slack="0"/>
<pin id="427" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/18 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="0" slack="0"/>
<pin id="433" dir="0" index="1" bw="14" slack="18"/>
<pin id="434" dir="0" index="2" bw="64" slack="0"/>
<pin id="435" dir="0" index="3" bw="64" slack="0"/>
<pin id="436" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/20 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln10_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln10_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln10_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar_flatten_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="1"/>
<pin id="457" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln10_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln10_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="q_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="1"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_load/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="r_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="1"/>
<pin id="475" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln10_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln13_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln10_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln10_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="5" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln19_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="0"/>
<pin id="514" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln19_34_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_34/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln19_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln19_35_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_35/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln19_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="0" index="1" bw="5" slack="0"/>
<pin id="541" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln19_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_shl_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="0"/>
<pin id="550" dir="0" index="1" bw="9" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="0" index="1" bw="10" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln19_36_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_36/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln19_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="14" slack="0"/>
<pin id="570" dir="0" index="1" bw="11" slack="0"/>
<pin id="571" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln13_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln13_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="0" index="1" bw="9" slack="1"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln13_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="1"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln13_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln19_37_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="14" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_37/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln19_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="1"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln19_38_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_38/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln19_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="1"/>
<pin id="611" dir="0" index="1" bw="3" slack="0"/>
<pin id="612" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln19_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="1"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_3/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln19_39_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_39/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln19_40_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="1"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_40/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln19_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="14" slack="2"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_4/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln19_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="14" slack="2"/>
<pin id="634" dir="0" index="1" bw="4" slack="0"/>
<pin id="635" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_5/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln19_41_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_41/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln19_42_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_42/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln19_6_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="14" slack="3"/>
<pin id="647" dir="0" index="1" bw="4" slack="0"/>
<pin id="648" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_6/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln19_7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="14" slack="3"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_7/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln19_43_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="1"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_43/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln19_44_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="14" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_44/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln19_8_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="14" slack="4"/>
<pin id="665" dir="0" index="1" bw="5" slack="0"/>
<pin id="666" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_8/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln19_9_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="14" slack="4"/>
<pin id="670" dir="0" index="1" bw="5" slack="0"/>
<pin id="671" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_9/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln19_45_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="1"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_45/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln19_46_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="14" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_46/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln19_10_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="5"/>
<pin id="683" dir="0" index="1" bw="5" slack="0"/>
<pin id="684" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_10/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln19_11_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="5"/>
<pin id="688" dir="0" index="1" bw="5" slack="0"/>
<pin id="689" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_11/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln19_47_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="14" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_47/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln19_48_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_48/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln19_12_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="14" slack="6"/>
<pin id="701" dir="0" index="1" bw="5" slack="0"/>
<pin id="702" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_12/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln19_13_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="14" slack="6"/>
<pin id="706" dir="0" index="1" bw="5" slack="0"/>
<pin id="707" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_13/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln19_49_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="14" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_49/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln19_50_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="1"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_50/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln19_14_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="14" slack="7"/>
<pin id="719" dir="0" index="1" bw="5" slack="0"/>
<pin id="720" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_14/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln19_15_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="14" slack="7"/>
<pin id="724" dir="0" index="1" bw="5" slack="0"/>
<pin id="725" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_15/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln19_51_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="1"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_51/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln19_52_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_52/10 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln19_16_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="8"/>
<pin id="737" dir="0" index="1" bw="6" slack="0"/>
<pin id="738" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_16/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln19_17_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="14" slack="8"/>
<pin id="742" dir="0" index="1" bw="6" slack="0"/>
<pin id="743" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_17/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln19_53_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="1"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_53/11 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln19_54_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="14" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_54/11 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln19_18_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="14" slack="9"/>
<pin id="755" dir="0" index="1" bw="6" slack="0"/>
<pin id="756" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_18/11 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln19_19_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="14" slack="9"/>
<pin id="760" dir="0" index="1" bw="6" slack="0"/>
<pin id="761" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_19/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln19_55_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="14" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_55/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln19_56_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="14" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_56/12 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln19_20_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="14" slack="10"/>
<pin id="773" dir="0" index="1" bw="6" slack="0"/>
<pin id="774" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_20/12 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln19_21_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="14" slack="10"/>
<pin id="778" dir="0" index="1" bw="6" slack="0"/>
<pin id="779" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_21/12 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln19_57_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="14" slack="1"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_57/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln19_58_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="14" slack="1"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_58/13 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln19_22_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="14" slack="11"/>
<pin id="791" dir="0" index="1" bw="6" slack="0"/>
<pin id="792" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_22/13 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln19_23_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="11"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_23/13 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln19_59_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="14" slack="1"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_59/14 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln19_60_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="14" slack="1"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_60/14 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln19_24_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="14" slack="12"/>
<pin id="809" dir="0" index="1" bw="6" slack="0"/>
<pin id="810" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_24/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln19_25_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="14" slack="12"/>
<pin id="814" dir="0" index="1" bw="6" slack="0"/>
<pin id="815" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_25/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln19_61_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="1"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_61/15 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln19_62_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="14" slack="1"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_62/15 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln19_26_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="14" slack="13"/>
<pin id="827" dir="0" index="1" bw="6" slack="0"/>
<pin id="828" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_26/15 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln19_27_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="13"/>
<pin id="832" dir="0" index="1" bw="6" slack="0"/>
<pin id="833" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_27/15 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln19_63_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="14" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_63/16 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln19_64_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="14" slack="1"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_64/16 "/>
</bind>
</comp>

<comp id="843" class="1004" name="add_ln19_28_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="14" slack="14"/>
<pin id="845" dir="0" index="1" bw="6" slack="0"/>
<pin id="846" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_28/16 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln19_29_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="14"/>
<pin id="850" dir="0" index="1" bw="6" slack="0"/>
<pin id="851" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_29/16 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln19_65_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="1"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_65/17 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln19_66_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="14" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_66/17 "/>
</bind>
</comp>

<comp id="861" class="1004" name="bitcast_ln19_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="64" slack="14"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/18 "/>
</bind>
</comp>

<comp id="865" class="1004" name="bitcast_ln19_3_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="14"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_3/18 "/>
</bind>
</comp>

<comp id="869" class="1004" name="bitcast_ln19_5_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="13"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_5/18 "/>
</bind>
</comp>

<comp id="873" class="1004" name="bitcast_ln19_7_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="13"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_7/18 "/>
</bind>
</comp>

<comp id="877" class="1004" name="bitcast_ln19_9_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="12"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_9/18 "/>
</bind>
</comp>

<comp id="881" class="1004" name="bitcast_ln19_11_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="12"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_11/18 "/>
</bind>
</comp>

<comp id="885" class="1004" name="bitcast_ln19_13_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="11"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_13/18 "/>
</bind>
</comp>

<comp id="889" class="1004" name="bitcast_ln19_15_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="11"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_15/18 "/>
</bind>
</comp>

<comp id="893" class="1004" name="bitcast_ln19_17_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="10"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_17/18 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln19_19_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="10"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_19/18 "/>
</bind>
</comp>

<comp id="901" class="1004" name="bitcast_ln19_21_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="9"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_21/18 "/>
</bind>
</comp>

<comp id="905" class="1004" name="bitcast_ln19_23_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="9"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_23/18 "/>
</bind>
</comp>

<comp id="909" class="1004" name="bitcast_ln19_25_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="8"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_25/18 "/>
</bind>
</comp>

<comp id="913" class="1004" name="bitcast_ln19_27_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="8"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_27/18 "/>
</bind>
</comp>

<comp id="917" class="1004" name="bitcast_ln19_29_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="7"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_29/18 "/>
</bind>
</comp>

<comp id="921" class="1004" name="bitcast_ln19_31_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="7"/>
<pin id="923" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_31/18 "/>
</bind>
</comp>

<comp id="925" class="1004" name="bitcast_ln19_33_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="6"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_33/18 "/>
</bind>
</comp>

<comp id="929" class="1004" name="bitcast_ln19_35_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="6"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_35/18 "/>
</bind>
</comp>

<comp id="933" class="1004" name="bitcast_ln19_37_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="5"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_37/18 "/>
</bind>
</comp>

<comp id="937" class="1004" name="bitcast_ln19_39_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="5"/>
<pin id="939" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_39/18 "/>
</bind>
</comp>

<comp id="941" class="1004" name="bitcast_ln19_41_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="64" slack="4"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_41/18 "/>
</bind>
</comp>

<comp id="945" class="1004" name="bitcast_ln19_43_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="4"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_43/18 "/>
</bind>
</comp>

<comp id="949" class="1004" name="bitcast_ln19_45_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="3"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_45/18 "/>
</bind>
</comp>

<comp id="953" class="1004" name="bitcast_ln19_47_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="64" slack="3"/>
<pin id="955" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_47/18 "/>
</bind>
</comp>

<comp id="957" class="1004" name="bitcast_ln19_49_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="64" slack="2"/>
<pin id="959" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_49/18 "/>
</bind>
</comp>

<comp id="961" class="1004" name="bitcast_ln19_51_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="64" slack="2"/>
<pin id="963" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_51/18 "/>
</bind>
</comp>

<comp id="965" class="1004" name="bitcast_ln19_53_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="1"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_53/18 "/>
</bind>
</comp>

<comp id="969" class="1004" name="bitcast_ln19_55_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="1"/>
<pin id="971" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_55/18 "/>
</bind>
</comp>

<comp id="973" class="1004" name="bitcast_ln19_57_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="0"/>
<pin id="975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_57/18 "/>
</bind>
</comp>

<comp id="978" class="1004" name="bitcast_ln19_59_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_59/18 "/>
</bind>
</comp>

<comp id="983" class="1005" name="q_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="0"/>
<pin id="985" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="990" class="1005" name="r_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="0"/>
<pin id="992" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="997" class="1005" name="indvar_flatten_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="9" slack="0"/>
<pin id="999" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1007" class="1005" name="sub_ln19_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="14" slack="1"/>
<pin id="1009" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln19 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="A_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="14" slack="1"/>
<pin id="1044" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="A_addr_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="14" slack="1"/>
<pin id="1049" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="add_ln19_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="14" slack="1"/>
<pin id="1054" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln19_3_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="14" slack="1"/>
<pin id="1059" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="A_addr_2_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="14" slack="1"/>
<pin id="1064" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="A_addr_3_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="14" slack="1"/>
<pin id="1069" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="add_ln19_4_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="14" slack="1"/>
<pin id="1074" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_4 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="add_ln19_5_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="14" slack="1"/>
<pin id="1079" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_5 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="A_load_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="14"/>
<pin id="1084" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="1087" class="1005" name="A_load_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="14"/>
<pin id="1089" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="A_addr_4_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="14" slack="1"/>
<pin id="1094" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="A_addr_5_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="14" slack="1"/>
<pin id="1099" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="add_ln19_6_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="14" slack="1"/>
<pin id="1104" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_6 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="add_ln19_7_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="14" slack="1"/>
<pin id="1109" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_7 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="A_load_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="64" slack="13"/>
<pin id="1114" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="A_load_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="A_load_3_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="13"/>
<pin id="1119" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="A_load_3 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="A_addr_6_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="14" slack="1"/>
<pin id="1124" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="A_addr_7_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="14" slack="1"/>
<pin id="1129" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="add_ln19_8_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="14" slack="1"/>
<pin id="1134" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_8 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="add_ln19_9_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="14" slack="1"/>
<pin id="1139" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_9 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="A_load_4_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="12"/>
<pin id="1144" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="A_load_4 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="A_load_5_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="12"/>
<pin id="1149" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="A_load_5 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="A_addr_8_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="14" slack="1"/>
<pin id="1154" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="A_addr_9_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="14" slack="1"/>
<pin id="1159" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_9 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="add_ln19_10_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="14" slack="1"/>
<pin id="1164" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_10 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="add_ln19_11_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="14" slack="1"/>
<pin id="1169" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_11 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="A_load_6_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="64" slack="11"/>
<pin id="1174" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="A_load_6 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="A_load_7_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="11"/>
<pin id="1179" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="A_load_7 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="A_addr_10_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="14" slack="1"/>
<pin id="1184" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_10 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="A_addr_11_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="14" slack="1"/>
<pin id="1189" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_11 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="add_ln19_12_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="14" slack="1"/>
<pin id="1194" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_12 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="add_ln19_13_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="14" slack="1"/>
<pin id="1199" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_13 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="A_load_8_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="64" slack="10"/>
<pin id="1204" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="A_load_8 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="A_load_9_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="64" slack="10"/>
<pin id="1209" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="A_load_9 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="A_addr_12_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="14" slack="1"/>
<pin id="1214" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_12 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="A_addr_13_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="14" slack="1"/>
<pin id="1219" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_13 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="add_ln19_14_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="14" slack="1"/>
<pin id="1224" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_14 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="add_ln19_15_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="14" slack="1"/>
<pin id="1229" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_15 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="A_load_10_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="64" slack="9"/>
<pin id="1234" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="A_load_10 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="A_load_11_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="64" slack="9"/>
<pin id="1239" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="A_load_11 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="A_addr_14_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="14" slack="1"/>
<pin id="1244" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_14 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="A_addr_15_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="14" slack="1"/>
<pin id="1249" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_15 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="add_ln19_16_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="14" slack="1"/>
<pin id="1254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_16 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="add_ln19_17_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="14" slack="1"/>
<pin id="1259" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_17 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="A_load_12_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="64" slack="8"/>
<pin id="1264" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="A_load_12 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="A_load_13_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="64" slack="8"/>
<pin id="1269" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="A_load_13 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="A_addr_16_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="14" slack="1"/>
<pin id="1274" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_16 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="A_addr_17_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="14" slack="1"/>
<pin id="1279" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_17 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="add_ln19_18_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="14" slack="1"/>
<pin id="1284" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_18 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="add_ln19_19_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="14" slack="1"/>
<pin id="1289" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_19 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="A_load_14_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="64" slack="7"/>
<pin id="1294" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="A_load_14 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="A_load_15_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="64" slack="7"/>
<pin id="1299" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="A_load_15 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="A_addr_18_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="14" slack="1"/>
<pin id="1304" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_18 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="A_addr_19_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="14" slack="1"/>
<pin id="1309" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_19 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="add_ln19_20_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="14" slack="1"/>
<pin id="1314" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_20 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="add_ln19_21_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="14" slack="1"/>
<pin id="1319" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_21 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="A_load_16_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="64" slack="6"/>
<pin id="1324" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="A_load_16 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="A_load_17_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="64" slack="6"/>
<pin id="1329" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="A_load_17 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="A_addr_20_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="14" slack="1"/>
<pin id="1334" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_20 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="A_addr_21_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="14" slack="1"/>
<pin id="1339" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_21 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="add_ln19_22_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="14" slack="1"/>
<pin id="1344" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_22 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="add_ln19_23_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="14" slack="1"/>
<pin id="1349" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_23 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="A_load_18_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="64" slack="5"/>
<pin id="1354" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="A_load_18 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="A_load_19_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="64" slack="5"/>
<pin id="1359" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="A_load_19 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="A_addr_22_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="14" slack="1"/>
<pin id="1364" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_22 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="A_addr_23_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="14" slack="1"/>
<pin id="1369" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_23 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="add_ln19_24_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="14" slack="1"/>
<pin id="1374" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_24 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="add_ln19_25_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="14" slack="1"/>
<pin id="1379" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_25 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="A_load_20_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="64" slack="4"/>
<pin id="1384" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="A_load_20 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="A_load_21_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="64" slack="4"/>
<pin id="1389" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="A_load_21 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="A_addr_24_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="14" slack="1"/>
<pin id="1394" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_24 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="A_addr_25_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="14" slack="1"/>
<pin id="1399" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_25 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="add_ln19_26_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="14" slack="1"/>
<pin id="1404" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_26 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="add_ln19_27_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="14" slack="1"/>
<pin id="1409" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_27 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="A_load_22_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="64" slack="3"/>
<pin id="1414" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="A_load_22 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="A_load_23_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="64" slack="3"/>
<pin id="1419" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="A_load_23 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="A_addr_26_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="14" slack="1"/>
<pin id="1424" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_26 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="A_addr_27_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="14" slack="1"/>
<pin id="1429" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_27 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="add_ln19_28_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="14" slack="1"/>
<pin id="1434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_28 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="add_ln19_29_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="14" slack="1"/>
<pin id="1439" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19_29 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="A_load_24_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="64" slack="2"/>
<pin id="1444" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_load_24 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="A_load_25_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="64" slack="2"/>
<pin id="1449" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_load_25 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="A_addr_28_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="14" slack="1"/>
<pin id="1454" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_28 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="A_addr_29_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="14" slack="1"/>
<pin id="1459" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_29 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="A_load_26_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="64" slack="1"/>
<pin id="1464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_26 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="A_load_27_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="64" slack="1"/>
<pin id="1469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load_27 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="bitcast_ln19_1_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="64" slack="1"/>
<pin id="1474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="bitcast_ln19_3_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="64" slack="1"/>
<pin id="1479" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_3 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="bitcast_ln19_5_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="64" slack="1"/>
<pin id="1484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_5 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="bitcast_ln19_7_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="64" slack="1"/>
<pin id="1489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_7 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="bitcast_ln19_9_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="64" slack="1"/>
<pin id="1494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_9 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="bitcast_ln19_11_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="64" slack="1"/>
<pin id="1499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_11 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="bitcast_ln19_13_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="64" slack="1"/>
<pin id="1504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_13 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="bitcast_ln19_15_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="64" slack="1"/>
<pin id="1509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_15 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="bitcast_ln19_17_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="64" slack="1"/>
<pin id="1514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_17 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="bitcast_ln19_19_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="64" slack="1"/>
<pin id="1519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_19 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="bitcast_ln19_21_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="64" slack="1"/>
<pin id="1524" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_21 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="bitcast_ln19_23_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="64" slack="1"/>
<pin id="1529" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_23 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="bitcast_ln19_25_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="64" slack="1"/>
<pin id="1534" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_25 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="bitcast_ln19_27_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="64" slack="1"/>
<pin id="1539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_27 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="bitcast_ln19_29_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="64" slack="1"/>
<pin id="1544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_29 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="bitcast_ln19_31_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="64" slack="1"/>
<pin id="1549" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_31 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="bitcast_ln19_33_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="64" slack="1"/>
<pin id="1554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_33 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="bitcast_ln19_35_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="64" slack="1"/>
<pin id="1559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_35 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="bitcast_ln19_37_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="64" slack="1"/>
<pin id="1564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_37 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="bitcast_ln19_39_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="64" slack="1"/>
<pin id="1569" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_39 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="bitcast_ln19_41_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="64" slack="1"/>
<pin id="1574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_41 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="bitcast_ln19_43_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="64" slack="1"/>
<pin id="1579" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_43 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="bitcast_ln19_45_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="64" slack="1"/>
<pin id="1584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_45 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="bitcast_ln19_47_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="64" slack="1"/>
<pin id="1589" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_47 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="bitcast_ln19_49_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="64" slack="1"/>
<pin id="1594" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_49 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="bitcast_ln19_51_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="64" slack="1"/>
<pin id="1599" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_51 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="bitcast_ln19_53_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="64" slack="1"/>
<pin id="1604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_53 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="bitcast_ln19_55_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="64" slack="1"/>
<pin id="1609" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_55 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="bitcast_ln19_57_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="64" slack="1"/>
<pin id="1614" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_57 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="bitcast_ln19_59_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="64" slack="1"/>
<pin id="1619" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="144" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="169" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="185" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="201" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="217" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="233" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="249" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="265" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="281" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="6" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="297" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="318"><net_src comp="6" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="313" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="334"><net_src comp="6" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="6" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="329" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="344"><net_src comp="336" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="345" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="360"><net_src comp="352" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="366"><net_src comp="6" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="6" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="361" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="382"><net_src comp="6" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="392"><net_src comp="384" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="428"><net_src comp="118" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="429"><net_src comp="8" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="430"><net_src comp="10" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="437"><net_src comp="120" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="455" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="40" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="470" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="470" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="482" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="476" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="473" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="496" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="46" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="48" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="496" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="512" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="488" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="528" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="52" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="54" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="538" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="56" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="548" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="488" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="40" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="464" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="496" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="574" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="603"><net_src comp="60" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="613"><net_src comp="62" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="64" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="619" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="626"><net_src comp="623" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="68" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="644"><net_src comp="641" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="649"><net_src comp="70" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="72" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="667"><net_src comp="74" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="76" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="673" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="685"><net_src comp="78" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="80" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="703"><net_src comp="82" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="84" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="721"><net_src comp="86" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="88" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="727" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="739"><net_src comp="90" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="92" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="745" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="752"><net_src comp="749" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="757"><net_src comp="94" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="96" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="763" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="770"><net_src comp="767" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="775"><net_src comp="98" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="788"><net_src comp="785" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="793"><net_src comp="102" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="104" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="799" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="806"><net_src comp="803" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="811"><net_src comp="106" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="108" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="817" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="824"><net_src comp="821" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="829"><net_src comp="110" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="112" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="835" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="847"><net_src comp="114" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="116" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="853" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="393" pin=3"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="393" pin=5"/></net>

<net id="876"><net_src comp="873" pin="1"/><net_sink comp="393" pin=6"/></net>

<net id="880"><net_src comp="877" pin="1"/><net_sink comp="393" pin=7"/></net>

<net id="884"><net_src comp="881" pin="1"/><net_sink comp="393" pin=8"/></net>

<net id="888"><net_src comp="885" pin="1"/><net_sink comp="393" pin=9"/></net>

<net id="892"><net_src comp="889" pin="1"/><net_sink comp="393" pin=10"/></net>

<net id="896"><net_src comp="893" pin="1"/><net_sink comp="393" pin=11"/></net>

<net id="900"><net_src comp="897" pin="1"/><net_sink comp="393" pin=12"/></net>

<net id="904"><net_src comp="901" pin="1"/><net_sink comp="393" pin=13"/></net>

<net id="908"><net_src comp="905" pin="1"/><net_sink comp="393" pin=14"/></net>

<net id="912"><net_src comp="909" pin="1"/><net_sink comp="393" pin=15"/></net>

<net id="916"><net_src comp="913" pin="1"/><net_sink comp="393" pin=16"/></net>

<net id="920"><net_src comp="917" pin="1"/><net_sink comp="393" pin=17"/></net>

<net id="924"><net_src comp="921" pin="1"/><net_sink comp="393" pin=18"/></net>

<net id="928"><net_src comp="925" pin="1"/><net_sink comp="393" pin=19"/></net>

<net id="932"><net_src comp="929" pin="1"/><net_sink comp="393" pin=20"/></net>

<net id="936"><net_src comp="933" pin="1"/><net_sink comp="393" pin=21"/></net>

<net id="940"><net_src comp="937" pin="1"/><net_sink comp="393" pin=22"/></net>

<net id="944"><net_src comp="941" pin="1"/><net_sink comp="393" pin=23"/></net>

<net id="948"><net_src comp="945" pin="1"/><net_sink comp="393" pin=24"/></net>

<net id="952"><net_src comp="949" pin="1"/><net_sink comp="393" pin=25"/></net>

<net id="956"><net_src comp="953" pin="1"/><net_sink comp="393" pin=26"/></net>

<net id="960"><net_src comp="957" pin="1"/><net_sink comp="393" pin=27"/></net>

<net id="964"><net_src comp="961" pin="1"/><net_sink comp="393" pin=28"/></net>

<net id="968"><net_src comp="965" pin="1"/><net_sink comp="393" pin=29"/></net>

<net id="972"><net_src comp="969" pin="1"/><net_sink comp="393" pin=30"/></net>

<net id="976"><net_src comp="158" pin="7"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="393" pin=31"/></net>

<net id="981"><net_src comp="158" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="393" pin=32"/></net>

<net id="986"><net_src comp="132" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="993"><net_src comp="136" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1000"><net_src comp="140" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1010"><net_src comp="568" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1013"><net_src comp="1007" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1014"><net_src comp="1007" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1015"><net_src comp="1007" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1016"><net_src comp="1007" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1017"><net_src comp="1007" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1018"><net_src comp="1007" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1019"><net_src comp="1007" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1020"><net_src comp="1007" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1021"><net_src comp="1007" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1022"><net_src comp="1007" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1023"><net_src comp="1007" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1024"><net_src comp="1007" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1025"><net_src comp="1007" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1026"><net_src comp="1007" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1027"><net_src comp="1007" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1028"><net_src comp="1007" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1029"><net_src comp="1007" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1030"><net_src comp="1007" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1031"><net_src comp="1007" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1032"><net_src comp="1007" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1033"><net_src comp="1007" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1034"><net_src comp="1007" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1035"><net_src comp="1007" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1036"><net_src comp="1007" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1037"><net_src comp="1007" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1038"><net_src comp="1007" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1039"><net_src comp="1007" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1040"><net_src comp="1007" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1041"><net_src comp="1007" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1045"><net_src comp="144" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1050"><net_src comp="151" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1055"><net_src comp="609" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1060"><net_src comp="614" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1065"><net_src comp="169" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1070"><net_src comp="176" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1075"><net_src comp="627" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1080"><net_src comp="632" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1085"><net_src comp="158" pin="7"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1090"><net_src comp="158" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1095"><net_src comp="185" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1100"><net_src comp="192" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1105"><net_src comp="645" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1110"><net_src comp="650" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1115"><net_src comp="158" pin="7"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1120"><net_src comp="158" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1125"><net_src comp="201" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1130"><net_src comp="208" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1135"><net_src comp="663" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1140"><net_src comp="668" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1145"><net_src comp="158" pin="7"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1150"><net_src comp="158" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1155"><net_src comp="217" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1160"><net_src comp="224" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1165"><net_src comp="681" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1170"><net_src comp="686" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1175"><net_src comp="158" pin="7"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1180"><net_src comp="158" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1185"><net_src comp="233" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1190"><net_src comp="240" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1195"><net_src comp="699" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1200"><net_src comp="704" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1205"><net_src comp="158" pin="7"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1210"><net_src comp="158" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1215"><net_src comp="249" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1220"><net_src comp="256" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1225"><net_src comp="717" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1230"><net_src comp="722" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1235"><net_src comp="158" pin="7"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1240"><net_src comp="158" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1245"><net_src comp="265" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1250"><net_src comp="272" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1255"><net_src comp="735" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1260"><net_src comp="740" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1265"><net_src comp="158" pin="7"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1270"><net_src comp="158" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1275"><net_src comp="281" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1280"><net_src comp="288" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1285"><net_src comp="753" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1290"><net_src comp="758" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1295"><net_src comp="158" pin="7"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1300"><net_src comp="158" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1305"><net_src comp="297" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1310"><net_src comp="304" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1315"><net_src comp="771" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1320"><net_src comp="776" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1325"><net_src comp="158" pin="7"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1330"><net_src comp="158" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1335"><net_src comp="313" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1340"><net_src comp="320" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1345"><net_src comp="789" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1350"><net_src comp="794" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1355"><net_src comp="158" pin="7"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1360"><net_src comp="158" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1365"><net_src comp="329" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1370"><net_src comp="336" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1375"><net_src comp="807" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1380"><net_src comp="812" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1385"><net_src comp="158" pin="7"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1390"><net_src comp="158" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1395"><net_src comp="345" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1400"><net_src comp="352" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1405"><net_src comp="825" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1410"><net_src comp="830" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1415"><net_src comp="158" pin="7"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1420"><net_src comp="158" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1425"><net_src comp="361" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1430"><net_src comp="368" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1435"><net_src comp="843" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1440"><net_src comp="848" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1445"><net_src comp="158" pin="7"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1450"><net_src comp="158" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1455"><net_src comp="377" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1460"><net_src comp="384" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1465"><net_src comp="158" pin="7"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1470"><net_src comp="158" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1475"><net_src comp="861" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="393" pin=3"/></net>

<net id="1480"><net_src comp="865" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="1485"><net_src comp="869" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="393" pin=5"/></net>

<net id="1490"><net_src comp="873" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="393" pin=6"/></net>

<net id="1495"><net_src comp="877" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="393" pin=7"/></net>

<net id="1500"><net_src comp="881" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="393" pin=8"/></net>

<net id="1505"><net_src comp="885" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="393" pin=9"/></net>

<net id="1510"><net_src comp="889" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="393" pin=10"/></net>

<net id="1515"><net_src comp="893" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="393" pin=11"/></net>

<net id="1520"><net_src comp="897" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="393" pin=12"/></net>

<net id="1525"><net_src comp="901" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="393" pin=13"/></net>

<net id="1530"><net_src comp="905" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="393" pin=14"/></net>

<net id="1535"><net_src comp="909" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="393" pin=15"/></net>

<net id="1540"><net_src comp="913" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="393" pin=16"/></net>

<net id="1545"><net_src comp="917" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="393" pin=17"/></net>

<net id="1550"><net_src comp="921" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="393" pin=18"/></net>

<net id="1555"><net_src comp="925" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="393" pin=19"/></net>

<net id="1560"><net_src comp="929" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="393" pin=20"/></net>

<net id="1565"><net_src comp="933" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="393" pin=21"/></net>

<net id="1570"><net_src comp="937" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="393" pin=22"/></net>

<net id="1575"><net_src comp="941" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="393" pin=23"/></net>

<net id="1580"><net_src comp="945" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="393" pin=24"/></net>

<net id="1585"><net_src comp="949" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="393" pin=25"/></net>

<net id="1590"><net_src comp="953" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="393" pin=26"/></net>

<net id="1595"><net_src comp="957" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="393" pin=27"/></net>

<net id="1600"><net_src comp="961" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="393" pin=28"/></net>

<net id="1605"><net_src comp="965" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="393" pin=29"/></net>

<net id="1610"><net_src comp="969" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="393" pin=30"/></net>

<net id="1615"><net_src comp="973" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="393" pin=31"/></net>

<net id="1620"><net_src comp="978" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="393" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {20 21 }
	Port: sum | {18 19 }
 - Input state : 
	Port: doitgen : A | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: doitgen : C4 | {18 19 }
	Port: doitgen : sum | {20 21 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
	State 2
		icmp_ln10 : 1
		add_ln10_1 : 1
		br_ln10 : 2
		add_ln10 : 1
		icmp_ln13 : 1
		select_ln10 : 2
		select_ln10_1 : 2
		tmp : 3
		zext_ln19 : 4
		tmp_1 : 3
		zext_ln19_34 : 4
		add_ln19 : 5
		zext_ln19_35 : 3
		add_ln19_1 : 6
		trunc_ln19 : 7
		p_shl : 8
		tmp_2 : 7
		zext_ln19_36 : 8
		sub_ln19 : 9
		add_ln13 : 3
		store_ln13 : 2
		store_ln13 : 3
		store_ln13 : 4
	State 3
		A_addr : 1
		A_addr_1 : 1
		A_load : 2
		A_load_1 : 2
	State 4
		A_addr_2 : 1
		A_addr_3 : 1
		A_load_2 : 2
		A_load_3 : 2
	State 5
		A_addr_4 : 1
		A_addr_5 : 1
		A_load_4 : 2
		A_load_5 : 2
	State 6
		A_addr_6 : 1
		A_addr_7 : 1
		A_load_6 : 2
		A_load_7 : 2
	State 7
		A_addr_8 : 1
		A_addr_9 : 1
		A_load_8 : 2
		A_load_9 : 2
	State 8
		A_addr_10 : 1
		A_addr_11 : 1
		A_load_10 : 2
		A_load_11 : 2
	State 9
		A_addr_12 : 1
		A_addr_13 : 1
		A_load_12 : 2
		A_load_13 : 2
	State 10
		A_addr_14 : 1
		A_addr_15 : 1
		A_load_14 : 2
		A_load_15 : 2
	State 11
		A_addr_16 : 1
		A_addr_17 : 1
		A_load_16 : 2
		A_load_17 : 2
	State 12
		A_addr_18 : 1
		A_addr_19 : 1
		A_load_18 : 2
		A_load_19 : 2
	State 13
		A_addr_20 : 1
		A_addr_21 : 1
		A_load_20 : 2
		A_load_21 : 2
	State 14
		A_addr_22 : 1
		A_addr_23 : 1
		A_load_22 : 2
		A_load_23 : 2
	State 15
		A_addr_24 : 1
		A_addr_25 : 1
		A_load_24 : 2
		A_load_25 : 2
	State 16
		A_addr_26 : 1
		A_addr_27 : 1
		A_load_26 : 2
		A_load_27 : 2
	State 17
		A_addr_28 : 1
		A_addr_29 : 1
		A_load_28 : 2
		A_load_29 : 2
	State 18
		bitcast_ln19_57 : 1
		bitcast_ln19_59 : 1
		call_ln19 : 2
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |    22   | 6.24833 |   8603  |   3035  |
|          | grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431 |    0    |  0.387  |   108   |    51   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              add_ln10_1_fu_464              |    0    |    0    |    0    |    16   |
|          |               add_ln10_fu_476               |    0    |    0    |    0    |    12   |
|          |               add_ln19_fu_528               |    0    |    0    |    0    |    18   |
|          |              add_ln19_1_fu_538              |    0    |    0    |    0    |    18   |
|          |               add_ln13_fu_574               |    0    |    0    |    0    |    12   |
|          |              add_ln19_2_fu_609              |    0    |    0    |    0    |    21   |
|          |              add_ln19_3_fu_614              |    0    |    0    |    0    |    21   |
|          |              add_ln19_4_fu_627              |    0    |    0    |    0    |    21   |
|          |              add_ln19_5_fu_632              |    0    |    0    |    0    |    21   |
|          |              add_ln19_6_fu_645              |    0    |    0    |    0    |    21   |
|          |              add_ln19_7_fu_650              |    0    |    0    |    0    |    21   |
|          |              add_ln19_8_fu_663              |    0    |    0    |    0    |    21   |
|          |              add_ln19_9_fu_668              |    0    |    0    |    0    |    21   |
|          |              add_ln19_10_fu_681             |    0    |    0    |    0    |    21   |
|          |              add_ln19_11_fu_686             |    0    |    0    |    0    |    21   |
|          |              add_ln19_12_fu_699             |    0    |    0    |    0    |    21   |
|    add   |              add_ln19_13_fu_704             |    0    |    0    |    0    |    21   |
|          |              add_ln19_14_fu_717             |    0    |    0    |    0    |    21   |
|          |              add_ln19_15_fu_722             |    0    |    0    |    0    |    21   |
|          |              add_ln19_16_fu_735             |    0    |    0    |    0    |    21   |
|          |              add_ln19_17_fu_740             |    0    |    0    |    0    |    21   |
|          |              add_ln19_18_fu_753             |    0    |    0    |    0    |    21   |
|          |              add_ln19_19_fu_758             |    0    |    0    |    0    |    21   |
|          |              add_ln19_20_fu_771             |    0    |    0    |    0    |    21   |
|          |              add_ln19_21_fu_776             |    0    |    0    |    0    |    21   |
|          |              add_ln19_22_fu_789             |    0    |    0    |    0    |    21   |
|          |              add_ln19_23_fu_794             |    0    |    0    |    0    |    21   |
|          |              add_ln19_24_fu_807             |    0    |    0    |    0    |    21   |
|          |              add_ln19_25_fu_812             |    0    |    0    |    0    |    21   |
|          |              add_ln19_26_fu_825             |    0    |    0    |    0    |    21   |
|          |              add_ln19_27_fu_830             |    0    |    0    |    0    |    21   |
|          |              add_ln19_28_fu_843             |    0    |    0    |    0    |    21   |
|          |              add_ln19_29_fu_848             |    0    |    0    |    0    |    21   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               sub_ln19_fu_568               |    0    |    0    |    0    |    21   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln10_fu_458              |    0    |    0    |    0    |    11   |
|          |               icmp_ln13_fu_482              |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  select  |              select_ln10_fu_488             |    0    |    0    |    0    |    5    |
|          |             select_ln10_1_fu_496            |    0    |    0    |    0    |    5    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_504                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                 tmp_1_fu_516                |    0    |    0    |    0    |    0    |
|          |                 p_shl_fu_548                |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_556                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln19_fu_512              |    0    |    0    |    0    |    0    |
|          |             zext_ln19_34_fu_524             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_35_fu_534             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_36_fu_564             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_37_fu_595             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_38_fu_604             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_39_fu_619             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_40_fu_623             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_41_fu_637             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_42_fu_641             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_43_fu_655             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_44_fu_659             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_45_fu_673             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_46_fu_677             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_47_fu_691             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_48_fu_695             |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln19_49_fu_709             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_50_fu_713             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_51_fu_727             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_52_fu_731             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_53_fu_745             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_54_fu_749             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_55_fu_763             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_56_fu_767             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_57_fu_781             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_58_fu_785             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_59_fu_799             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_60_fu_803             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_61_fu_817             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_62_fu_821             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_63_fu_835             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_64_fu_839             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_65_fu_853             |    0    |    0    |    0    |    0    |
|          |             zext_ln19_66_fu_857             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln19_fu_544              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |                or_ln19_fu_599               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    22   | 6.63533 |   8711  |   3801  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   A_addr_10_reg_1182   |   14   |
|   A_addr_11_reg_1187   |   14   |
|   A_addr_12_reg_1212   |   14   |
|   A_addr_13_reg_1217   |   14   |
|   A_addr_14_reg_1242   |   14   |
|   A_addr_15_reg_1247   |   14   |
|   A_addr_16_reg_1272   |   14   |
|   A_addr_17_reg_1277   |   14   |
|   A_addr_18_reg_1302   |   14   |
|   A_addr_19_reg_1307   |   14   |
|    A_addr_1_reg_1047   |   14   |
|   A_addr_20_reg_1332   |   14   |
|   A_addr_21_reg_1337   |   14   |
|   A_addr_22_reg_1362   |   14   |
|   A_addr_23_reg_1367   |   14   |
|   A_addr_24_reg_1392   |   14   |
|   A_addr_25_reg_1397   |   14   |
|   A_addr_26_reg_1422   |   14   |
|   A_addr_27_reg_1427   |   14   |
|   A_addr_28_reg_1452   |   14   |
|   A_addr_29_reg_1457   |   14   |
|    A_addr_2_reg_1062   |   14   |
|    A_addr_3_reg_1067   |   14   |
|    A_addr_4_reg_1092   |   14   |
|    A_addr_5_reg_1097   |   14   |
|    A_addr_6_reg_1122   |   14   |
|    A_addr_7_reg_1127   |   14   |
|    A_addr_8_reg_1152   |   14   |
|    A_addr_9_reg_1157   |   14   |
|     A_addr_reg_1042    |   14   |
|   A_load_10_reg_1232   |   64   |
|   A_load_11_reg_1237   |   64   |
|   A_load_12_reg_1262   |   64   |
|   A_load_13_reg_1267   |   64   |
|   A_load_14_reg_1292   |   64   |
|   A_load_15_reg_1297   |   64   |
|   A_load_16_reg_1322   |   64   |
|   A_load_17_reg_1327   |   64   |
|   A_load_18_reg_1352   |   64   |
|   A_load_19_reg_1357   |   64   |
|    A_load_1_reg_1087   |   64   |
|   A_load_20_reg_1382   |   64   |
|   A_load_21_reg_1387   |   64   |
|   A_load_22_reg_1412   |   64   |
|   A_load_23_reg_1417   |   64   |
|   A_load_24_reg_1442   |   64   |
|   A_load_25_reg_1447   |   64   |
|   A_load_26_reg_1462   |   64   |
|   A_load_27_reg_1467   |   64   |
|    A_load_2_reg_1112   |   64   |
|    A_load_3_reg_1117   |   64   |
|    A_load_4_reg_1142   |   64   |
|    A_load_5_reg_1147   |   64   |
|    A_load_6_reg_1172   |   64   |
|    A_load_7_reg_1177   |   64   |
|    A_load_8_reg_1202   |   64   |
|    A_load_9_reg_1207   |   64   |
|     A_load_reg_1082    |   64   |
|  add_ln19_10_reg_1162  |   14   |
|  add_ln19_11_reg_1167  |   14   |
|  add_ln19_12_reg_1192  |   14   |
|  add_ln19_13_reg_1197  |   14   |
|  add_ln19_14_reg_1222  |   14   |
|  add_ln19_15_reg_1227  |   14   |
|  add_ln19_16_reg_1252  |   14   |
|  add_ln19_17_reg_1257  |   14   |
|  add_ln19_18_reg_1282  |   14   |
|  add_ln19_19_reg_1287  |   14   |
|  add_ln19_20_reg_1312  |   14   |
|  add_ln19_21_reg_1317  |   14   |
|  add_ln19_22_reg_1342  |   14   |
|  add_ln19_23_reg_1347  |   14   |
|  add_ln19_24_reg_1372  |   14   |
|  add_ln19_25_reg_1377  |   14   |
|  add_ln19_26_reg_1402  |   14   |
|  add_ln19_27_reg_1407  |   14   |
|  add_ln19_28_reg_1432  |   14   |
|  add_ln19_29_reg_1437  |   14   |
|   add_ln19_2_reg_1052  |   14   |
|   add_ln19_3_reg_1057  |   14   |
|   add_ln19_4_reg_1072  |   14   |
|   add_ln19_5_reg_1077  |   14   |
|   add_ln19_6_reg_1102  |   14   |
|   add_ln19_7_reg_1107  |   14   |
|   add_ln19_8_reg_1132  |   14   |
|   add_ln19_9_reg_1137  |   14   |
|bitcast_ln19_11_reg_1497|   64   |
|bitcast_ln19_13_reg_1502|   64   |
|bitcast_ln19_15_reg_1507|   64   |
|bitcast_ln19_17_reg_1512|   64   |
|bitcast_ln19_19_reg_1517|   64   |
| bitcast_ln19_1_reg_1472|   64   |
|bitcast_ln19_21_reg_1522|   64   |
|bitcast_ln19_23_reg_1527|   64   |
|bitcast_ln19_25_reg_1532|   64   |
|bitcast_ln19_27_reg_1537|   64   |
|bitcast_ln19_29_reg_1542|   64   |
|bitcast_ln19_31_reg_1547|   64   |
|bitcast_ln19_33_reg_1552|   64   |
|bitcast_ln19_35_reg_1557|   64   |
|bitcast_ln19_37_reg_1562|   64   |
|bitcast_ln19_39_reg_1567|   64   |
| bitcast_ln19_3_reg_1477|   64   |
|bitcast_ln19_41_reg_1572|   64   |
|bitcast_ln19_43_reg_1577|   64   |
|bitcast_ln19_45_reg_1582|   64   |
|bitcast_ln19_47_reg_1587|   64   |
|bitcast_ln19_49_reg_1592|   64   |
|bitcast_ln19_51_reg_1597|   64   |
|bitcast_ln19_53_reg_1602|   64   |
|bitcast_ln19_55_reg_1607|   64   |
|bitcast_ln19_57_reg_1612|   64   |
|bitcast_ln19_59_reg_1617|   64   |
| bitcast_ln19_5_reg_1482|   64   |
| bitcast_ln19_7_reg_1487|   64   |
| bitcast_ln19_9_reg_1492|   64   |
| indvar_flatten_reg_997 |    9   |
|        q_reg_983       |    5   |
|        r_reg_990       |    5   |
|    sub_ln19_reg_1007   |   14   |
+------------------------+--------+
|          Total         |  4557  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_158              |  p0  |  30  |  14  |   420  ||   145   |
|              grp_access_fu_158              |  p2  |  30  |   0  |    0   ||   145   |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p3  |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p4  |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p5  |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p6  |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p7  |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p8  |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p9  |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p10 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p11 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p12 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p13 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p14 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p15 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p16 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p17 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p18 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p19 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p20 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p21 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p22 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p23 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p24 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p25 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p26 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p27 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p28 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p29 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p30 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p31 |   2  |  64  |   128  ||    9    |
| grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393 |  p32 |   2  |  64  |   128  ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |  4260  ||  13.068 ||   560   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    6   |  8711  |  3801  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   560  |
|  Register |    -   |    -   |  4557  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   19   |  13268 |  4361  |
+-----------+--------+--------+--------+--------+
