{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476555539251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476555539256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 15 20:18:59 2016 " "Processing started: Sat Oct 15 20:18:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476555539256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476555539256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uppgift_vhdl_5_extra -c uppgift_vhdl_5_extra " "Command: quartus_map --read_settings_files=on --write_settings_files=off uppgift_vhdl_5_extra -c uppgift_vhdl_5_extra" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476555539256 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1476555540406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uppgift_vhdl_5_extra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uppgift_vhdl_5_extra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uppgift_vhdl_5_extra-rtl " "Found design unit 1: uppgift_vhdl_5_extra-rtl" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476555562302 ""} { "Info" "ISGN_ENTITY_NAME" "1 uppgift_vhdl_5_extra " "Found entity 1: uppgift_vhdl_5_extra" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476555562302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1476555562302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uppgift_vhdl_5_extra " "Elaborating entity \"uppgift_vhdl_5_extra\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1476555562421 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n_delay2 uppgift_vhdl_5_extra.vhd(61) " "Verilog HDL or VHDL warning at uppgift_vhdl_5_extra.vhd(61): object \"reset_n_delay2\" assigned a value but never read" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476555562501 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key1_delay2 uppgift_vhdl_5_extra.vhd(63) " "Verilog HDL or VHDL warning at uppgift_vhdl_5_extra.vhd(63): object \"key1_delay2\" assigned a value but never read" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476555562501 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key2_delay2 uppgift_vhdl_5_extra.vhd(64) " "Verilog HDL or VHDL warning at uppgift_vhdl_5_extra.vhd(64): object \"key2_delay2\" assigned a value but never read" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476555562501 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key3_lock_command_delay2 uppgift_vhdl_5_extra.vhd(65) " "Verilog HDL or VHDL warning at uppgift_vhdl_5_extra.vhd(65): object \"key3_lock_command_delay2\" assigned a value but never read" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1476555562501 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n uppgift_vhdl_5_extra.vhd(89) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(89): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562501 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0 uppgift_vhdl_5_extra.vhd(90) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(90): signal \"key0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562501 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 uppgift_vhdl_5_extra.vhd(91) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(91): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562502 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2 uppgift_vhdl_5_extra.vhd(92) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(92): signal \"key2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562502 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key3_lock_command uppgift_vhdl_5_extra.vhd(93) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(93): signal \"key3_lock_command\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562502 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n_delay1 uppgift_vhdl_5_extra.vhd(95) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(95): signal \"reset_n_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562502 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0_delay1 uppgift_vhdl_5_extra.vhd(96) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(96): signal \"key0_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562502 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1_delay1 uppgift_vhdl_5_extra.vhd(97) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(97): signal \"key1_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562502 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2_delay1 uppgift_vhdl_5_extra.vhd(98) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(98): signal \"key2_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562502 "|uppgift_vhdl_5_extra"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key3_lock_command_delay1 uppgift_vhdl_5_extra.vhd(99) " "VHDL Process Statement warning at uppgift_vhdl_5_extra.vhd(99): signal \"key3_lock_command_delay1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1476555562503 "|uppgift_vhdl_5_extra"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr2_wrong_sequence GND " "Pin \"ledr2_wrong_sequence\" is stuck at GND" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1476555564498 "|uppgift_vhdl_5_extra|ledr2_wrong_sequence"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1476555564498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1476555564706 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "door_lock_state High " "Register door_lock_state will power up to High" {  } { { "uppgift_vhdl_5_extra.vhd" "" { Text "C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift5/Uppgift5_extra/uppgift_vhdl_5_extra.vhd" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1476555564939 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1476555564939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1476555565985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1476555565985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1476555566665 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1476555566665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1476555566665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1476555566665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476555566711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 15 20:19:26 2016 " "Processing ended: Sat Oct 15 20:19:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476555566711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476555566711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476555566711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1476555566711 ""}
