 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 19:16:38 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__4_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__4_/Q (DFFX1_HVT)         0.21       0.21 r
  U11012/Y (NAND2X0_HVT)                   0.08       0.28 f
  U10461/Y (OA22X1_HVT)                    0.10       0.38 f
  U10447/Y (NAND2X0_HVT)                   0.05       0.43 r
  U10445/Y (OA21X1_HVT)                    0.13       0.56 r
  U10313/Y (NAND3X2_HVT)                   0.17       0.73 f
  U10238/Y (INVX0_HVT)                     0.05       0.78 r
  U10274/Y (AO22X1_HVT)                    0.11       0.89 r
  U10270/Y (AND2X1_HVT)                    0.08       0.98 r
  U10269/Y (AO21X1_HVT)                    0.06       1.04 r
  U10265/Y (NAND3X0_HVT)                   0.07       1.11 f
  U10437/Y (NAND3X0_HVT)                   0.06       1.17 r
  U10436/Y (AO21X1_HVT)                    0.12       1.28 r
  U10233/Y (NAND2X2_HVT)                   0.14       1.42 f
  U10231/Y (MUX21X1_HVT)                   0.15       1.57 r
  U10262/Y (OR2X1_HVT)                     0.09       1.66 r
  U10259/Y (NAND2X0_HVT)                   0.05       1.71 f
  U10258/Y (AO21X1_HVT)                    0.07       1.78 f
  U10257/Y (INVX0_HVT)                     0.03       1.81 r
  U11138/Y (NAND3X0_HVT)                   0.07       1.88 f
  U10222/Y (NAND2X4_HVT)                   0.15       2.03 r
  U10451/Y (MUX21X1_HVT)                   0.15       2.18 f
  U11140/Y (NAND2X0_HVT)                   0.06       2.24 r
  U10216/Y (NAND3X0_HVT)                   0.08       2.32 f
  U10215/Y (AO21X1_HVT)                    0.08       2.40 f
  U10302/Y (NAND2X0_HVT)                   0.05       2.45 r
  U10299/Y (AO21X1_HVT)                    0.13       2.58 r
  U10290/Y (NAND2X0_HVT)                   0.06       2.65 f
  U10289/Y (NAND2X0_HVT)                   0.05       2.70 r
  U10288/Y (AO22X1_HVT)                    0.10       2.80 r
  U10293/Y (AO22X1_HVT)                    0.10       2.91 r
  res4_comp_reg_2_/D (DFFX1_HVT)           0.00       2.91 r
  data arrival time                                   2.91

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_2_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.09       2.91
  data required time                                  2.91
  -----------------------------------------------------------
  data required time                                  2.91
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: part_reg_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__4_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__4_/Q (DFFX1_HVT)         0.21       0.21 r
  U11012/Y (NAND2X0_HVT)                   0.08       0.28 f
  U10461/Y (OA22X1_HVT)                    0.10       0.38 f
  U10447/Y (NAND2X0_HVT)                   0.05       0.43 r
  U10445/Y (OA21X1_HVT)                    0.13       0.56 r
  U10313/Y (NAND3X2_HVT)                   0.17       0.73 f
  U10238/Y (INVX0_HVT)                     0.05       0.78 r
  U10274/Y (AO22X1_HVT)                    0.11       0.89 r
  U10270/Y (AND2X1_HVT)                    0.08       0.98 r
  U10269/Y (AO21X1_HVT)                    0.06       1.04 r
  U10265/Y (NAND3X0_HVT)                   0.07       1.11 f
  U10437/Y (NAND3X0_HVT)                   0.06       1.17 r
  U10436/Y (AO21X1_HVT)                    0.12       1.28 r
  U10233/Y (NAND2X2_HVT)                   0.14       1.42 f
  U10231/Y (MUX21X1_HVT)                   0.15       1.57 r
  U10262/Y (OR2X1_HVT)                     0.09       1.66 r
  U10259/Y (NAND2X0_HVT)                   0.05       1.71 f
  U10258/Y (AO21X1_HVT)                    0.07       1.78 f
  U10257/Y (INVX0_HVT)                     0.03       1.81 r
  U11138/Y (NAND3X0_HVT)                   0.07       1.88 f
  U10222/Y (NAND2X4_HVT)                   0.15       2.03 r
  U10451/Y (MUX21X1_HVT)                   0.15       2.18 f
  U11140/Y (NAND2X0_HVT)                   0.06       2.24 r
  U10216/Y (NAND3X0_HVT)                   0.08       2.32 f
  U10215/Y (AO21X1_HVT)                    0.08       2.40 f
  U10302/Y (NAND2X0_HVT)                   0.05       2.45 r
  U10299/Y (AO21X1_HVT)                    0.13       2.58 r
  U10218/Y (AND2X1_HVT)                    0.08       2.66 r
  U10217/Y (INVX1_HVT)                     0.04       2.71 f
  U15315/Y (MUX21X1_HVT)                   0.12       2.83 r
  U15316/Y (AND2X1_HVT)                    0.07       2.90 r
  res4_comp_reg_0_/D (DFFX1_HVT)           0.00       2.90 r
  data arrival time                                   2.90

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_0_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.08       2.92
  data required time                                  2.92
  -----------------------------------------------------------
  data required time                                  2.92
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: part_reg_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__4_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__4_/Q (DFFX1_HVT)         0.21       0.21 r
  U11012/Y (NAND2X0_HVT)                   0.08       0.28 f
  U10461/Y (OA22X1_HVT)                    0.10       0.38 f
  U10447/Y (NAND2X0_HVT)                   0.05       0.43 r
  U10445/Y (OA21X1_HVT)                    0.13       0.56 r
  U10313/Y (NAND3X2_HVT)                   0.17       0.73 f
  U10238/Y (INVX0_HVT)                     0.05       0.78 r
  U10274/Y (AO22X1_HVT)                    0.11       0.89 r
  U10270/Y (AND2X1_HVT)                    0.08       0.98 r
  U10269/Y (AO21X1_HVT)                    0.06       1.04 r
  U10265/Y (NAND3X0_HVT)                   0.07       1.11 f
  U10437/Y (NAND3X0_HVT)                   0.06       1.17 r
  U10436/Y (AO21X1_HVT)                    0.12       1.28 r
  U10233/Y (NAND2X2_HVT)                   0.14       1.42 f
  U10231/Y (MUX21X1_HVT)                   0.15       1.57 r
  U10262/Y (OR2X1_HVT)                     0.09       1.66 r
  U10259/Y (NAND2X0_HVT)                   0.05       1.71 f
  U10258/Y (AO21X1_HVT)                    0.07       1.78 f
  U10257/Y (INVX0_HVT)                     0.03       1.81 r
  U11138/Y (NAND3X0_HVT)                   0.07       1.88 f
  U10222/Y (NAND2X4_HVT)                   0.15       2.03 r
  U10451/Y (MUX21X1_HVT)                   0.15       2.18 f
  U11140/Y (NAND2X0_HVT)                   0.06       2.24 r
  U10216/Y (NAND3X0_HVT)                   0.08       2.32 f
  U10215/Y (AO21X1_HVT)                    0.08       2.40 f
  U10302/Y (NAND2X0_HVT)                   0.05       2.45 r
  U10299/Y (AO21X1_HVT)                    0.13       2.58 r
  U10290/Y (NAND2X0_HVT)                   0.06       2.65 f
  U10289/Y (NAND2X0_HVT)                   0.05       2.70 r
  U10288/Y (AO22X1_HVT)                    0.10       2.80 r
  U11199/Y (AO22X1_HVT)                    0.10       2.90 r
  res4_comp_reg_1_/D (DFFX1_HVT)           0.00       2.90 r
  data arrival time                                   2.90

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_1_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.09       2.91
  data required time                                  2.91
  -----------------------------------------------------------
  data required time                                  2.91
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: part_reg_reg_5__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_5__4_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_5__4_/Q (DFFX1_HVT)         0.21       0.21 r
  U11012/Y (NAND2X0_HVT)                   0.08       0.28 f
  U10461/Y (OA22X1_HVT)                    0.10       0.38 f
  U10447/Y (NAND2X0_HVT)                   0.05       0.43 r
  U10445/Y (OA21X1_HVT)                    0.13       0.56 r
  U10313/Y (NAND3X2_HVT)                   0.17       0.73 f
  U10238/Y (INVX0_HVT)                     0.05       0.78 r
  U10274/Y (AO22X1_HVT)                    0.11       0.89 r
  U10270/Y (AND2X1_HVT)                    0.08       0.98 r
  U10269/Y (AO21X1_HVT)                    0.06       1.04 r
  U10265/Y (NAND3X0_HVT)                   0.07       1.11 f
  U10437/Y (NAND3X0_HVT)                   0.06       1.17 r
  U10436/Y (AO21X1_HVT)                    0.12       1.28 r
  U10233/Y (NAND2X2_HVT)                   0.14       1.42 f
  U10231/Y (MUX21X1_HVT)                   0.15       1.57 r
  U10262/Y (OR2X1_HVT)                     0.09       1.66 r
  U10259/Y (NAND2X0_HVT)                   0.05       1.71 f
  U10258/Y (AO21X1_HVT)                    0.07       1.78 f
  U10257/Y (INVX0_HVT)                     0.03       1.81 r
  U11138/Y (NAND3X0_HVT)                   0.07       1.88 f
  U10222/Y (NAND2X4_HVT)                   0.15       2.03 r
  U10451/Y (MUX21X1_HVT)                   0.15       2.18 f
  U11140/Y (NAND2X0_HVT)                   0.06       2.24 r
  U10216/Y (NAND3X0_HVT)                   0.08       2.32 f
  U10215/Y (AO21X1_HVT)                    0.08       2.40 f
  U10302/Y (NAND2X0_HVT)                   0.05       2.45 r
  U10299/Y (AO21X1_HVT)                    0.13       2.58 r
  U10296/Y (AND3X1_HVT)                    0.11       2.69 r
  res4_comp_reg_3_/D (DFFX1_HVT)           0.00       2.69 r
  data arrival time                                   2.69

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              0.00       3.00
  res4_comp_reg_3_/CLK (DFFX1_HVT)         0.00       3.00 r
  library setup time                      -0.09       2.91
  data required time                                  2.91
  -----------------------------------------------------------
  data required time                                  2.91
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.22


1
