

================================================================
== Vitis HLS Report for 'Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4'
================================================================
* Date:           Mon Dec 30 16:17:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  34.961 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1254|     1254|  62.700 us|  62.700 us|  1254|  1254|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4  |     1252|     1252|         4|          1|          1|  1250|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.0>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%somme_51 = alloca i32 1" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 7 'alloca' 'somme_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 8 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %phi_mul"   --->   Operation 14 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%somme_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %somme"   --->   Operation 15 'read' 'somme_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten14"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln106 = store i6 0, i6 %j" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 17 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 0, i3 %k" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 19 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 0, i3 %m" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 20 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln105 = store i32 %somme_read, i32 %somme_51" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 21 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i11 %indvar_flatten14" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 23 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.63ns)   --->   "%icmp_ln112 = icmp_eq  i11 %indvar_flatten14_load, i11 1250" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 24 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%add_ln112 = add i11 %indvar_flatten14_load, i11 1" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 25 'add' 'add_ln112' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc18.i, void %for.inc25.i.exitStub" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 26 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_load = load i3 %m" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 27 'load' 'm_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 28 'load' 'k_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%icmp_ln114 = icmp_eq  i6 %indvar_flatten_load, i6 25" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 31 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln105 = select i1 %icmp_ln114, i3 0, i3 %k_load" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 32 'select' 'select_ln105' <Predicate = (!icmp_ln112)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105 = xor i1 %icmp_ln114, i1 1" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 33 'xor' 'xor_ln105' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%icmp_ln115 = icmp_eq  i3 %m_load, i3 5" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 34 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %icmp_ln115, i1 %xor_ln105" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 35 'and' 'and_ln105' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln112_1 = add i6 %j_load, i6 1" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 36 'add' 'add_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.18ns)   --->   "%select_ln112 = select i1 %icmp_ln114, i6 %add_ln112_1, i6 %j_load" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 37 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%add_ln114 = add i3 %select_ln105, i3 1" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 38 'add' 'add_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.98ns)   --->   "%select_ln114 = select i1 %and_ln105, i3 %add_ln114, i3 %select_ln105" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 39 'select' 'select_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %select_ln112" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 40 'zext' 'zext_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln112, i2 0" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%tmp1 = add i8 %p_shl, i8 %zext_ln112" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 42 'add' 'tmp1' <Predicate = (!icmp_ln112)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 43 'zext' 'tmp1_cast' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %select_ln114" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 44 'zext' 'zext_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i11 %phi_mul_read, i11 %zext_ln114" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 45 'add' 'tmp2' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%empty = add i11 %tmp2, i11 %tmp1_cast" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 46 'add' 'empty' <Predicate = (!icmp_ln112)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast3 = zext i11 %empty" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 47 'zext' 'p_cast3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 %p_cast3" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 48 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%neuron = load i11 %Layer3_Neurons_CPU_addr" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 49 'load' 'neuron' <Predicate = (!icmp_ln112)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%Layer3_Weights_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer3_Weights_stream" [HW_CNN.cpp:118->HW_CNN.cpp:27]   --->   Operation 50 'read' 'Layer3_Weights_stream_read' <Predicate = (!icmp_ln112)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 51 [1/1] (1.65ns)   --->   "%add_ln115 = add i3 %m_load, i3 1" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 51 'add' 'add_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%or_ln115 = or i1 %and_ln105, i1 %icmp_ln114" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 52 'or' 'or_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.98ns) (out node of the LUT)   --->   "%m_1 = select i1 %or_ln115, i3 1, i3 %add_ln115" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 53 'select' 'm_1' <Predicate = (!icmp_ln112)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln114_1 = add i6 %indvar_flatten_load, i6 1" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 54 'add' 'add_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.18ns)   --->   "%select_ln114_1 = select i1 %icmp_ln114, i6 1, i6 %add_ln114_1" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 55 'select' 'select_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln112 = store i11 %add_ln112, i11 %indvar_flatten14" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 56 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln106 = store i6 %select_ln112, i6 %j" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 57 'store' 'store_ln106' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln114 = store i6 %select_ln114_1, i6 %indvar_flatten" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 58 'store' 'store_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 %select_ln114, i3 %k" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 59 'store' 'store_ln106' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 %m_1, i3 %m" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 60 'store' 'store_ln106' <Predicate = (!icmp_ln112)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 15.6>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%neuron = load i11 %Layer3_Neurons_CPU_addr" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 61 'load' 'neuron' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%weight = bitcast i32 %Layer3_Weights_stream_read" [HW_CNN.cpp:118->HW_CNN.cpp:27]   --->   Operation 62 'bitcast' 'weight' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (12.3ns)   --->   "%mul13_i = fmul i32 %weight, i32 %neuron" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 63 'fmul' 'mul13_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 34.9>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%somme_51_load_1 = load i32 %somme_51" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 64 'load' 'somme_51_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (12.3ns)   --->   "%mul13_i = fmul i32 %weight, i32 %neuron" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 65 'fmul' 'mul13_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (22.5ns)   --->   "%somme_53 = fadd i32 %somme_51_load_1, i32 %mul13_i" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 66 'fadd' 'somme_53' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%somme_51_load = load i32 %somme_51"   --->   Operation 73 'load' 'somme_51_load' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %somme_52_out, i32 %somme_51_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 24.1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [HW_CNN.cpp:116->HW_CNN.cpp:27]   --->   Operation 69 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (22.5ns)   --->   "%somme_53 = fadd i32 %somme_51_load_1, i32 %mul13_i" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 70 'fadd' 'somme_53' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln105 = store i32 %somme_53, i32 %somme_51" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 71 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 72 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50.000ns, clock uncertainty: 13.500ns.

 <State 1>: 14.034ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [17]  (1.588 ns)
	'load' operation 6 bit ('indvar_flatten_load', HW_CNN.cpp:114->HW_CNN.cpp:27) on local variable 'indvar_flatten' [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln114', HW_CNN.cpp:114->HW_CNN.cpp:27) [35]  (1.825 ns)
	'select' operation 3 bit ('select_ln105', HW_CNN.cpp:105->HW_CNN.cpp:27) [36]  (0.980 ns)
	'add' operation 3 bit ('add_ln114', HW_CNN.cpp:114->HW_CNN.cpp:27) [42]  (1.650 ns)
	'select' operation 3 bit ('select_ln114', HW_CNN.cpp:114->HW_CNN.cpp:27) [43]  (0.980 ns)
	'add' operation 11 bit ('tmp2', HW_CNN.cpp:114->HW_CNN.cpp:27) [49]  (0.000 ns)
	'add' operation 11 bit ('empty', HW_CNN.cpp:114->HW_CNN.cpp:27) [50]  (3.757 ns)
	'getelementptr' operation 11 bit ('Layer3_Neurons_CPU_addr', HW_CNN.cpp:114->HW_CNN.cpp:27) [52]  (0.000 ns)
	'load' operation 32 bit ('neuron', HW_CNN.cpp:114->HW_CNN.cpp:27) on array 'Layer3_Neurons_CPU' [53]  (3.254 ns)

 <State 2>: 15.637ns
The critical path consists of the following:
	'load' operation 32 bit ('neuron', HW_CNN.cpp:114->HW_CNN.cpp:27) on array 'Layer3_Neurons_CPU' [53]  (3.254 ns)
	'fmul' operation 32 bit ('mul13_i', HW_CNN.cpp:120->HW_CNN.cpp:27) [57]  (12.383 ns)

 <State 3>: 34.961ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul13_i', HW_CNN.cpp:120->HW_CNN.cpp:27) [57]  (12.383 ns)
	'fadd' operation 32 bit ('somme_53', HW_CNN.cpp:120->HW_CNN.cpp:27) [58]  (22.578 ns)

 <State 4>: 24.166ns
The critical path consists of the following:
	'fadd' operation 32 bit ('somme_53', HW_CNN.cpp:120->HW_CNN.cpp:27) [58]  (22.578 ns)
	'store' operation 0 bit ('store_ln105', HW_CNN.cpp:105->HW_CNN.cpp:27) of variable 'somme_53', HW_CNN.cpp:120->HW_CNN.cpp:27 on local variable 'somme', HW_CNN.cpp:105->HW_CNN.cpp:27 [69]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
