// Seed: 652021627
module module_0;
  id_1(
      .id_0(id_2), .id_1(id_2), .id_2(1), .id_3(id_2), .id_4(id_3), .id_5(id_3), .id_6(id_3)
  );
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  tri0 id_5 = id_1;
  module_0 modCall_1 ();
  always @(negedge id_5) begin : LABEL_0
    wait (1);
  end
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire module_2;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
