read_verilog ../top.v
proc
fsm -export

synth -top top

