/home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/timescale.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/timescale.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_sbox.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_sbox.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module aes_sbox

Top level modules:
	aes_sbox

} {} {}} /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_inv_sbox.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_inv_sbox.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module aes_inv_sbox

Top level modules:
	aes_inv_sbox

} {} {}} /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_cipher_top_postsyn.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_cipher_top_postsyn.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module aes_cipher_top

Top level modules:
	aes_cipher_top

} {} {}} /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/test_bench_top.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/test_bench_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test

Top level modules:
	test

} {} {}} /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_inv_cipher_top.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_inv_cipher_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module aes_inv_cipher_top

Top level modules:
	aes_inv_cipher_top

} {} {}} /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_rcon.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_rcon.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module aes_rcon

Top level modules:
	aes_rcon

} {} {}} /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_key_expand_128.v {1 {vlog -work work -stats=none /home/riccardo/git/devenv/synthesis/example_project/saved/aes_cipher_top/post_synthesis_sim/aes_key_expand_128.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module aes_key_expand_128

Top level modules:
	aes_key_expand_128

} {} {}}
