// Seed: 2489510130
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3
    , id_9,
    output reg id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8
);
  logic id_10;
  always @('b0 or 1) begin
    if (id_3) begin
      id_4 <= 1'b0;
    end else
      #0 begin
        id_9 <= id_5;
      end
  end
endmodule
