Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 25 16:12:30 2025
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CMOD_A7_35T_wrapper_timing_summary_routed.rpt -pb CMOD_A7_35T_wrapper_timing_summary_routed.pb -rpx CMOD_A7_35T_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CMOD_A7_35T_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       515         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-16  Warning           Large setup violation                                             60          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (515)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1029)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (387)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (515)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/Q (HIGH)

 There are 462 register/latch pins with no clock driven by root clock pin: CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1029)
---------------------------------------------------
 There are 1029 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (387)
--------------------------------
 There are 387 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.450     -897.391                     61                 2025        0.025        0.000                      0                 2025       -0.808       -3.370                       9                  1201  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1         {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                                       {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                                    {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                                   {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1         {0.000 20.000}       40.000          25.000          
sys_clk                                             {0.000 41.666}       83.333          12.000          
  clk_out1_CMOD_A7_35T_clk_wiz_0                    {0.000 5.000}        10.000          100.000         
  clkfbout_CMOD_A7_35T_clk_wiz_0                    {0.000 41.666}       83.333          12.000          
sys_clk_pin                                         {0.000 41.660}       83.330          12.000          
  clk_out1_CMOD_A7_35T_clk_wiz_0_1                  {0.000 5.000}        10.000          100.004         
  clkfbout_CMOD_A7_35T_clk_wiz_0_1                  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1              -0.058       -0.058                      1                  942        0.025        0.000                      0                  942        1.367        0.000                       0                   782  
    CLKFBIN_1                                                                                                                                                                                         5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                                      4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                                    -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                                                                                                                                          37.845        0.000                       0                     3  
sys_clk                                                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out1_CMOD_A7_35T_clk_wiz_0                        -18.450     -829.973                     46                 1041        0.297        0.000                      0                 1041        4.500        0.000                       0                   389  
  clkfbout_CMOD_A7_35T_clk_wiz_0                                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                          16.670        0.000                       0                     1  
  clk_out1_CMOD_A7_35T_clk_wiz_0_1                      -18.433     -829.211                     46                 1041        0.297        0.000                      0                 1041        4.500        0.000                       0                   389  
  clkfbout_CMOD_A7_35T_clk_wiz_0_1                                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_CMOD_A7_35T_clk_wiz_0             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1       -5.053      -67.344                     14                   14        0.080        0.000                      0                   14  
clk_out1_CMOD_A7_35T_clk_wiz_0_1           clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1       -5.042      -67.196                     14                   14        0.084        0.000                      0                   14  
clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  PixelClkIO_1                                     0.739        0.000                      0                   38        0.164        0.000                      0                   38  
clk_out1_CMOD_A7_35T_clk_wiz_0_1           clk_out1_CMOD_A7_35T_clk_wiz_0                 -18.450     -829.973                     46                 1041        0.055        0.000                      0                 1041  
clk_out1_CMOD_A7_35T_clk_wiz_0             clk_out1_CMOD_A7_35T_clk_wiz_0_1               -18.450     -829.989                     46                 1041        0.055        0.000                      0                 1041  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1        5.095        0.000                      0                    4        0.430        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                                                           
(none)                                     CLKFBIN_1                                                                             
(none)                                     SerialClkIO_1                                                                         
(none)                                     clk_out1_CMOD_A7_35T_clk_wiz_0                                                        
(none)                                     clk_out1_CMOD_A7_35T_clk_wiz_0_1                                                      
(none)                                     clkfbout_CMOD_A7_35T_clk_wiz_0                                                        
(none)                                     clkfbout_CMOD_A7_35T_clk_wiz_0_1                                                      
(none)                                     clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                             
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  
(none)                                                                                clk_out1_CMOD_A7_35T_clk_wiz_0             
(none)                                                                                clk_out1_CMOD_A7_35T_clk_wiz_0_1           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  To Clock:  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.058ns,  Total Violation       -0.058ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 3.482ns (52.245%)  route 3.183ns (47.755%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 8.187 - 6.734 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.570     1.570    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X49Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     2.026 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[4]/Q
                         net (fo=15, routed)          0.833     2.859    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_y_i[4]
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.983 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.567     3.550    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_11_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I1_O)        0.124     3.674 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.351     4.025    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_3_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.149 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.149    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.789 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.623     5.412    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_n_4
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.965 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           0.354     6.319    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry_n_7
    SLICE_X48Y47         LUT2 (Prop_lut2_I1_O)        0.299     6.618 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     6.618    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.019 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     7.019    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.353 f  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.306     7.659    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0_n_6
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.303     7.962 f  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.149     8.111    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2_n_0
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     8.235 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     8.235    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.453     8.187    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/clk
    SLICE_X51Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.267    
                         clock uncertainty           -0.121     8.146    
    SLICE_X51Y48         FDRE (Setup_fdre_C_D)        0.031     8.177    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.490ns (30.896%)  route 3.333ns (69.104%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 8.177 - 6.734 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.560     1.560    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X57Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[8]/Q
                         net (fo=4, routed)           1.461     3.477    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_i[8]
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.601    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o4_carry__0_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.058 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.219     5.277    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/pxl_value_o4_carry__0_n_2_alias_5
    SLICE_X51Y52         LUT4 (Prop_lut4_I3_O)        0.329     5.606 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f_INST_0_comp/O
                         net (fo=1, routed)           0.653     6.259    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/enable
    SLICE_X50Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.383 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.383    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443     8.177    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X50Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.078     8.255    
                         clock uncertainty           -0.121     8.134    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.081     8.215    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.971ns (40.564%)  route 2.888ns (59.436%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.559     1.559    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X56Y55         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_o_reg[1]/Q
                         net (fo=5, routed)           0.780     2.857    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_y_i[1]
    SLICE_X57Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.531 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/__10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.531    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/__10_carry_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.645 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.645    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/__10_carry__0_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.873 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           1.170     5.043    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/__10_carry__1_n_1_alias_2
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.313     5.356 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_a_INST_0_comp/O
                         net (fo=1, routed)           0.938     6.294    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/enable
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.418 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.418    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.510     8.244    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X64Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.078     8.322    
                         clock uncertainty           -0.121     8.201    
    SLICE_X64Y51         FDRE (Setup_fdre_C_D)        0.081     8.282    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.740ns (38.364%)  route 2.796ns (61.636%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.637     1.637    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X61Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     2.093 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_x_o_reg[3]/Q
                         net (fo=4, routed)           0.991     3.085    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_x_i[3]
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.209 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o4_carry_i_5/O
                         net (fo=1, routed)           0.000     3.209    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o4_carry_i_5_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.759 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.759    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o4_carry_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.916 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.932    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/pxl_value_o4_carry__0_n_2_alias
    SLICE_X61Y52         LUT4 (Prop_lut4_I3_O)        0.329     5.261 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0_comp/O
                         net (fo=1, routed)           0.788     6.049    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.173 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.173    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509     8.243    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     8.243    
                         clock uncertainty           -0.121     8.122    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.031     8.153    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.819ns (39.132%)  route 2.829ns (60.868%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 8.177 - 6.734 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.559     1.559    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X56Y56         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.518     2.077 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_y_o_reg[2]/Q
                         net (fo=5, routed)           0.837     2.914    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_i[2]
    SLICE_X57Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.038 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/__10_carry_i_1/O
                         net (fo=1, routed)           0.000     3.038    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/__10_carry_i_1_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.436 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/__10_carry/CO[3]
                         net (fo=1, routed)           0.000     3.436    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/__10_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.550 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.550    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/__10_carry__0_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.778 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           1.182     4.960    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/__10_carry__1_n_1_alias_3
    SLICE_X54Y51         LUT4 (Prop_lut4_I0_O)        0.313     5.273 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0_comp/O
                         net (fo=1, routed)           0.810     6.083    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/enable
    SLICE_X54Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443     8.177    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.078     8.255    
                         clock uncertainty           -0.121     8.134    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)        0.079     8.213    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_x_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.909ns (42.639%)  route 2.568ns (57.361%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X62Y44         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_x_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_x_o_reg[1]/Q
                         net (fo=5, routed)           0.833     2.928    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_i[1]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.602 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.602    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/_carry_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.716 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.716    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/_carry__0_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.944 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/_carry__1/CO[2]
                         net (fo=1, routed)           1.330     5.273    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/_carry__1_n_1_alias_3
    SLICE_X59Y52         LUT4 (Prop_lut4_I1_O)        0.313     5.586 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_d_INST_0_comp/O
                         net (fo=1, routed)           0.405     5.992    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/enable
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.116 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.116    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509     8.243    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     8.243    
                         clock uncertainty           -0.121     8.122    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)        0.031     8.153    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.202ns (26.090%)  route 3.405ns (73.910%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.626     1.626    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X62Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419     2.045 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.304     3.349    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.328     3.677 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.630     4.307    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I1_O)        0.331     4.638 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=7, routed)           1.472     6.109    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.233 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[2]
    SLICE_X64Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509     8.243    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.094     8.337    
                         clock uncertainty           -0.121     8.216    
    SLICE_X64Y18         FDRE (Setup_fdre_C_D)        0.079     8.295    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.768ns (38.524%)  route 2.821ns (61.476%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 8.177 - 6.734 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.559     1.559    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X52Y56         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_y_o_reg[1]/Q
                         net (fo=5, routed)           1.137     3.214    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_y_i[1]
    SLICE_X52Y58         LUT2 (Prop_lut2_I0_O)        0.124     3.338 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o2_carry_i_6/O
                         net (fo=1, routed)           0.000     3.338    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o2_carry_i_6_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.851 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.851    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o2_carry_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.008 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           1.018     5.026    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/pxl_value_o2_carry__0_n_2_alias_2
    SLICE_X52Y50         LUT4 (Prop_lut4_I3_O)        0.332     5.358 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_e_INST_0_comp/O
                         net (fo=1, routed)           0.666     6.024    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/enable
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     6.148 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.148    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443     8.177    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.092     8.269    
                         clock uncertainty           -0.121     8.148    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.081     8.229    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.588ns (35.575%)  route 2.876ns (64.425%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 8.244 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X63Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[5]/Q
                         net (fo=5, routed)           1.253     3.349    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_i[5]
    SLICE_X63Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.473 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o4_carry_i_5/O
                         net (fo=1, routed)           0.000     3.473    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o4_carry_i_5_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.871 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.871    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o4_carry_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.028 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           0.820     4.848    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/pxl_value_o4_carry__0_n_2_alias_1
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.329     5.177 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0_comp/O
                         net (fo=1, routed)           0.802     5.979    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.103 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.103    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.510     8.244    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     8.244    
                         clock uncertainty           -0.121     8.123    
    SLICE_X64Y52         FDRE (Setup_fdre_C_D)        0.081     8.204    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.204    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_x_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.731ns (39.073%)  route 2.699ns (60.927%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/clk
    SLICE_X64Y49         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_x_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_x_o_reg[4]/Q
                         net (fo=4, routed)           0.870     3.028    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_x_i[4]
    SLICE_X64Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.578 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.578    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/_carry__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.807 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.955     4.763    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/_carry__1_n_1_alias_6
    SLICE_X61Y51         LUT4 (Prop_lut4_I0_O)        0.310     5.073 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_g_INST_0_comp/O
                         net (fo=1, routed)           0.873     5.946    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/enable
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.070 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     6.070    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509     8.243    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     8.243    
                         clock uncertainty           -0.121     8.122    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.081     8.203    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_x_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.311%)  route 0.227ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.565     0.565    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X51Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_o_reg[4]/Q
                         net (fo=4, routed)           0.227     0.933    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_x_i[4]
    SLICE_X51Y49         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_x_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.838     0.838    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X51Y49         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_x_o_reg[4]/C
                         clock pessimism              0.000     0.838    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.070     0.908    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_x_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_x_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.687%)  route 0.223ns (61.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.567     0.567    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X55Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_x_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_x_o_reg[7]/Q
                         net (fo=5, routed)           0.223     0.931    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_i[7]
    SLICE_X51Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/clk
    SLICE_X51Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[7]/C
                         clock pessimism              0.000     0.835    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.070     0.905    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_x_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.226%)  route 0.216ns (62.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.567     0.567    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X55Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_x_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.128     0.695 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_x_o_reg[8]/Q
                         net (fo=4, routed)           0.216     0.910    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_i[8]
    SLICE_X51Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/clk
    SLICE_X51Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[8]/C
                         clock pessimism              0.000     0.835    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.012     0.847    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.936%)  route 0.287ns (67.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.567     0.567    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/clk
    SLICE_X53Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           0.287     0.995    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_i[3]
    SLICE_X50Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X50Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_o_reg[3]/C
                         clock pessimism              0.000     0.835    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.090     0.925    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_x_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.842%)  route 0.316ns (69.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.567     0.567    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X57Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[9]/Q
                         net (fo=4, routed)           0.316     1.024    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_i[9]
    SLICE_X59Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.865     0.865    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X59Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[9]/C
                         clock pessimism              0.000     0.865    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.072     0.937    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.545%)  route 0.306ns (68.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X63Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[2]/Q
                         net (fo=4, routed)           0.306     1.043    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_i[2]
    SLICE_X63Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X63Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[2]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.063     0.928    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.427%)  route 0.308ns (68.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X63Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           0.308     1.044    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_i[3]
    SLICE_X63Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X63Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[3]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.059     0.924    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_x_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.595     0.595    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.736 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.791    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.866     0.866    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X65Y43         FDPE (Hold_fdpe_C_D)         0.075     0.670    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.592     0.592    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y58         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X65Y58         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.862     0.862    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y58         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.075     0.667    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.718%)  route 0.350ns (71.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.567     0.567    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X57Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_x_o_reg[8]/Q
                         net (fo=4, routed)           0.350     1.058    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_i[8]
    SLICE_X59Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.865     0.865    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X59Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[8]/C
                         clock pessimism              0.000     0.865    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.070     0.935    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X51Y39     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X51Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X56Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X56Y44     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X57Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X57Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X56Y44     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y44     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y44     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y39     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X51Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y43     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y44     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X56Y44     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y38    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y37    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y18    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y17    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y38    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y37    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y18    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y17    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Setup :           46  Failing Endpoints,  Worst Slack      -18.450ns,  Total Violation     -829.973ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.450ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.195ns  (logic 12.908ns (45.780%)  route 15.287ns (54.220%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    27.012    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.341 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    27.341    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.031     8.891    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                         -27.341    
  -------------------------------------------------------------------
                         slack                                -18.450    

Slack (VIOLATED) :        -18.409ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 12.908ns (45.851%)  route 15.244ns (54.149%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.786    26.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_1/O
                         net (fo=1, routed)           0.000    27.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029     8.889    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                         -27.297    
  -------------------------------------------------------------------
                         slack                                -18.409    

Slack (VIOLATED) :        -18.301ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.052ns  (logic 12.908ns (46.014%)  route 15.144ns (53.986%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.686    26.868    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.329    27.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_1/O
                         net (fo=1, routed)           0.000    27.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[10]
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.507     8.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.242     8.866    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031     8.897    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                         -27.197    
  -------------------------------------------------------------------
                         slack                                -18.301    

Slack (VIOLATED) :        -18.279ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.029ns  (logic 12.908ns (46.052%)  route 15.121ns (53.948%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.664    26.845    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[21]_i_1/O
                         net (fo=1, routed)           0.000    27.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[21]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.242     8.865    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.031     8.896    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -27.174    
  -------------------------------------------------------------------
                         slack                                -18.279    

Slack (VIOLATED) :        -18.277ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.012ns  (logic 12.908ns (46.081%)  route 15.104ns (53.919%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.646    26.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    27.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.031     8.880    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                         -27.157    
  -------------------------------------------------------------------
                         slack                                -18.277    

Slack (VIOLATED) :        -18.277ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.028ns  (logic 12.908ns (46.053%)  route 15.120ns (53.947%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.663    26.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_1/O
                         net (fo=1, routed)           0.000    27.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[6]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.242     8.865    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.032     8.897    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                         -27.173    
  -------------------------------------------------------------------
                         slack                                -18.277    

Slack (VIOLATED) :        -18.266ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[15]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[15]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.242     8.846    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.029     8.875    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.266    

Slack (VIOLATED) :        -18.261ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X62Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[19]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[19]
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031     8.880    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.261    

Slack (VIOLATED) :        -18.261ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.993ns  (logic 12.908ns (46.112%)  route 15.085ns (53.888%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.627    26.809    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    27.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.242     8.846    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031     8.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                         -27.138    
  -------------------------------------------------------------------
                         slack                                -18.261    

Slack (VIOLATED) :        -18.259ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.992ns  (logic 12.908ns (46.114%)  route 15.084ns (53.886%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.626    26.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.137 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_3/O
                         net (fo=1, routed)           0.000    27.137    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[22]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.029     8.878    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                -18.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.793%)  route 0.172ns (41.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.172    -0.280    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X34Y1          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121    -0.480    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.302%)  route 0.168ns (42.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.271    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state[2]
    SLICE_X63Y0          LUT6 (Prop_lut6_I3_O)        0.098    -0.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X63Y0          FDRE (Hold_fdre_C_D)         0.092    -0.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X64Y2          FDRE (Hold_fdre_C_D)         0.134    -0.434    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.239    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg_n_0_[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.052    -0.549    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/Q
                         net (fo=2, routed)           0.176    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.154 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134    -0.469    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_4
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134    -0.469    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.830%)  route 0.174ns (41.170%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.174    -0.253    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.145 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.145    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.291ns (43.038%)  route 0.385ns (56.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.239    -0.214    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.098    -0.116 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2/O
                         net (fo=1, routed)           0.146     0.030    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.091    -0.245    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.282    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.495    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.286    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.171    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.495    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CMOD_A7_35T_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0
  To Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CMOD_A7_35T_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y7    CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Setup :           46  Failing Endpoints,  Worst Slack      -18.433ns,  Total Violation     -829.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.433ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.195ns  (logic 12.908ns (45.780%)  route 15.287ns (54.220%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    27.012    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.341 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    27.341    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.226     8.876    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.031     8.907    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                         -27.341    
  -------------------------------------------------------------------
                         slack                                -18.433    

Slack (VIOLATED) :        -18.392ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 12.908ns (45.851%)  route 15.244ns (54.149%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.786    26.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_1/O
                         net (fo=1, routed)           0.000    27.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.226     8.876    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029     8.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                         -27.297    
  -------------------------------------------------------------------
                         slack                                -18.392    

Slack (VIOLATED) :        -18.284ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.052ns  (logic 12.908ns (46.014%)  route 15.144ns (53.986%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.686    26.868    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.329    27.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_1/O
                         net (fo=1, routed)           0.000    27.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[10]
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.507     8.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.226     8.882    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031     8.913    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                         -27.197    
  -------------------------------------------------------------------
                         slack                                -18.284    

Slack (VIOLATED) :        -18.262ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.029ns  (logic 12.908ns (46.052%)  route 15.121ns (53.948%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.664    26.845    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[21]_i_1/O
                         net (fo=1, routed)           0.000    27.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[21]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.226     8.881    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.031     8.912    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                         -27.174    
  -------------------------------------------------------------------
                         slack                                -18.262    

Slack (VIOLATED) :        -18.261ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.012ns  (logic 12.908ns (46.081%)  route 15.104ns (53.919%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.646    26.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    27.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.226     8.865    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.031     8.896    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -27.157    
  -------------------------------------------------------------------
                         slack                                -18.261    

Slack (VIOLATED) :        -18.260ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.028ns  (logic 12.908ns (46.053%)  route 15.120ns (53.947%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.663    26.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_1/O
                         net (fo=1, routed)           0.000    27.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[6]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.226     8.881    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.032     8.913    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                         -27.173    
  -------------------------------------------------------------------
                         slack                                -18.260    

Slack (VIOLATED) :        -18.250ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[15]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[15]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.226     8.862    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.029     8.891    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.250    

Slack (VIOLATED) :        -18.245ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X62Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[19]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[19]
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.226     8.865    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031     8.896    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.245    

Slack (VIOLATED) :        -18.245ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.993ns  (logic 12.908ns (46.112%)  route 15.085ns (53.888%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.627    26.809    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    27.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.226     8.862    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031     8.893    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                         -27.138    
  -------------------------------------------------------------------
                         slack                                -18.245    

Slack (VIOLATED) :        -18.243ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.992ns  (logic 12.908ns (46.114%)  route 15.084ns (53.886%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.626    26.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.137 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_3/O
                         net (fo=1, routed)           0.000    27.137    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[22]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.226     8.865    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.029     8.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                -18.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.793%)  route 0.172ns (41.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.172    -0.280    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X34Y1          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121    -0.480    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.302%)  route 0.168ns (42.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.271    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state[2]
    SLICE_X63Y0          LUT6 (Prop_lut6_I3_O)        0.098    -0.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X63Y0          FDRE (Hold_fdre_C_D)         0.092    -0.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X64Y2          FDRE (Hold_fdre_C_D)         0.134    -0.434    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.239    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg_n_0_[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.052    -0.549    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/Q
                         net (fo=2, routed)           0.176    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.154 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134    -0.469    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_4
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134    -0.469    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.830%)  route 0.174ns (41.170%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.174    -0.253    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.145 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.145    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.291ns (43.038%)  route 0.385ns (56.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.239    -0.214    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.098    -0.116 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2/O
                         net (fo=1, routed)           0.146     0.030    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.091    -0.245    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.282    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.495    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.286    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.171    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.495    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CMOD_A7_35T_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y4    CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y47     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CMOD_A7_35T_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y7    CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -5.053ns,  Total Violation      -67.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.053ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.653ns  (logic 0.642ns (9.649%)  route 6.011ns (90.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 2001.443 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 1999.058 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  1999.058    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518  1999.576 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           6.011  2005.588    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/state[0]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I3_O)        0.124  2005.712 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.712    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  2001.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.443    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.077  2000.659    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.659    
                         arrival time                       -2005.712    
  -------------------------------------------------------------------
                         slack                                 -5.053    

Slack (VIOLATED) :        -5.047ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.651ns  (logic 0.642ns (9.652%)  route 6.009ns (90.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 2001.443 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 1999.058 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  1999.058    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518  1999.576 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           6.009  2005.586    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/state[0]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124  2005.710 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.710    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  2001.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.443    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.081  2000.663    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.663    
                         arrival time                       -2005.710    
  -------------------------------------------------------------------
                         slack                                 -5.047    

Slack (VIOLATED) :        -5.031ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.636ns  (logic 0.580ns (8.740%)  route 6.056ns (91.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 2001.443 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 1999.058 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  1999.058    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  1999.514 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           6.056  2005.570    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/state[1]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124  2005.694 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.694    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  2001.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.443    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.081  2000.663    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.663    
                         arrival time                       -2005.694    
  -------------------------------------------------------------------
                         slack                                 -5.031    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.982%)  route 5.877ns (91.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 2001.443 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 1999.058 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  1999.058    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  1999.514 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           5.877  2005.392    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/state[1]_alias
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.124  2005.516 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.516    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  2001.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.443    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)        0.079  2000.661    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.661    
                         arrival time                       -2005.516    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.844ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.399ns  (logic 0.580ns (9.064%)  route 5.819ns (90.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 2001.443 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 1999.058 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  1999.058    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  1999.514 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           5.819  2005.333    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/state[1]_alias
    SLICE_X55Y51         LUT6 (Prop_lut6_I5_O)        0.124  2005.458 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.458    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X55Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  2001.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X55Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.443    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X55Y51         FDRE (Setup_fdre_C_D)        0.031  2000.613    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.613    
                         arrival time                       -2005.457    
  -------------------------------------------------------------------
                         slack                                 -4.844    

Slack (VIOLATED) :        -4.771ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.325ns  (logic 0.580ns (9.169%)  route 5.745ns (90.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 2001.509 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 1999.124 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  1999.124    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.456  1999.580 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           5.745  2005.326    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/state[3]_alias
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124  2005.450 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.450    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509  2001.509    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.509    
                         clock uncertainty           -0.861  2000.648    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.031  2000.679    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.679    
                         arrival time                       -2005.450    
  -------------------------------------------------------------------
                         slack                                 -4.771    

Slack (VIOLATED) :        -4.768ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.323ns  (logic 0.642ns (10.153%)  route 5.681ns (89.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 2001.509 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 1999.124 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  1999.124    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518  1999.642 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           5.681  2005.323    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/state[2]_alias
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124  2005.447 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.447    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509  2001.509    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.509    
                         clock uncertainty           -0.861  2000.648    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)        0.031  2000.679    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.679    
                         arrival time                       -2005.447    
  -------------------------------------------------------------------
                         slack                                 -4.768    

Slack (VIOLATED) :        -4.747ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.350ns  (logic 0.580ns (9.133%)  route 5.770ns (90.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 2001.510 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 1999.124 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  1999.124    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.456  1999.580 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           5.770  2005.351    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/state[3]_alias
    SLICE_X64Y52         LUT6 (Prop_lut6_I3_O)        0.124  2005.475 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.475    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.510  2001.510    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.510    
                         clock uncertainty           -0.861  2000.649    
    SLICE_X64Y52         FDRE (Setup_fdre_C_D)        0.079  2000.728    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.728    
                         arrival time                       -2005.475    
  -------------------------------------------------------------------
                         slack                                 -4.747    

Slack (VIOLATED) :        -4.740ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.345ns  (logic 0.642ns (10.118%)  route 5.703ns (89.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 2001.509 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 1999.124 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  1999.124    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518  1999.642 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           5.703  2005.345    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/state[2]_alias
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124  2005.469 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.469    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509  2001.509    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.509    
                         clock uncertainty           -0.861  2000.648    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.081  2000.729    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.729    
                         arrival time                       -2005.469    
  -------------------------------------------------------------------
                         slack                                 -4.740    

Slack (VIOLATED) :        -4.736ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        6.339ns  (logic 0.580ns (9.150%)  route 5.759ns (90.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 2001.443 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 1999.058 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  1999.058    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  1999.514 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           5.759  2005.273    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/state[1]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124  2005.397 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  2005.397    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  2001.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.443    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.079  2000.661    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.661    
                         arrival time                       -2005.397    
  -------------------------------------------------------------------
                         slack                                 -4.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.186ns (7.452%)  route 2.310ns (92.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           2.310     1.852    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/state[3]_alias
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.897    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.861     1.696    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.121     1.817    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.186ns (7.291%)  route 2.365ns (92.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.365     1.907    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/state[2]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.952    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.861     1.696    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.121     1.817    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.186ns (7.285%)  route 2.367ns (92.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.367     1.909    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/state[2]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.954    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.861     1.696    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.120     1.816    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.209ns (8.148%)  route 2.356ns (91.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.356     1.949    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/state[2]_alias
    SLICE_X64Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.994 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.994    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X64Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.861     1.725    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.121     1.846    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.186ns (7.318%)  route 2.356ns (92.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           2.356     1.926    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/state[3]_alias
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.971 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.971    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.863     0.863    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.861     1.723    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.092     1.815    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.186ns (7.222%)  route 2.390ns (92.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           2.390     1.960    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/state[0]_alias
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.005 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.005    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.863     0.863    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.861     1.723    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.121     1.844    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.186ns (7.188%)  route 2.402ns (92.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.402     1.944    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/state[2]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.989 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.989    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.861     1.696    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.121     1.817    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.186ns (7.156%)  route 2.413ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           2.413     1.983    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/state[0]_alias
    SLICE_X64Y52         LUT6 (Prop_lut6_I2_O)        0.045     2.028 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.028    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.861     1.725    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.121     1.846    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.209ns (8.044%)  route 2.389ns (91.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           2.389     1.955    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/state[0]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.000 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.000    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.861     1.696    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.121     1.817    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.209ns (8.123%)  route 2.364ns (91.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.364     1.957    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/state[2]_alias
    SLICE_X59Y52         LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.002    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.863     0.863    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.861     1.723    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.092     1.815    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -5.042ns,  Total Violation      -67.196ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.042ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.653ns  (logic 0.642ns (9.649%)  route 6.011ns (90.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 6308.816 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  6308.816    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518  6309.334 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           6.011  6315.346    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/state[0]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I3_O)        0.124  6315.470 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.470    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.077  6310.428    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.428    
                         arrival time                       -6315.470    
  -------------------------------------------------------------------
                         slack                                 -5.042    

Slack (VIOLATED) :        -5.036ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.651ns  (logic 0.642ns (9.652%)  route 6.009ns (90.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 6308.816 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  6308.816    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518  6309.334 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           6.009  6315.344    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/state[0]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124  6315.468 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.468    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)        0.081  6310.432    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.432    
                         arrival time                       -6315.468    
  -------------------------------------------------------------------
                         slack                                 -5.036    

Slack (VIOLATED) :        -5.021ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.636ns  (logic 0.580ns (8.740%)  route 6.056ns (91.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 6308.816 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  6308.816    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  6309.272 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           6.056  6315.329    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/state[1]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124  6315.453 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.453    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.081  6310.432    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.432    
                         arrival time                       -6315.452    
  -------------------------------------------------------------------
                         slack                                 -5.021    

Slack (VIOLATED) :        -4.844ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.457ns  (logic 0.580ns (8.982%)  route 5.877ns (91.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 6308.816 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  6308.816    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  6309.272 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           5.877  6315.150    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/state[1]_alias
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.124  6315.274 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.274    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)        0.079  6310.430    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.429    
                         arrival time                       -6315.274    
  -------------------------------------------------------------------
                         slack                                 -4.844    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.399ns  (logic 0.580ns (9.064%)  route 5.819ns (90.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 6308.816 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  6308.816    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  6309.272 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           5.819  6315.092    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/state[1]_alias
    SLICE_X55Y51         LUT6 (Prop_lut6_I5_O)        0.124  6315.216 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.216    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X55Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X55Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X55Y51         FDRE (Setup_fdre_C_D)        0.031  6310.382    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.382    
                         arrival time                       -6315.216    
  -------------------------------------------------------------------
                         slack                                 -4.834    

Slack (VIOLATED) :        -4.760ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.325ns  (logic 0.580ns (9.169%)  route 5.745ns (90.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6311.273 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 6308.882 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  6308.882    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.456  6309.338 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           5.745  6315.084    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/state[3]_alias
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124  6315.208 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.208    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509  6311.273    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.273    
                         clock uncertainty           -0.856  6310.417    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.031  6310.448    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.448    
                         arrival time                       -6315.208    
  -------------------------------------------------------------------
                         slack                                 -4.760    

Slack (VIOLATED) :        -4.758ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.323ns  (logic 0.642ns (10.153%)  route 5.681ns (89.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6311.273 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 6308.882 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  6308.882    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518  6309.400 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           5.681  6315.082    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/state[2]_alias
    SLICE_X59Y51         LUT6 (Prop_lut6_I3_O)        0.124  6315.206 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.206    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509  6311.273    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.273    
                         clock uncertainty           -0.856  6310.417    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)        0.031  6310.448    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.448    
                         arrival time                       -6315.206    
  -------------------------------------------------------------------
                         slack                                 -4.758    

Slack (VIOLATED) :        -4.736ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.350ns  (logic 0.580ns (9.133%)  route 5.770ns (90.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 6311.274 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 6308.882 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  6308.882    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.456  6309.338 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           5.770  6315.109    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/state[3]_alias
    SLICE_X64Y52         LUT6 (Prop_lut6_I3_O)        0.124  6315.233 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.233    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.510  6311.274    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.274    
                         clock uncertainty           -0.856  6310.418    
    SLICE_X64Y52         FDRE (Setup_fdre_C_D)        0.079  6310.497    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.497    
                         arrival time                       -6315.233    
  -------------------------------------------------------------------
                         slack                                 -4.736    

Slack (VIOLATED) :        -4.730ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.345ns  (logic 0.642ns (10.118%)  route 5.703ns (89.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 6311.273 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 6308.882 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.626  6308.882    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518  6309.400 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           5.703  6315.104    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/state[2]_alias
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124  6315.228 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.228    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509  6311.273    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.273    
                         clock uncertainty           -0.856  6310.417    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.081  6310.498    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.498    
                         arrival time                       -6315.228    
  -------------------------------------------------------------------
                         slack                                 -4.730    

Slack (VIOLATED) :        -4.725ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        6.339ns  (logic 0.580ns (9.150%)  route 5.759ns (90.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 6308.816 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.560  6308.816    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.456  6309.272 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           5.759  6315.031    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/state[1]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124  6315.155 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000  6315.155    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y4        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.443  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.079  6310.430    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.429    
                         arrival time                       -6315.155    
  -------------------------------------------------------------------
                         slack                                 -4.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.186ns (7.452%)  route 2.310ns (92.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           2.310     1.852    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/state[3]_alias
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.897    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X54Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.856     1.692    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.121     1.813    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.186ns (7.291%)  route 2.365ns (92.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.365     1.907    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/state[2]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.952    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.856     1.692    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.121     1.813    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.186ns (7.285%)  route 2.367ns (92.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.367     1.909    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/state[2]_alias
    SLICE_X52Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.954    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X52Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.856     1.692    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.120     1.812    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.209ns (8.148%)  route 2.356ns (91.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.356     1.949    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/state[2]_alias
    SLICE_X64Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.994 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.994    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X64Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.856     1.721    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.121     1.842    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.186ns (7.318%)  route 2.356ns (92.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           2.356     1.926    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/state[3]_alias
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.971 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.971    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.863     0.863    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X59Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.856     1.719    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.092     1.811    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.186ns (7.222%)  route 2.390ns (92.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           2.390     1.960    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/state[0]_alias
    SLICE_X60Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.005 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.005    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.863     0.863    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X60Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.856     1.719    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.121     1.840    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.186ns (7.188%)  route 2.402ns (92.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.402     1.944    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/state[2]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.989 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     1.989    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.856     1.692    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.121     1.813    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.186ns (7.156%)  route 2.413ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           2.413     1.983    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/state[0]_alias
    SLICE_X64Y52         LUT6 (Prop_lut6_I2_O)        0.045     2.028 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.028    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X64Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.856     1.721    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.121     1.842    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.209ns (8.044%)  route 2.389ns (91.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.565    -0.599    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           2.389     1.955    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/state[0]_alias
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.000 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.000    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.835     0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X50Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.856     1.692    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.121     1.813    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.209ns (8.123%)  route 2.364ns (91.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           2.364     1.957    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/state[2]_alias
    SLICE_X59Y52         LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     2.002    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.863     0.863    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y52         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.856     1.719    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.092     1.811    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.419ns (5.390%)  route 7.355ns (94.610%))
  Logic Levels:           0  
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.355     9.412    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 0.419ns (5.591%)  route 7.075ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.075     9.133    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 0.419ns (5.787%)  route 6.822ns (94.213%))
  Logic Levels:           0  
  Clock Path Skew:        3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.822     8.879    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 0.419ns (5.904%)  route 6.678ns (94.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.678     8.736    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.419ns (5.914%)  route 6.666ns (94.086%))
  Logic Levels:           0  
  Clock Path Skew:        3.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.666     8.723    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.419ns (6.044%)  route 6.514ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        3.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.514     8.571    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 0.419ns (6.384%)  route 6.145ns (93.616%))
  Logic Levels:           0  
  Clock Path Skew:        3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.145     8.202    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y37         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y37         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y37         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 0.419ns (6.549%)  route 5.979ns (93.451%))
  Logic Levels:           0  
  Clock Path Skew:        3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.638     1.638    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDPE (Prop_fdpe_C_Q)         0.419     2.057 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.979     8.037    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y38         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.419ns (7.456%)  route 5.200ns (92.544%))
  Logic Levels:           0  
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.626     1.626    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y30         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDSE (Prop_fdse_C_Q)         0.419     2.045 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.200     7.246    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.797    10.373    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.373    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.518ns (9.181%)  route 5.124ns (90.819%))
  Logic Levels:           0  
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.620     1.620    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y26         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     2.138 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           5.124     7.262    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    10.543    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  3.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.164ns (7.401%)  route 2.052ns (92.599%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.583     0.583    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.052     2.799    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.141ns (6.358%)  route 2.077ns (93.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.590     0.590    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y16         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDSE (Prop_fdse_C_Q)         0.141     0.731 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.077     2.807    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y17         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.141ns (6.320%)  route 2.090ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.587     0.587    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y30         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDSE (Prop_fdse_C_Q)         0.141     0.728 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.090     2.818    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.141ns (6.303%)  route 2.096ns (93.697%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.590     0.590    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y16         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDSE (Prop_fdse_C_Q)         0.141     0.731 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.096     2.827    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y17         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.141ns (6.295%)  route 2.099ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.099     2.828    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.141ns (6.258%)  route 2.112ns (93.742%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.112     2.841    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.141ns (6.243%)  route 2.118ns (93.757%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.118     2.846    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.141ns (6.235%)  route 2.120ns (93.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.582     0.582    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X65Y25         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.141     0.723 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.120     2.843    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y25         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.141ns (6.213%)  route 2.128ns (93.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.585     0.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y28         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.141     0.726 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.128     2.854    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.128ns (5.758%)  route 2.095ns (94.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.128     0.716 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.095     2.811    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Setup :           46  Failing Endpoints,  Worst Slack      -18.450ns,  Total Violation     -829.973ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.450ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.195ns  (logic 12.908ns (45.780%)  route 15.287ns (54.220%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    27.012    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.341 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    27.341    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.031     8.891    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                         -27.341    
  -------------------------------------------------------------------
                         slack                                -18.450    

Slack (VIOLATED) :        -18.409ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 12.908ns (45.851%)  route 15.244ns (54.149%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.786    26.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_1/O
                         net (fo=1, routed)           0.000    27.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.242     8.860    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029     8.889    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                         -27.297    
  -------------------------------------------------------------------
                         slack                                -18.409    

Slack (VIOLATED) :        -18.301ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.052ns  (logic 12.908ns (46.014%)  route 15.144ns (53.986%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.686    26.868    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.329    27.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_1/O
                         net (fo=1, routed)           0.000    27.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[10]
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.507     8.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.242     8.866    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031     8.897    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                         -27.197    
  -------------------------------------------------------------------
                         slack                                -18.301    

Slack (VIOLATED) :        -18.279ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.029ns  (logic 12.908ns (46.052%)  route 15.121ns (53.948%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.664    26.845    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[21]_i_1/O
                         net (fo=1, routed)           0.000    27.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[21]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.242     8.865    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.031     8.896    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -27.174    
  -------------------------------------------------------------------
                         slack                                -18.279    

Slack (VIOLATED) :        -18.277ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.012ns  (logic 12.908ns (46.081%)  route 15.104ns (53.919%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.646    26.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    27.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.031     8.880    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                         -27.157    
  -------------------------------------------------------------------
                         slack                                -18.277    

Slack (VIOLATED) :        -18.277ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        28.028ns  (logic 12.908ns (46.053%)  route 15.120ns (53.947%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.663    26.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_1/O
                         net (fo=1, routed)           0.000    27.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[6]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.242     8.865    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.032     8.897    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                         -27.173    
  -------------------------------------------------------------------
                         slack                                -18.277    

Slack (VIOLATED) :        -18.266ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[15]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[15]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.242     8.846    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.029     8.875    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.266    

Slack (VIOLATED) :        -18.261ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X62Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[19]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[19]
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031     8.880    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.261    

Slack (VIOLATED) :        -18.261ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.993ns  (logic 12.908ns (46.112%)  route 15.085ns (53.888%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.627    26.809    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    27.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.242     8.846    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031     8.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                         -27.138    
  -------------------------------------------------------------------
                         slack                                -18.261    

Slack (VIOLATED) :        -18.259ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.992ns  (logic 12.908ns (46.114%)  route 15.084ns (53.886%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.626    26.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.137 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_3/O
                         net (fo=1, routed)           0.000    27.137    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[22]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.849    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.029     8.878    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                -18.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.793%)  route 0.172ns (41.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.172    -0.280    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X34Y1          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121    -0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.302%)  route 0.168ns (42.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.271    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state[2]
    SLICE_X63Y0          LUT6 (Prop_lut6_I3_O)        0.098    -0.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X63Y0          FDRE (Hold_fdre_C_D)         0.092    -0.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X64Y2          FDRE (Hold_fdre_C_D)         0.134    -0.191    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.239    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg_n_0_[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.052    -0.306    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/Q
                         net (fo=2, routed)           0.176    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.154 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134    -0.226    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_4
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134    -0.226    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.830%)  route 0.174ns (41.170%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.174    -0.253    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.145 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.145    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.291ns (43.038%)  route 0.385ns (56.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.239    -0.214    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.098    -0.116 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2/O
                         net (fo=1, routed)           0.146     0.030    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C
                         clock pessimism              0.502    -0.336    
                         clock uncertainty            0.242    -0.093    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.091    -0.002    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.282    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.252    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.286    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.171    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.252    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Setup :           46  Failing Endpoints,  Worst Slack      -18.450ns,  Total Violation     -829.989ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.450ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.195ns  (logic 12.908ns (45.780%)  route 15.287ns (54.220%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    27.012    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.341 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    27.341    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.242     8.859    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.031     8.890    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                         -27.341    
  -------------------------------------------------------------------
                         slack                                -18.450    

Slack (VIOLATED) :        -18.409ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.152ns  (logic 12.908ns (45.851%)  route 15.244ns (54.149%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.786    26.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.329    27.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[14]_i_1/O
                         net (fo=1, routed)           0.000    27.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[14]
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]/C
                         clock pessimism              0.577     9.102    
                         clock uncertainty           -0.242     8.859    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029     8.888    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                         -27.297    
  -------------------------------------------------------------------
                         slack                                -18.409    

Slack (VIOLATED) :        -18.301ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.052ns  (logic 12.908ns (46.014%)  route 15.144ns (53.986%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.686    26.868    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.329    27.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_1/O
                         net (fo=1, routed)           0.000    27.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[10]
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.507     8.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]/C
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.242     8.865    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.031     8.896    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -27.197    
  -------------------------------------------------------------------
                         slack                                -18.301    

Slack (VIOLATED) :        -18.279ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.029ns  (logic 12.908ns (46.052%)  route 15.121ns (53.948%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.664    26.845    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[21]_i_1/O
                         net (fo=1, routed)           0.000    27.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[21]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.031     8.895    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[21]
  -------------------------------------------------------------------
                         required time                          8.895    
                         arrival time                         -27.174    
  -------------------------------------------------------------------
                         slack                                -18.279    

Slack (VIOLATED) :        -18.278ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.012ns  (logic 12.908ns (46.081%)  route 15.104ns (53.919%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.646    26.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.000    27.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.031     8.879    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                         -27.157    
  -------------------------------------------------------------------
                         slack                                -18.278    

Slack (VIOLATED) :        -18.277ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.028ns  (logic 12.908ns (46.053%)  route 15.120ns (53.947%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.663    26.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.329    27.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_1/O
                         net (fo=1, routed)           0.000    27.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[6]
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.506     8.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                         clock pessimism              0.577     9.107    
                         clock uncertainty           -0.242     8.864    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.032     8.896    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                         -27.173    
  -------------------------------------------------------------------
                         slack                                -18.277    

Slack (VIOLATED) :        -18.267ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[15]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[15]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.242     8.845    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.029     8.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[15]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.267    

Slack (VIOLATED) :        -18.262ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.996ns  (logic 12.908ns (46.107%)  route 15.088ns (53.893%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.630    26.812    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X62Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[19]_i_1/O
                         net (fo=1, routed)           0.000    27.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[19]
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.031     8.879    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[19]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                         -27.141    
  -------------------------------------------------------------------
                         slack                                -18.262    

Slack (VIOLATED) :        -18.262ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.993ns  (logic 12.908ns (46.112%)  route 15.085ns (53.888%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.627    26.809    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.329    27.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    27.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.501     8.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.088    
                         clock uncertainty           -0.242     8.845    
    SLICE_X59Y25         FDRE (Setup_fdre_C_D)        0.031     8.876    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                         -27.138    
  -------------------------------------------------------------------
                         slack                                -18.262    

Slack (VIOLATED) :        -18.259ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.992ns  (logic 12.908ns (46.114%)  route 15.084ns (53.886%))
  Logic Levels:           46  (CARRY4=33 LUT3=4 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.638    -0.855    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]/Q
                         net (fo=34, routed)          1.116     0.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[4]
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124     0.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477/O
                         net (fo=1, routed)           0.000     0.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_477_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.218 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     1.218    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     1.335    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     1.452    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.569 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     1.569    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     1.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.925 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431/O[2]
                         net (fo=4, routed)           0.832     2.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_431_n_5
    SLICE_X56Y8          LUT3 (Prop_lut3_I2_O)        0.301     3.058 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372/O
                         net (fo=1, routed)           0.500     3.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_372_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.954 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265/CO[3]
                         net (fo=1, routed)           0.000     3.954    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_265_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.277 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217/O[1]
                         net (fo=3, routed)           0.322     4.599    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_217_n_6
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.306     4.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221/O
                         net (fo=2, routed)           0.649     5.554    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_221_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.678 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152/O
                         net (fo=2, routed)           0.619     6.297    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_152_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156/O
                         net (fo=1, routed)           0.000     6.421    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_156_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96/CO[3]
                         net (fo=1, routed)           0.000     6.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_96_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.067    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_94_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000     7.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143/O[1]
                         net (fo=18, routed)          0.925     8.440    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_143_n_6
    SLICE_X56Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     9.139 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249/CO[3]
                         net (fo=1, routed)           0.000     9.139    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_249_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.256 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167/CO[3]
                         net (fo=1, routed)           0.000     9.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_167_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.373 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.373    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48/O[1]
                         net (fo=3, routed)           1.229    10.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_48_n_6
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.306    11.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111/O
                         net (fo=1, routed)           0.000    11.231    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_111_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.764    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.018 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.697    12.716    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.367    13.083 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_40/O
                         net (fo=30, routed)          0.914    13.997    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm1[9]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332/O
                         net (fo=1, routed)           0.795    14.915    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_332_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.300 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236/CO[3]
                         net (fo=1, routed)           0.000    15.300    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_236_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170/CO[3]
                         net (fo=1, routed)           0.000    15.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_170_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.528 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115/CO[3]
                         net (fo=1, routed)           0.000    15.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_115_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.767 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114/O[2]
                         net (fo=4, routed)           1.055    16.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_114_n_5
    SLICE_X55Y25         LUT5 (Prop_lut5_I4_O)        0.302    17.124 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74/O
                         net (fo=1, routed)           0.569    17.693    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_74_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.213 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.213    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_33_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.536 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21/O[1]
                         net (fo=3, routed)           0.654    19.190    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_21_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.306    19.496 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6/O
                         net (fo=1, routed)           0.879    20.375    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_6_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.882 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.882    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_2_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.996 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.996    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2/O[1]
                         net (fo=11, routed)          0.722    22.279    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[18]_i_2_n_6
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.303    22.582 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188/O
                         net (fo=1, routed)           0.803    23.385    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_188_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    23.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.020 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.707    24.727    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X62Y22         LUT6 (Prop_lut6_I0_O)        0.301    25.028 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           0.471    25.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.025    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.626    26.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.329    27.137 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_3/O
                         net (fo=1, routed)           0.000    27.137    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[22]
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.504     8.528    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]/C
                         clock pessimism              0.563     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)        0.029     8.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                         -27.137    
  -------------------------------------------------------------------
                         slack                                -18.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.793%)  route 0.172ns (41.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.172    -0.280    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X34Y1          LUT6 (Prop_lut6_I4_O)        0.098    -0.182 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121    -0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.302%)  route 0.168ns (42.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state_reg[2]/Q
                         net (fo=12, routed)          0.168    -0.271    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/state[2]
    SLICE_X63Y0          LUT6 (Prop_lut6_I3_O)        0.098    -0.173 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X63Y0          FDRE (Hold_fdre_C_D)         0.092    -0.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg_n_0_[0]
    SLICE_X64Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter[0]_i_3_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X64Y2          FDRE (Hold_fdre_C_D)         0.134    -0.191    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.239    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg_n_0_[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.832    -0.839    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.242    -0.358    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.052    -0.306    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/Q
                         net (fo=2, routed)           0.176    -0.263    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.154 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y54         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134    -0.226    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.753%)  route 0.176ns (39.247%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_4
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.242    -0.360    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134    -0.226    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.830%)  route 0.174ns (41.170%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/Q
                         net (fo=1, routed)           0.174    -0.253    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg_n_0_[3]
    SLICE_X62Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.145 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.145    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[0]_i_2_n_4
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X62Y0          FDRE (Hold_fdre_C_D)         0.105    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.291ns (43.038%)  route 0.385ns (56.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.563    -0.601    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state_reg[0]/Q
                         net (fo=13, routed)          0.239    -0.214    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/state[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I0_O)        0.098    -0.116 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2/O
                         net (fo=1, routed)           0.146     0.030    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_2_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I4_O)        0.045     0.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C
                         clock pessimism              0.502    -0.336    
                         clock uncertainty            0.242    -0.093    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.091    -0.002    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.493%)  route 0.177ns (41.507%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.282    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.174 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.174    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.252    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.564    -0.600    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.286    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.171    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.833    -0.838    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X32Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.105    -0.252    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 8.242 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.102 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.508     8.242    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.092     8.334    
                         clock uncertainty           -0.121     8.213    
    SLICE_X64Y58         FDPE (Recov_fdpe_C_PRE)     -0.532     7.681    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 8.242 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.102 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.508     8.242    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.092     8.334    
                         clock uncertainty           -0.121     8.213    
    SLICE_X64Y58         FDCE (Recov_fdce_C_CLR)     -0.532     7.681    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 8.242 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.102 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.508     8.242    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.092     8.334    
                         clock uncertainty           -0.121     8.213    
    SLICE_X64Y58         FDCE (Recov_fdce_C_CLR)     -0.490     7.723    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 8.242 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.478     2.102 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.508     8.242    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.092     8.334    
                         clock uncertainty           -0.121     8.213    
    SLICE_X64Y58         FDCE (Recov_fdce_C_CLR)     -0.490     7.723    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.723    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                  5.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.592     0.592    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.148     0.740 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.918    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.862     0.862    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X64Y58         FDCE (Remov_fdce_C_CLR)     -0.120     0.488    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.592     0.592    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.148     0.740 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.918    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.862     0.862    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X64Y58         FDCE (Remov_fdce_C_CLR)     -0.120     0.488    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.592     0.592    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.148     0.740 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.918    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.862     0.862    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.255     0.608    
    SLICE_X64Y58         FDCE (Remov_fdce_C_CLR)     -0.120     0.488    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.592     0.592    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y59         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.148     0.740 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.918    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X64Y58         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.862     0.862    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X64Y58         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.255     0.608    
    SLICE_X64Y58         FDPE (Remov_fdpe_C_PRE)     -0.124     0.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.434    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.124ns (6.360%)  route 1.826ns (93.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.298     1.298    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.422 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     1.950    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y43         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.519     1.519    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.950ns  (logic 0.124ns (6.360%)  route 1.826ns (93.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.298     1.298    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.422 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     1.950    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y43         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.519     1.519    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.972ns  (logic 0.000ns (0.000%)  route 0.972ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.972     0.972    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X65Y58         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.508     1.508    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y58         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.000ns (0.000%)  route 0.413ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.413     0.413    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X65Y58         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.862     0.862    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y58         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.045ns (6.297%)  route 0.670ns (93.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.497     0.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.542 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.715    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y43         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.866     0.866    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.045ns (6.297%)  route 0.670ns (93.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.497     0.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.542 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.715    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y43         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.866     0.866    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y43         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1015 Endpoints
Min Delay          1015 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.783ns  (logic 23.227ns (34.780%)  route 43.556ns (65.220%))
  Logic Levels:           73  (CARRY4=34 FDRE=1 LUT3=10 LUT4=8 LUT5=10 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/Q
                         net (fo=10, routed)          1.262     1.718    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1]_2[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727/O
                         net (fo=1, routed)           0.000     1.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.392 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.663 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.136     3.798    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.373     4.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796/O
                         net (fo=2, routed)           0.683     4.854    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708/O
                         net (fo=1, routed)           0.330     5.308    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.858 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     5.858    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.112 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.863     7.975    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[1]1
    SLICE_X33Y17         LUT5 (Prop_lut5_I3_O)        0.367     8.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59/O
                         net (fo=9, routed)           0.728     9.070    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.194 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735/O
                         net (fo=1, routed)           0.000     9.194    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.744 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596/CO[3]
                         net (fo=1, routed)           0.000     9.744    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_442/CO[0]
                         net (fo=76, routed)          1.600    11.615    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[2]1
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.373    11.988 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816/O
                         net (fo=1, routed)           0.820    12.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740/O
                         net (fo=1, routed)           0.553    13.484    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.010 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.010    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          1.004    15.285    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.401    15.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57/O
                         net (fo=4, routed)           1.080    16.766    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.326    17.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824/O
                         net (fo=1, routed)           0.806    17.898    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752/O
                         net (fo=1, routed)           0.000    18.022    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.554    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.825 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.038    19.863    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.373    20.236 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50/O
                         net (fo=6, routed)           0.964    21.200    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.152    21.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755/O
                         net (fo=1, routed)           0.778    22.130    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    22.462 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631/O
                         net (fo=1, routed)           0.000    22.462    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    23.012    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.283 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          0.906    24.189    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.403    24.592 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758/O
                         net (fo=2, routed)           1.172    25.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.327    26.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765/O
                         net (fo=1, routed)           0.495    26.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.709 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637/O
                         net (fo=1, routed)           0.000    26.709    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.110    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          1.057    28.438    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X42Y22         LUT5 (Prop_lut5_I3_O)        0.373    28.811 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37/O
                         net (fo=6, routed)           1.351    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.154    30.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643/O
                         net (fo=1, routed)           0.578    30.894    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.327    31.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488/O
                         net (fo=1, routed)           0.000    31.221    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.619    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.890 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          0.995    32.885    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.401    33.286 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           0.881    34.166    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.332    34.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.937    35.436    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    35.560 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    35.560    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          1.041    37.403    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.373    37.776 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24/O
                         net (fo=4, routed)           1.249    39.025    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340/O
                         net (fo=1, routed)           0.798    39.947    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.467 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.467    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          1.249    41.970    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.395    42.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21/O
                         net (fo=5, routed)           1.213    43.578    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.326    43.904 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304/O
                         net (fo=1, routed)           0.000    43.904    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    44.305    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.576 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73/CO[0]
                         net (fo=30, routed)          1.420    45.996    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73_n_3
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.401    46.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10/O
                         net (fo=8, routed)           1.255    47.652    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.326    47.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193/O
                         net (fo=1, routed)           0.000    47.978    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.491    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.745 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.842    50.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.396    50.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550/O
                         net (fo=4, routed)           0.824    51.807    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.331    52.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.705    52.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280/CO[3]
                         net (fo=1, routed)           0.000    53.227    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.498 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159/CO[0]
                         net (fo=10, routed)          1.407    54.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159_n_3
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.373    55.278 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63/O
                         net (fo=9, routed)           1.104    56.382    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    56.506 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9/O
                         net (fo=5, routed)           1.037    57.543    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.124    57.667 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    57.667    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.043 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.043    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21/CO[0]
                         net (fo=9, routed)           0.935    59.232    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21_n_3
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.367    59.599 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.974    60.572    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    60.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.338    61.034    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    61.541 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.541    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.195    63.007    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[5]1
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.373    63.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.269    64.650    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/data_in[2]
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.154    64.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.690    65.493    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.327    65.820 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.820    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.221    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.335    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.449 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    66.449    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.783 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    66.783    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__2_n_6
    SLICE_X53Y29         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.688ns  (logic 23.132ns (34.687%)  route 43.556ns (65.313%))
  Logic Levels:           73  (CARRY4=34 FDRE=1 LUT3=10 LUT4=8 LUT5=10 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/Q
                         net (fo=10, routed)          1.262     1.718    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1]_2[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727/O
                         net (fo=1, routed)           0.000     1.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.392 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.663 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.136     3.798    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.373     4.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796/O
                         net (fo=2, routed)           0.683     4.854    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708/O
                         net (fo=1, routed)           0.330     5.308    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.858 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     5.858    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.112 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.863     7.975    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[1]1
    SLICE_X33Y17         LUT5 (Prop_lut5_I3_O)        0.367     8.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59/O
                         net (fo=9, routed)           0.728     9.070    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.194 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735/O
                         net (fo=1, routed)           0.000     9.194    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.744 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596/CO[3]
                         net (fo=1, routed)           0.000     9.744    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_442/CO[0]
                         net (fo=76, routed)          1.600    11.615    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[2]1
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.373    11.988 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816/O
                         net (fo=1, routed)           0.820    12.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740/O
                         net (fo=1, routed)           0.553    13.484    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.010 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.010    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          1.004    15.285    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.401    15.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57/O
                         net (fo=4, routed)           1.080    16.766    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.326    17.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824/O
                         net (fo=1, routed)           0.806    17.898    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752/O
                         net (fo=1, routed)           0.000    18.022    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.554    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.825 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.038    19.863    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.373    20.236 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50/O
                         net (fo=6, routed)           0.964    21.200    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.152    21.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755/O
                         net (fo=1, routed)           0.778    22.130    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    22.462 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631/O
                         net (fo=1, routed)           0.000    22.462    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    23.012    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.283 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          0.906    24.189    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.403    24.592 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758/O
                         net (fo=2, routed)           1.172    25.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.327    26.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765/O
                         net (fo=1, routed)           0.495    26.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.709 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637/O
                         net (fo=1, routed)           0.000    26.709    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.110    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          1.057    28.438    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X42Y22         LUT5 (Prop_lut5_I3_O)        0.373    28.811 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37/O
                         net (fo=6, routed)           1.351    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.154    30.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643/O
                         net (fo=1, routed)           0.578    30.894    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.327    31.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488/O
                         net (fo=1, routed)           0.000    31.221    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.619    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.890 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          0.995    32.885    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.401    33.286 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           0.881    34.166    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.332    34.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.937    35.436    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    35.560 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    35.560    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          1.041    37.403    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.373    37.776 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24/O
                         net (fo=4, routed)           1.249    39.025    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340/O
                         net (fo=1, routed)           0.798    39.947    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.467 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.467    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          1.249    41.970    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.395    42.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21/O
                         net (fo=5, routed)           1.213    43.578    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.326    43.904 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304/O
                         net (fo=1, routed)           0.000    43.904    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    44.305    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.576 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73/CO[0]
                         net (fo=30, routed)          1.420    45.996    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73_n_3
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.401    46.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10/O
                         net (fo=8, routed)           1.255    47.652    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.326    47.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193/O
                         net (fo=1, routed)           0.000    47.978    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.491    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.745 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.842    50.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.396    50.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550/O
                         net (fo=4, routed)           0.824    51.807    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.331    52.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.705    52.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280/CO[3]
                         net (fo=1, routed)           0.000    53.227    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.498 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159/CO[0]
                         net (fo=10, routed)          1.407    54.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159_n_3
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.373    55.278 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63/O
                         net (fo=9, routed)           1.104    56.382    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    56.506 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9/O
                         net (fo=5, routed)           1.037    57.543    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.124    57.667 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    57.667    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.043 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.043    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21/CO[0]
                         net (fo=9, routed)           0.935    59.232    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21_n_3
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.367    59.599 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.974    60.572    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    60.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.338    61.034    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    61.541 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.541    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.195    63.007    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[5]1
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.373    63.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.269    64.650    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/data_in[2]
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.154    64.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.690    65.493    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.327    65.820 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.820    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.221    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.335    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.449 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    66.449    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.688 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000    66.688    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__2_n_5
    SLICE_X53Y29         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.672ns  (logic 23.116ns (34.671%)  route 43.556ns (65.329%))
  Logic Levels:           73  (CARRY4=34 FDRE=1 LUT3=10 LUT4=8 LUT5=10 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/Q
                         net (fo=10, routed)          1.262     1.718    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1]_2[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727/O
                         net (fo=1, routed)           0.000     1.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.392 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.663 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.136     3.798    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.373     4.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796/O
                         net (fo=2, routed)           0.683     4.854    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708/O
                         net (fo=1, routed)           0.330     5.308    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.858 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     5.858    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.112 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.863     7.975    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[1]1
    SLICE_X33Y17         LUT5 (Prop_lut5_I3_O)        0.367     8.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59/O
                         net (fo=9, routed)           0.728     9.070    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.194 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735/O
                         net (fo=1, routed)           0.000     9.194    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.744 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596/CO[3]
                         net (fo=1, routed)           0.000     9.744    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_442/CO[0]
                         net (fo=76, routed)          1.600    11.615    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[2]1
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.373    11.988 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816/O
                         net (fo=1, routed)           0.820    12.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740/O
                         net (fo=1, routed)           0.553    13.484    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.010 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.010    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          1.004    15.285    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.401    15.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57/O
                         net (fo=4, routed)           1.080    16.766    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.326    17.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824/O
                         net (fo=1, routed)           0.806    17.898    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752/O
                         net (fo=1, routed)           0.000    18.022    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.554    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.825 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.038    19.863    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.373    20.236 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50/O
                         net (fo=6, routed)           0.964    21.200    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.152    21.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755/O
                         net (fo=1, routed)           0.778    22.130    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    22.462 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631/O
                         net (fo=1, routed)           0.000    22.462    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    23.012    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.283 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          0.906    24.189    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.403    24.592 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758/O
                         net (fo=2, routed)           1.172    25.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.327    26.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765/O
                         net (fo=1, routed)           0.495    26.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.709 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637/O
                         net (fo=1, routed)           0.000    26.709    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.110    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          1.057    28.438    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X42Y22         LUT5 (Prop_lut5_I3_O)        0.373    28.811 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37/O
                         net (fo=6, routed)           1.351    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.154    30.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643/O
                         net (fo=1, routed)           0.578    30.894    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.327    31.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488/O
                         net (fo=1, routed)           0.000    31.221    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.619    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.890 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          0.995    32.885    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.401    33.286 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           0.881    34.166    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.332    34.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.937    35.436    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    35.560 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    35.560    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          1.041    37.403    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.373    37.776 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24/O
                         net (fo=4, routed)           1.249    39.025    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340/O
                         net (fo=1, routed)           0.798    39.947    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.467 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.467    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          1.249    41.970    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.395    42.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21/O
                         net (fo=5, routed)           1.213    43.578    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.326    43.904 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304/O
                         net (fo=1, routed)           0.000    43.904    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    44.305    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.576 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73/CO[0]
                         net (fo=30, routed)          1.420    45.996    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73_n_3
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.401    46.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10/O
                         net (fo=8, routed)           1.255    47.652    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.326    47.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193/O
                         net (fo=1, routed)           0.000    47.978    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.491    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.745 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.842    50.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.396    50.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550/O
                         net (fo=4, routed)           0.824    51.807    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.331    52.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.705    52.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280/CO[3]
                         net (fo=1, routed)           0.000    53.227    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.498 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159/CO[0]
                         net (fo=10, routed)          1.407    54.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159_n_3
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.373    55.278 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63/O
                         net (fo=9, routed)           1.104    56.382    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    56.506 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9/O
                         net (fo=5, routed)           1.037    57.543    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.124    57.667 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    57.667    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.043 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.043    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21/CO[0]
                         net (fo=9, routed)           0.935    59.232    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21_n_3
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.367    59.599 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.974    60.572    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    60.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.338    61.034    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    61.541 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.541    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.195    63.007    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[5]1
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.373    63.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.269    64.650    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/data_in[2]
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.154    64.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.690    65.493    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.327    65.820 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.820    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.221    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.335    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.449 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    66.449    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    66.672 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000    66.672    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__2_n_7
    SLICE_X53Y29         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/r_acc_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.672ns  (logic 22.973ns (34.457%)  route 43.699ns (65.543%))
  Logic Levels:           74  (CARRY4=34 FDRE=1 LUT3=7 LUT4=7 LUT5=13 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/C
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/Q
                         net (fo=10, routed)          1.470     1.926    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0]_1[6]
    SLICE_X44Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.050 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_725/O
                         net (fo=1, routed)           0.000     2.050    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_725_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.451 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.451    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.722 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.168     3.890    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.373     4.263 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_795/O
                         net (fo=2, routed)           0.677     4.940    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_795_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_707/O
                         net (fo=1, routed)           0.520     5.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_707_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     6.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.172     7.534    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/temp_samples[1]1
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.399     7.933 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_804/O
                         net (fo=1, routed)           0.661     8.594    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_804_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.328     8.922 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_715/O
                         net (fo=1, routed)           0.476     9.398    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_715_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_582/CO[3]
                         net (fo=1, routed)           0.000     9.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_582_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.176 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_437/CO[0]
                         net (fo=18, routed)          1.736    11.912    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_437_n_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.373    12.285 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_56/O
                         net (fo=4, routed)           0.729    13.014    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_56_n_0
    SLICE_X40Y28         LUT4 (Prop_lut4_I3_O)        0.124    13.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_819/O
                         net (fo=1, routed)           0.576    13.715    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_819_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.124    13.839 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_743/O
                         net (fo=1, routed)           0.000    13.839    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_743_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.389 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.389    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.660 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          0.871    15.531    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.401    15.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_57/O
                         net (fo=4, routed)           0.309    16.241    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_57_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.326    16.567 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_823/O
                         net (fo=1, routed)           0.873    17.439    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_823_n_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.563 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_751/O
                         net (fo=1, routed)           0.000    17.563    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_751_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.113 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.113    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.384 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.071    19.455    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.373    19.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[1]_INST_0_i_50/O
                         net (fo=6, routed)           1.126    20.955    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[1]_INST_0_i_50_n_0
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.152    21.107 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_756/O
                         net (fo=1, routed)           0.814    21.921    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_756_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I0_O)        0.332    22.253 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_632/O
                         net (fo=1, routed)           0.000    22.253    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_632_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.785 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    22.785    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          1.569    24.626    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.399    25.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_762/O
                         net (fo=2, routed)           0.449    25.474    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_762_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.326    25.800 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_767/O
                         net (fo=1, routed)           0.849    26.649    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_767_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.124    26.773 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_639/O
                         net (fo=1, routed)           0.000    26.773    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_639_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.323 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.323    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.594 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          0.866    28.459    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X33Y30         LUT5 (Prop_lut5_I3_O)        0.373    28.832 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[7]_INST_0_i_37/O
                         net (fo=6, routed)           1.169    30.001    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[7]_INST_0_i_37_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.153    30.154 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_642/O
                         net (fo=1, routed)           0.960    31.114    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_642_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I0_O)        0.331    31.445 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_487/O
                         net (fo=1, routed)           0.000    31.445    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_487_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.846 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.846    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.117 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          1.044    33.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.401    33.563 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           1.282    34.844    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.332    35.176 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.757    35.933    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.124    36.057 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    36.057    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.570 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.570    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.824 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          0.913    37.737    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.367    38.104 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_24/O
                         net (fo=4, routed)           1.624    39.729    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_24_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    39.853 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_339/O
                         net (fo=1, routed)           0.478    40.331    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_339_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    40.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.729    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          0.882    41.881    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.373    42.254 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[0]_INST_0_i_14/O
                         net (fo=4, routed)           1.138    43.393    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[0]_INST_0_i_14_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    43.517 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_231/O
                         net (fo=1, routed)           0.475    43.991    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_231_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.517 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_113/CO[3]
                         net (fo=1, routed)           0.000    44.517    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_113_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.788 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_39/CO[0]
                         net (fo=18, routed)          1.205    45.993    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_39_n_3
    SLICE_X34Y37         LUT5 (Prop_lut5_I3_O)        0.373    46.366 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_11/O
                         net (fo=6, routed)           1.317    47.684    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_11_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.124    47.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_191/O
                         net (fo=1, routed)           0.000    47.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_191_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.206 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.206    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.477 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.110    49.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.401    49.988 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_552/O
                         net (fo=4, routed)           0.666    50.654    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_552_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.326    50.980 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_408/O
                         net (fo=1, routed)           0.547    51.527    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_408_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    52.047 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_286/CO[3]
                         net (fo=1, routed)           0.000    52.047    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_286_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.301 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_161/CO[0]
                         net (fo=10, routed)          1.628    53.929    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_161_n_3
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.367    54.296 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_18/O
                         net (fo=1, routed)           0.977    55.273    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_18_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    55.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_9/O
                         net (fo=5, routed)           1.173    56.570    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_9_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I2_O)        0.124    56.694 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_176/O
                         net (fo=1, routed)           0.000    56.694    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_176_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    57.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_69_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_22/CO[0]
                         net (fo=9, routed)           1.161    58.524    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_22_n_3
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.373    58.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[5]_INST_0_i_3/O
                         net (fo=3, routed)           1.112    60.009    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[5]_INST_0_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    60.133 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_56/O
                         net (fo=1, routed)           0.630    60.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_56_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.167    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.463    62.884    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/temp_samples[5]1
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.367    63.251 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.297    64.547    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/data_in[2]
    SLICE_X50Y36         LUT3 (Prop_lut3_I1_O)        0.153    64.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.708    65.408    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.331    65.739 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.739    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_5_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.115 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.115    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.232 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.232    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__0_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.349 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    66.349    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    66.672 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    66.672    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__2_n_6
    SLICE_X50Y39         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/r_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.669ns  (logic 23.113ns (34.668%)  route 43.556ns (65.332%))
  Logic Levels:           72  (CARRY4=33 FDRE=1 LUT3=10 LUT4=8 LUT5=10 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/Q
                         net (fo=10, routed)          1.262     1.718    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1]_2[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727/O
                         net (fo=1, routed)           0.000     1.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.392 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.663 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.136     3.798    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.373     4.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796/O
                         net (fo=2, routed)           0.683     4.854    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708/O
                         net (fo=1, routed)           0.330     5.308    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.858 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     5.858    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.112 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.863     7.975    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[1]1
    SLICE_X33Y17         LUT5 (Prop_lut5_I3_O)        0.367     8.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59/O
                         net (fo=9, routed)           0.728     9.070    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.194 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735/O
                         net (fo=1, routed)           0.000     9.194    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.744 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596/CO[3]
                         net (fo=1, routed)           0.000     9.744    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_442/CO[0]
                         net (fo=76, routed)          1.600    11.615    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[2]1
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.373    11.988 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816/O
                         net (fo=1, routed)           0.820    12.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740/O
                         net (fo=1, routed)           0.553    13.484    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.010 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.010    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          1.004    15.285    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.401    15.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57/O
                         net (fo=4, routed)           1.080    16.766    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.326    17.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824/O
                         net (fo=1, routed)           0.806    17.898    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752/O
                         net (fo=1, routed)           0.000    18.022    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.554    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.825 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.038    19.863    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.373    20.236 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50/O
                         net (fo=6, routed)           0.964    21.200    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.152    21.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755/O
                         net (fo=1, routed)           0.778    22.130    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    22.462 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631/O
                         net (fo=1, routed)           0.000    22.462    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    23.012    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.283 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          0.906    24.189    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.403    24.592 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758/O
                         net (fo=2, routed)           1.172    25.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.327    26.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765/O
                         net (fo=1, routed)           0.495    26.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.709 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637/O
                         net (fo=1, routed)           0.000    26.709    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.110    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          1.057    28.438    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X42Y22         LUT5 (Prop_lut5_I3_O)        0.373    28.811 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37/O
                         net (fo=6, routed)           1.351    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.154    30.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643/O
                         net (fo=1, routed)           0.578    30.894    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.327    31.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488/O
                         net (fo=1, routed)           0.000    31.221    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.619    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.890 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          0.995    32.885    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.401    33.286 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           0.881    34.166    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.332    34.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.937    35.436    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    35.560 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    35.560    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          1.041    37.403    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.373    37.776 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24/O
                         net (fo=4, routed)           1.249    39.025    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340/O
                         net (fo=1, routed)           0.798    39.947    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.467 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.467    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          1.249    41.970    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.395    42.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21/O
                         net (fo=5, routed)           1.213    43.578    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.326    43.904 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304/O
                         net (fo=1, routed)           0.000    43.904    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    44.305    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.576 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73/CO[0]
                         net (fo=30, routed)          1.420    45.996    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73_n_3
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.401    46.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10/O
                         net (fo=8, routed)           1.255    47.652    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.326    47.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193/O
                         net (fo=1, routed)           0.000    47.978    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.491    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.745 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.842    50.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.396    50.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550/O
                         net (fo=4, routed)           0.824    51.807    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.331    52.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.705    52.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280/CO[3]
                         net (fo=1, routed)           0.000    53.227    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.498 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159/CO[0]
                         net (fo=10, routed)          1.407    54.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159_n_3
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.373    55.278 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63/O
                         net (fo=9, routed)           1.104    56.382    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    56.506 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9/O
                         net (fo=5, routed)           1.037    57.543    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.124    57.667 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    57.667    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.043 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.043    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21/CO[0]
                         net (fo=9, routed)           0.935    59.232    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21_n_3
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.367    59.599 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.974    60.572    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    60.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.338    61.034    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    61.541 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.541    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.195    63.007    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[5]1
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.373    63.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.269    64.650    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/data_in[2]
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.154    64.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.690    65.493    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.327    65.820 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.820    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.221    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.335    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.669 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    66.669    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1_n_6
    SLICE_X53Y28         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.648ns  (logic 23.092ns (34.647%)  route 43.556ns (65.353%))
  Logic Levels:           72  (CARRY4=33 FDRE=1 LUT3=10 LUT4=8 LUT5=10 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/Q
                         net (fo=10, routed)          1.262     1.718    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1]_2[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727/O
                         net (fo=1, routed)           0.000     1.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.392 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.663 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.136     3.798    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.373     4.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796/O
                         net (fo=2, routed)           0.683     4.854    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708/O
                         net (fo=1, routed)           0.330     5.308    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.858 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     5.858    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.112 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.863     7.975    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[1]1
    SLICE_X33Y17         LUT5 (Prop_lut5_I3_O)        0.367     8.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59/O
                         net (fo=9, routed)           0.728     9.070    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.194 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735/O
                         net (fo=1, routed)           0.000     9.194    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.744 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596/CO[3]
                         net (fo=1, routed)           0.000     9.744    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_442/CO[0]
                         net (fo=76, routed)          1.600    11.615    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[2]1
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.373    11.988 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816/O
                         net (fo=1, routed)           0.820    12.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740/O
                         net (fo=1, routed)           0.553    13.484    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.010 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.010    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          1.004    15.285    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.401    15.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57/O
                         net (fo=4, routed)           1.080    16.766    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.326    17.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824/O
                         net (fo=1, routed)           0.806    17.898    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752/O
                         net (fo=1, routed)           0.000    18.022    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.554    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.825 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.038    19.863    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.373    20.236 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50/O
                         net (fo=6, routed)           0.964    21.200    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.152    21.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755/O
                         net (fo=1, routed)           0.778    22.130    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    22.462 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631/O
                         net (fo=1, routed)           0.000    22.462    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    23.012    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.283 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          0.906    24.189    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.403    24.592 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758/O
                         net (fo=2, routed)           1.172    25.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.327    26.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765/O
                         net (fo=1, routed)           0.495    26.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.709 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637/O
                         net (fo=1, routed)           0.000    26.709    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.110    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          1.057    28.438    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X42Y22         LUT5 (Prop_lut5_I3_O)        0.373    28.811 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37/O
                         net (fo=6, routed)           1.351    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.154    30.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643/O
                         net (fo=1, routed)           0.578    30.894    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.327    31.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488/O
                         net (fo=1, routed)           0.000    31.221    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.619    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.890 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          0.995    32.885    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.401    33.286 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           0.881    34.166    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.332    34.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.937    35.436    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    35.560 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    35.560    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          1.041    37.403    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.373    37.776 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24/O
                         net (fo=4, routed)           1.249    39.025    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340/O
                         net (fo=1, routed)           0.798    39.947    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.467 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.467    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          1.249    41.970    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.395    42.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21/O
                         net (fo=5, routed)           1.213    43.578    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.326    43.904 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304/O
                         net (fo=1, routed)           0.000    43.904    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    44.305    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.576 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73/CO[0]
                         net (fo=30, routed)          1.420    45.996    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73_n_3
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.401    46.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10/O
                         net (fo=8, routed)           1.255    47.652    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.326    47.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193/O
                         net (fo=1, routed)           0.000    47.978    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.491    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.745 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.842    50.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.396    50.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550/O
                         net (fo=4, routed)           0.824    51.807    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.331    52.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.705    52.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280/CO[3]
                         net (fo=1, routed)           0.000    53.227    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.498 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159/CO[0]
                         net (fo=10, routed)          1.407    54.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159_n_3
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.373    55.278 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63/O
                         net (fo=9, routed)           1.104    56.382    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    56.506 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9/O
                         net (fo=5, routed)           1.037    57.543    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.124    57.667 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    57.667    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.043 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.043    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21/CO[0]
                         net (fo=9, routed)           0.935    59.232    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21_n_3
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.367    59.599 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.974    60.572    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    60.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.338    61.034    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    61.541 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.541    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.195    63.007    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[5]1
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.373    63.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.269    64.650    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/data_in[2]
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.154    64.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.690    65.493    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.327    65.820 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.820    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.221    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.335    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    66.648 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000    66.648    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1_n_4
    SLICE_X53Y28         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/r_acc_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.588ns  (logic 22.889ns (34.374%)  route 43.699ns (65.626%))
  Logic Levels:           74  (CARRY4=34 FDRE=1 LUT3=7 LUT4=7 LUT5=13 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/C
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/Q
                         net (fo=10, routed)          1.470     1.926    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0]_1[6]
    SLICE_X44Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.050 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_725/O
                         net (fo=1, routed)           0.000     2.050    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_725_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.451 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.451    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.722 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.168     3.890    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.373     4.263 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_795/O
                         net (fo=2, routed)           0.677     4.940    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_795_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_707/O
                         net (fo=1, routed)           0.520     5.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_707_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     6.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.172     7.534    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/temp_samples[1]1
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.399     7.933 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_804/O
                         net (fo=1, routed)           0.661     8.594    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_804_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.328     8.922 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_715/O
                         net (fo=1, routed)           0.476     9.398    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_715_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_582/CO[3]
                         net (fo=1, routed)           0.000     9.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_582_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.176 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_437/CO[0]
                         net (fo=18, routed)          1.736    11.912    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_437_n_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.373    12.285 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_56/O
                         net (fo=4, routed)           0.729    13.014    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_56_n_0
    SLICE_X40Y28         LUT4 (Prop_lut4_I3_O)        0.124    13.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_819/O
                         net (fo=1, routed)           0.576    13.715    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_819_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.124    13.839 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_743/O
                         net (fo=1, routed)           0.000    13.839    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_743_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.389 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.389    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.660 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          0.871    15.531    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.401    15.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_57/O
                         net (fo=4, routed)           0.309    16.241    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_57_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.326    16.567 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_823/O
                         net (fo=1, routed)           0.873    17.439    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_823_n_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.563 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_751/O
                         net (fo=1, routed)           0.000    17.563    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_751_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.113 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.113    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.384 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.071    19.455    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.373    19.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[1]_INST_0_i_50/O
                         net (fo=6, routed)           1.126    20.955    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[1]_INST_0_i_50_n_0
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.152    21.107 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_756/O
                         net (fo=1, routed)           0.814    21.921    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_756_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I0_O)        0.332    22.253 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_632/O
                         net (fo=1, routed)           0.000    22.253    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_632_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.785 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    22.785    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          1.569    24.626    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.399    25.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_762/O
                         net (fo=2, routed)           0.449    25.474    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_762_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.326    25.800 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_767/O
                         net (fo=1, routed)           0.849    26.649    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_767_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.124    26.773 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_639/O
                         net (fo=1, routed)           0.000    26.773    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_639_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.323 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.323    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.594 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          0.866    28.459    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X33Y30         LUT5 (Prop_lut5_I3_O)        0.373    28.832 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[7]_INST_0_i_37/O
                         net (fo=6, routed)           1.169    30.001    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[7]_INST_0_i_37_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.153    30.154 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_642/O
                         net (fo=1, routed)           0.960    31.114    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_642_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I0_O)        0.331    31.445 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_487/O
                         net (fo=1, routed)           0.000    31.445    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_487_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.846 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.846    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.117 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          1.044    33.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.401    33.563 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           1.282    34.844    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.332    35.176 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.757    35.933    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.124    36.057 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    36.057    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.570 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.570    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.824 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          0.913    37.737    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.367    38.104 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_24/O
                         net (fo=4, routed)           1.624    39.729    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_24_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    39.853 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_339/O
                         net (fo=1, routed)           0.478    40.331    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_339_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    40.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.729    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          0.882    41.881    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.373    42.254 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[0]_INST_0_i_14/O
                         net (fo=4, routed)           1.138    43.393    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[0]_INST_0_i_14_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    43.517 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_231/O
                         net (fo=1, routed)           0.475    43.991    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_231_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.517 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_113/CO[3]
                         net (fo=1, routed)           0.000    44.517    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_113_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.788 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_39/CO[0]
                         net (fo=18, routed)          1.205    45.993    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_39_n_3
    SLICE_X34Y37         LUT5 (Prop_lut5_I3_O)        0.373    46.366 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_11/O
                         net (fo=6, routed)           1.317    47.684    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_11_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.124    47.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_191/O
                         net (fo=1, routed)           0.000    47.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_191_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.206 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.206    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.477 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.110    49.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.401    49.988 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_552/O
                         net (fo=4, routed)           0.666    50.654    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_552_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.326    50.980 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_408/O
                         net (fo=1, routed)           0.547    51.527    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_408_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    52.047 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_286/CO[3]
                         net (fo=1, routed)           0.000    52.047    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_286_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.301 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_161/CO[0]
                         net (fo=10, routed)          1.628    53.929    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_161_n_3
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.367    54.296 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_18/O
                         net (fo=1, routed)           0.977    55.273    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_18_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    55.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_9/O
                         net (fo=5, routed)           1.173    56.570    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_9_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I2_O)        0.124    56.694 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_176/O
                         net (fo=1, routed)           0.000    56.694    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_176_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    57.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_69_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_22/CO[0]
                         net (fo=9, routed)           1.161    58.524    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_22_n_3
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.373    58.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[5]_INST_0_i_3/O
                         net (fo=3, routed)           1.112    60.009    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[5]_INST_0_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    60.133 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_56/O
                         net (fo=1, routed)           0.630    60.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_56_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.167    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.463    62.884    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/temp_samples[5]1
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.367    63.251 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.297    64.547    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/data_in[2]
    SLICE_X50Y36         LUT3 (Prop_lut3_I1_O)        0.153    64.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.708    65.408    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.331    65.739 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.739    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_5_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.115 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.115    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.232 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.232    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__0_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.349 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    66.349    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.588 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000    66.588    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__2_n_5
    SLICE_X50Y39         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/r_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.574ns  (logic 23.018ns (34.575%)  route 43.556ns (65.425%))
  Logic Levels:           72  (CARRY4=33 FDRE=1 LUT3=10 LUT4=8 LUT5=10 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/Q
                         net (fo=10, routed)          1.262     1.718    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1]_2[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727/O
                         net (fo=1, routed)           0.000     1.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.392 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.663 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.136     3.798    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.373     4.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796/O
                         net (fo=2, routed)           0.683     4.854    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708/O
                         net (fo=1, routed)           0.330     5.308    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.858 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     5.858    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.112 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.863     7.975    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[1]1
    SLICE_X33Y17         LUT5 (Prop_lut5_I3_O)        0.367     8.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59/O
                         net (fo=9, routed)           0.728     9.070    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.194 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735/O
                         net (fo=1, routed)           0.000     9.194    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.744 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596/CO[3]
                         net (fo=1, routed)           0.000     9.744    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_442/CO[0]
                         net (fo=76, routed)          1.600    11.615    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[2]1
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.373    11.988 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816/O
                         net (fo=1, routed)           0.820    12.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740/O
                         net (fo=1, routed)           0.553    13.484    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.010 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.010    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          1.004    15.285    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.401    15.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57/O
                         net (fo=4, routed)           1.080    16.766    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.326    17.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824/O
                         net (fo=1, routed)           0.806    17.898    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752/O
                         net (fo=1, routed)           0.000    18.022    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.554    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.825 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.038    19.863    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.373    20.236 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50/O
                         net (fo=6, routed)           0.964    21.200    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.152    21.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755/O
                         net (fo=1, routed)           0.778    22.130    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    22.462 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631/O
                         net (fo=1, routed)           0.000    22.462    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    23.012    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.283 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          0.906    24.189    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.403    24.592 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758/O
                         net (fo=2, routed)           1.172    25.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.327    26.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765/O
                         net (fo=1, routed)           0.495    26.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.709 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637/O
                         net (fo=1, routed)           0.000    26.709    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.110    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          1.057    28.438    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X42Y22         LUT5 (Prop_lut5_I3_O)        0.373    28.811 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37/O
                         net (fo=6, routed)           1.351    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.154    30.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643/O
                         net (fo=1, routed)           0.578    30.894    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.327    31.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488/O
                         net (fo=1, routed)           0.000    31.221    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.619    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.890 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          0.995    32.885    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.401    33.286 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           0.881    34.166    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.332    34.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.937    35.436    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    35.560 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    35.560    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          1.041    37.403    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.373    37.776 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24/O
                         net (fo=4, routed)           1.249    39.025    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340/O
                         net (fo=1, routed)           0.798    39.947    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.467 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.467    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          1.249    41.970    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.395    42.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21/O
                         net (fo=5, routed)           1.213    43.578    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.326    43.904 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304/O
                         net (fo=1, routed)           0.000    43.904    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    44.305    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.576 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73/CO[0]
                         net (fo=30, routed)          1.420    45.996    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73_n_3
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.401    46.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10/O
                         net (fo=8, routed)           1.255    47.652    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.326    47.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193/O
                         net (fo=1, routed)           0.000    47.978    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.491    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.745 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.842    50.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.396    50.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550/O
                         net (fo=4, routed)           0.824    51.807    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.331    52.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.705    52.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280/CO[3]
                         net (fo=1, routed)           0.000    53.227    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.498 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159/CO[0]
                         net (fo=10, routed)          1.407    54.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159_n_3
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.373    55.278 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63/O
                         net (fo=9, routed)           1.104    56.382    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    56.506 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9/O
                         net (fo=5, routed)           1.037    57.543    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.124    57.667 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    57.667    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.043 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.043    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21/CO[0]
                         net (fo=9, routed)           0.935    59.232    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21_n_3
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.367    59.599 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.974    60.572    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    60.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.338    61.034    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    61.541 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.541    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.195    63.007    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[5]1
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.373    63.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.269    64.650    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/data_in[2]
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.154    64.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.690    65.493    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.327    65.820 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.820    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.221    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.335    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.574 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000    66.574    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1_n_5
    SLICE_X53Y28         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/r_acc_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.568ns  (logic 22.869ns (34.354%)  route 43.699ns (65.646%))
  Logic Levels:           74  (CARRY4=34 FDRE=1 LUT3=7 LUT4=7 LUT5=13 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/C
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/Q
                         net (fo=10, routed)          1.470     1.926    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0]_1[6]
    SLICE_X44Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.050 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_725/O
                         net (fo=1, routed)           0.000     2.050    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_725_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.451 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.451    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.722 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.168     3.890    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.373     4.263 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_795/O
                         net (fo=2, routed)           0.677     4.940    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_795_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_707/O
                         net (fo=1, routed)           0.520     5.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_707_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     6.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.172     7.534    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/temp_samples[1]1
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.399     7.933 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_804/O
                         net (fo=1, routed)           0.661     8.594    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_804_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.328     8.922 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_715/O
                         net (fo=1, routed)           0.476     9.398    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_715_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_582/CO[3]
                         net (fo=1, routed)           0.000     9.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_582_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.176 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_437/CO[0]
                         net (fo=18, routed)          1.736    11.912    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_437_n_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.373    12.285 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_56/O
                         net (fo=4, routed)           0.729    13.014    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_56_n_0
    SLICE_X40Y28         LUT4 (Prop_lut4_I3_O)        0.124    13.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_819/O
                         net (fo=1, routed)           0.576    13.715    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_819_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I0_O)        0.124    13.839 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_743/O
                         net (fo=1, routed)           0.000    13.839    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_743_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.389 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.389    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.660 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          0.871    15.531    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X39Y31         LUT5 (Prop_lut5_I1_O)        0.401    15.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_57/O
                         net (fo=4, routed)           0.309    16.241    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[3]_INST_0_i_57_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.326    16.567 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_823/O
                         net (fo=1, routed)           0.873    17.439    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_823_n_0
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.563 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_751/O
                         net (fo=1, routed)           0.000    17.563    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_751_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.113 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.113    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.384 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.071    19.455    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.373    19.828 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[1]_INST_0_i_50/O
                         net (fo=6, routed)           1.126    20.955    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[1]_INST_0_i_50_n_0
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.152    21.107 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_756/O
                         net (fo=1, routed)           0.814    21.921    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_756_n_0
    SLICE_X33Y31         LUT5 (Prop_lut5_I0_O)        0.332    22.253 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_632/O
                         net (fo=1, routed)           0.000    22.253    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_632_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.785 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    22.785    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.056 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          1.569    24.626    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.399    25.025 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_762/O
                         net (fo=2, routed)           0.449    25.474    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_762_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.326    25.800 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_767/O
                         net (fo=1, routed)           0.849    26.649    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_767_n_0
    SLICE_X32Y30         LUT3 (Prop_lut3_I0_O)        0.124    26.773 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_639/O
                         net (fo=1, routed)           0.000    26.773    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_639_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.323 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.323    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.594 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          0.866    28.459    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X33Y30         LUT5 (Prop_lut5_I3_O)        0.373    28.832 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[7]_INST_0_i_37/O
                         net (fo=6, routed)           1.169    30.001    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[7]_INST_0_i_37_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I3_O)        0.153    30.154 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_642/O
                         net (fo=1, routed)           0.960    31.114    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_642_n_0
    SLICE_X31Y32         LUT5 (Prop_lut5_I0_O)        0.331    31.445 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_487/O
                         net (fo=1, routed)           0.000    31.445    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_487_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.846 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.846    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.117 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          1.044    33.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X32Y34         LUT5 (Prop_lut5_I1_O)        0.401    33.563 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           1.282    34.844    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I5_O)        0.332    35.176 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.757    35.933    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X30Y33         LUT3 (Prop_lut3_I0_O)        0.124    36.057 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    36.057    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.570 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.570    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.824 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          0.913    37.737    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.367    38.104 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_24/O
                         net (fo=4, routed)           1.624    39.729    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_24_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I4_O)        0.124    39.853 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_339/O
                         net (fo=1, routed)           0.478    40.331    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_339_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    40.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.729    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          0.882    41.881    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.373    42.254 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[0]_INST_0_i_14/O
                         net (fo=4, routed)           1.138    43.393    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[0]_INST_0_i_14_n_0
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.124    43.517 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_231/O
                         net (fo=1, routed)           0.475    43.991    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_231_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.517 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_113/CO[3]
                         net (fo=1, routed)           0.000    44.517    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_113_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.788 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_39/CO[0]
                         net (fo=18, routed)          1.205    45.993    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_39_n_3
    SLICE_X34Y37         LUT5 (Prop_lut5_I3_O)        0.373    46.366 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_11/O
                         net (fo=6, routed)           1.317    47.684    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_11_n_0
    SLICE_X31Y41         LUT4 (Prop_lut4_I2_O)        0.124    47.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_191/O
                         net (fo=1, routed)           0.000    47.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_191_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    48.206 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.206    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.477 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.110    49.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.401    49.988 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_552/O
                         net (fo=4, routed)           0.666    50.654    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_552_n_0
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.326    50.980 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_408/O
                         net (fo=1, routed)           0.547    51.527    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_408_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    52.047 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_286/CO[3]
                         net (fo=1, routed)           0.000    52.047    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_286_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.301 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_161/CO[0]
                         net (fo=10, routed)          1.628    53.929    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_161_n_3
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.367    54.296 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_18/O
                         net (fo=1, routed)           0.977    55.273    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_18_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.124    55.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_9/O
                         net (fo=5, routed)           1.173    56.570    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[4]_INST_0_i_9_n_0
    SLICE_X32Y41         LUT4 (Prop_lut4_I2_O)        0.124    56.694 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_176/O
                         net (fo=1, routed)           0.000    56.694    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_176_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    57.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    57.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_69_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_22/CO[0]
                         net (fo=9, routed)           1.161    58.524    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_22_n_3
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.373    58.897 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[5]_INST_0_i_3/O
                         net (fo=3, routed)           1.112    60.009    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[5]_INST_0_i_3_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    60.133 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_56/O
                         net (fo=1, routed)           0.630    60.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_56_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    61.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.167    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.421 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.463    62.884    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/temp_samples[5]1
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.367    63.251 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.297    64.547    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/data_in[2]
    SLICE_X50Y36         LUT3 (Prop_lut3_I1_O)        0.153    64.700 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.708    65.408    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_1_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.331    65.739 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.739    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_i_5_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.115 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.115    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.232 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.232    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__0_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.349 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    66.349    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__1_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    66.568 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__2/O[0]
                         net (fo=1, routed)           0.000    66.568    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/minusOp_carry__2_n_7
    SLICE_X50Y39         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/r_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.558ns  (logic 23.002ns (34.559%)  route 43.556ns (65.441%))
  Logic Levels:           72  (CARRY4=33 FDRE=1 LUT3=10 LUT4=8 LUT5=10 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/C
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1][2]/Q
                         net (fo=10, routed)          1.262     1.718    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[1]_2[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     1.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727/O
                         net (fo=1, routed)           0.000     1.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_727_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.392 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585/CO[3]
                         net (fo=1, routed)           0.000     2.392    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_585_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.663 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438/CO[0]
                         net (fo=69, routed)          1.136     3.798    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_438_n_3
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.373     4.171 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796/O
                         net (fo=2, routed)           0.683     4.854    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_796_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708/O
                         net (fo=1, routed)           0.330     5.308    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_708_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.858 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579/CO[3]
                         net (fo=1, routed)           0.000     5.858    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_579_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.112 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_436/CO[0]
                         net (fo=47, routed)          1.863     7.975    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[1]1
    SLICE_X33Y17         LUT5 (Prop_lut5_I3_O)        0.367     8.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59/O
                         net (fo=9, routed)           0.728     9.070    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0_i_59_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.194 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735/O
                         net (fo=1, routed)           0.000     9.194    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_735_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.744 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596/CO[3]
                         net (fo=1, routed)           0.000     9.744    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_596_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_442/CO[0]
                         net (fo=76, routed)          1.600    11.615    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[2]1
    SLICE_X35Y17         LUT3 (Prop_lut3_I1_O)        0.373    11.988 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816/O
                         net (fo=1, routed)           0.820    12.808    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_816_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.932 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740/O
                         net (fo=1, routed)           0.553    13.484    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_740_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.010 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.010    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_599_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444/CO[0]
                         net (fo=18, routed)          1.004    15.285    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_444_n_3
    SLICE_X32Y18         LUT5 (Prop_lut5_I1_O)        0.401    15.686 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57/O
                         net (fo=4, routed)           1.080    16.766    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_57_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.326    17.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824/O
                         net (fo=1, routed)           0.806    17.898    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_824_n_0
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.124    18.022 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752/O
                         net (fo=1, routed)           0.000    18.022    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_752_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.554    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_602_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.825 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447/CO[0]
                         net (fo=18, routed)          1.038    19.863    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_447_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I1_O)        0.373    20.236 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50/O
                         net (fo=6, routed)           0.964    21.200    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_50_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.152    21.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755/O
                         net (fo=1, routed)           0.778    22.130    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_755_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    22.462 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631/O
                         net (fo=1, routed)           0.000    22.462    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_631_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.012 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477/CO[3]
                         net (fo=1, routed)           0.000    23.012    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_477_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.283 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331/CO[0]
                         net (fo=36, routed)          0.906    24.189    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_331_n_3
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.403    24.592 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758/O
                         net (fo=2, routed)           1.172    25.763    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_758_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I5_O)        0.327    26.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765/O
                         net (fo=1, routed)           0.495    26.585    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_765_n_0
    SLICE_X43Y22         LUT3 (Prop_lut3_I0_O)        0.124    26.709 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637/O
                         net (fo=1, routed)           0.000    26.709    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_637_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.110 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480/CO[3]
                         net (fo=1, routed)           0.000    27.110    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_480_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.381 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333/CO[0]
                         net (fo=18, routed)          1.057    28.438    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_333_n_3
    SLICE_X42Y22         LUT5 (Prop_lut5_I3_O)        0.373    28.811 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37/O
                         net (fo=6, routed)           1.351    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[5]_INST_0_i_37_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.154    30.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643/O
                         net (fo=1, routed)           0.578    30.894    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_643_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I0_O)        0.327    31.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488/O
                         net (fo=1, routed)           0.000    31.221    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_488_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335/CO[3]
                         net (fo=1, routed)           0.000    31.619    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_335_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.890 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213/CO[0]
                         net (fo=36, routed)          0.995    32.885    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_213_n_3
    SLICE_X47Y19         LUT5 (Prop_lut5_I1_O)        0.401    33.286 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620/O
                         net (fo=2, routed)           0.881    34.166    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_620_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.332    34.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624/O
                         net (fo=1, routed)           0.937    35.436    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_624_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    35.560 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475/O
                         net (fo=1, routed)           0.000    35.560    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_475_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.092 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.092    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_327_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.363 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211/CO[0]
                         net (fo=18, routed)          1.041    37.403    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_211_n_3
    SLICE_X50Y18         LUT5 (Prop_lut5_I1_O)        0.373    37.776 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24/O
                         net (fo=4, routed)           1.249    39.025    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_24_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.124    39.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340/O
                         net (fo=1, routed)           0.798    39.947    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_340_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.467 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215/CO[3]
                         net (fo=1, routed)           0.000    40.467    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_215_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109/CO[0]
                         net (fo=18, routed)          1.249    41.970    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_109_n_3
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.395    42.365 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21/O
                         net (fo=5, routed)           1.213    43.578    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[7]_INST_0_i_21_n_0
    SLICE_X48Y23         LUT4 (Prop_lut4_I1_O)        0.326    43.904 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304/O
                         net (fo=1, routed)           0.000    43.904    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_304_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183/CO[3]
                         net (fo=1, routed)           0.000    44.305    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_183_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.576 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73/CO[0]
                         net (fo=30, routed)          1.420    45.996    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_73_n_3
    SLICE_X47Y24         LUT3 (Prop_lut3_I1_O)        0.401    46.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10/O
                         net (fo=8, routed)           1.255    47.652    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[1]_INST_0_i_10_n_0
    SLICE_X50Y26         LUT4 (Prop_lut4_I0_O)        0.326    47.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193/O
                         net (fo=1, routed)           0.000    47.978    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_193_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.000    48.491    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_75_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    48.745 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24/CO[0]
                         net (fo=46, routed)          1.842    50.587    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_24_n_3
    SLICE_X46Y24         LUT3 (Prop_lut3_I1_O)        0.396    50.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550/O
                         net (fo=4, routed)           0.824    51.807    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_550_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.331    52.138 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390/O
                         net (fo=1, routed)           0.705    52.842    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_390_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280/CO[3]
                         net (fo=1, routed)           0.000    53.227    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_280_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.498 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159/CO[0]
                         net (fo=10, routed)          1.407    54.905    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_159_n_3
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.373    55.278 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63/O
                         net (fo=9, routed)           1.104    56.382    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_63_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.124    56.506 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9/O
                         net (fo=5, routed)           1.037    57.543    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[6]_INST_0_i_9_n_0
    SLICE_X46Y26         LUT4 (Prop_lut4_I2_O)        0.124    57.667 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    57.667    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_167_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.043 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66/CO[3]
                         net (fo=1, routed)           0.000    58.043    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_66_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    58.297 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21/CO[0]
                         net (fo=9, routed)           0.935    59.232    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_21_n_3
    SLICE_X45Y25         LUT6 (Prop_lut6_I3_O)        0.367    59.599 f  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.974    60.572    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[3]_INST_0_i_3_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I2_O)        0.124    60.696 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57/O
                         net (fo=1, routed)           0.338    61.034    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_57_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    61.541 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000    61.541    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_17_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[8]_INST_0_i_4/CO[0]
                         net (fo=9, routed)           1.195    63.007    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/temp_samples[5]1
    SLICE_X43Y25         LUT5 (Prop_lut5_I3_O)        0.373    63.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_out[2]_INST_0/O
                         net (fo=3, routed)           1.269    64.650    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/data_in[2]
    SLICE_X53Y26         LUT3 (Prop_lut3_I1_O)        0.154    64.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1/O
                         net (fo=2, routed)           0.690    65.493    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_1_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.327    65.820 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000    65.820    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_i_5_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.221 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    66.221    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.335 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    66.335    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    66.558 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000    66.558    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/minusOp_carry__1_n_7
    SLICE_X53Y28         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/r_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_12/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_13/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_12/C
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_12/Q
                         net (fo=1, routed)           0.058     0.199    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_12_n_0
    SLICE_X32Y54         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_13/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_54/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_55/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_54/C
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_54/Q
                         net (fo=1, routed)           0.104     0.245    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_54_n_0
    SLICE_X29Y27         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_55/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c/C
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c/Q
                         net (fo=1, routed)           0.083     0.247    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_n_0
    SLICE_X35Y51         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_9/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_10/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_9/C
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_9/Q
                         net (fo=1, routed)           0.119     0.247    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_9_n_0
    SLICE_X33Y54         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_58/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_59/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_58/C
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_58/Q
                         net (fo=1, routed)           0.119     0.247    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_58_n_0
    SLICE_X29Y27         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_59/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_67/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_68/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_67/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_67/Q
                         net (fo=1, routed)           0.112     0.253    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_67_n_0
    SLICE_X42Y53         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_68/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_20/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_21/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_20/C
    SLICE_X29Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_20/Q
                         net (fo=1, routed)           0.118     0.259    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_20_n_0
    SLICE_X28Y55         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_21/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_45/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_46/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_45/C
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_45/Q
                         net (fo=1, routed)           0.118     0.259    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_45_n_0
    SLICE_X28Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_46/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_8/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_9/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_8/C
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_8/Q
                         net (fo=1, routed)           0.118     0.259    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_8_n_0
    SLICE_X32Y54         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_0/inst/p_moving_average_reg_c_9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_90/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_91/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_90/C
    SLICE_X45Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_90/Q
                         net (fo=1, routed)           0.118     0.259    CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_90_n_0
    SLICE_X44Y54         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MovingAverageFilter_1/inst/p_moving_average_reg_c_91/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.367 f  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     4.942    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.610 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.271    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.367 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     4.965    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.053 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.067    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.609    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    1.849     7.431 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.431    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 2.320ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     1.848     7.430 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.430    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    1.837     7.426 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.426    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     1.836     7.425 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.425    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    1.842     7.417 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.417    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     1.841     7.416 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.416    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.301ns  (logic 2.300ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    1.828     7.405 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.405    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.300ns  (logic 2.299ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     1.827     7.404 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.404    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.953ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     0.776     2.665 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.665    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.954ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    0.777     2.666 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.666    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     0.790     2.678 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.678    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    0.791     2.679 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.679    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     0.785     2.680 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.680    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    0.786     2.681 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.681    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.974ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     0.797     2.689 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.689    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    0.798     2.690 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.690    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.183ns  (logic 13.456ns (34.341%)  route 25.727ns (65.659%))
  Logic Levels:           39  (CARRY4=18 LUT1=2 LUT3=5 LUT4=4 LUT5=4 LUT6=6)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.483    34.958    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.373    35.331 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1/O
                         net (fo=3, routed)           1.152    36.482    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    36.606 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.564    37.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124    37.294 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=2, routed)           0.826    38.120    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.124    38.244 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0/O
                         net (fo=1, routed)           0.000    38.244    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[8]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.181ns  (logic 13.456ns (34.343%)  route 25.725ns (65.657%))
  Logic Levels:           39  (CARRY4=18 LUT1=2 LUT3=5 LUT4=4 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.483    34.958    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.373    35.331 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1/O
                         net (fo=3, routed)           1.152    36.482    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    36.606 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.564    37.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124    37.294 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=2, routed)           0.824    38.118    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.124    38.242 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0/O
                         net (fo=1, routed)           0.000    38.242    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[7]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.758ns  (logic 13.456ns (34.718%)  route 25.302ns (65.282%))
  Logic Levels:           39  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.763    36.317    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    36.441 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.692    37.133    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.124    37.257 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.438    37.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I3_O)        0.124    37.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    37.819    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[6]
    SLICE_X30Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.541ns  (logic 13.332ns (34.592%)  route 25.209ns (65.408%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=5 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           1.135    36.689    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124    36.813 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    37.478    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0_i_2_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124    37.602 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0/O
                         net (fo=1, routed)           0.000    37.602    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[2]
    SLICE_X31Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.173ns  (logic 13.332ns (34.925%)  route 24.841ns (65.075%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.763    36.317    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    36.441 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.669    37.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    37.234 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    37.234    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[4]
    SLICE_X32Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.131ns  (logic 13.332ns (34.964%)  route 24.799ns (65.036%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.814    36.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.124    36.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.576    37.068    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_2_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    37.192 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0/O
                         net (fo=1, routed)           0.000    37.192    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[3]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.928ns  (logic 13.332ns (35.151%)  route 24.596ns (64.849%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.763    36.317    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    36.441 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.424    36.865    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    36.989 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0/O
                         net (fo=1, routed)           0.000    36.989    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[5]
    SLICE_X33Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.803ns  (logic 13.208ns (34.939%)  route 24.595ns (65.061%))
  Logic Levels:           37  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.723    36.277    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I1_O)        0.124    36.401 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0/O
                         net (fo=1, routed)           0.463    36.864    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[0]
    SLICE_X31Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.564ns  (logic 13.345ns (35.526%)  route 24.219ns (64.474%))
  Logic Levels:           39  (CARRY4=19 LUT1=1 LUT3=5 LUT4=5 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.623    -0.870    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/Q
                         net (fo=31, routed)          1.323     0.909    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[2]
    SLICE_X65Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.033 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.987     2.020    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.124     2.144 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           0.822     2.966    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__32_carry__1_i_2_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_i_5_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.713 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__1/O[0]
                         net (fo=1, routed)           0.826     4.539    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__1_n_7
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     5.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__84_carry/O[1]
                         net (fo=2, routed)           1.198     6.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__84_carry_n_6
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.332     6.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_1/O
                         net (fo=2, routed)           0.961     7.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.327     8.080 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.080    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_5_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.481 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.481    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.720 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__1/O[2]
                         net (fo=10, routed)          2.065    10.785    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__1_n_5
    SLICE_X61Y33         LUT1 (Prop_lut1_I0_O)        0.302    11.087 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    11.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_0_out[13]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.619    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/_inferred__5/i__carry__2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.953 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          0.989    12.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4[18]
    SLICE_X62Y36         LUT3 (Prop_lut3_I1_O)        0.329    13.271 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.383    14.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_9_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.326    14.980 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.879    15.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_1_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_5_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.384 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.384    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.498    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__4_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.655 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          0.571    17.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__5_n_2
    SLICE_X63Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.011 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.000    18.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__6_i_10_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    18.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.698    20.302    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__7_i_9_n_1
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.313    20.615 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_4/O
                         net (fo=2, routed)           0.915    21.529    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.653 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_8/O
                         net (fo=1, routed)           0.000    21.653    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_8_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.185    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__9/O[3]
                         net (fo=10, routed)          1.293    23.791    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__9_n_4
    SLICE_X55Y37         LUT3 (Prop_lut3_I0_O)        0.332    24.123 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_3/O
                         net (fo=2, routed)           1.279    25.402    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_3_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I3_O)        0.326    25.728 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_7/O
                         net (fo=1, routed)           0.000    25.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_7_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.368 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3/O[3]
                         net (fo=2, routed)           1.015    27.383    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_n_4
    SLICE_X58Y37         LUT3 (Prop_lut3_I1_O)        0.332    27.715 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_2/O
                         net (fo=2, routed)           0.767    28.482    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_2_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.326    28.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_6/O
                         net (fo=1, routed)           0.000    28.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_6_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.188 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.188    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.407 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__4/O[0]
                         net (fo=3, routed)           0.958    30.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__4_n_7
    SLICE_X57Y39         LUT4 (Prop_lut4_I0_O)        0.295    30.660 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5_i_8/O
                         net (fo=1, routed)           0.000    30.660    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5_i_8_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.192 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.192    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.463 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          0.964    32.428    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__6_n_3
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.365    32.793 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           1.414    34.207    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_1_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.328    34.535 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           1.114    35.648    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[5]_INST_0_i_2_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I2_O)        0.124    35.772 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.798    36.570    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_2_n_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    36.694 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    36.694    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_in[6]
    SLICE_X51Y33         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.870ns  (logic 13.208ns (35.824%)  route 23.662ns (64.176%))
  Logic Levels:           37  (CARRY4=18 LUT1=2 LUT3=5 LUT4=4 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          0.989    34.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.373    34.836 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.970    35.807    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0_i_2_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    35.931 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    35.931    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[1]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.231ns (26.540%)  route 0.639ns (73.460%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0/O
                         net (fo=1, routed)           0.154     0.262    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[0]
    SLICE_X31Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.276ns (29.267%)  route 0.667ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.157     0.289    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.334    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[6]
    SLICE_X30Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.276ns (27.082%)  route 0.743ns (72.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.233     0.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[5]
    SLICE_X33Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.276ns (27.075%)  route 0.743ns (72.925%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.233     0.366    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.411    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[3]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.276ns (26.237%)  route 0.776ns (73.763%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.266     0.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.443    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[2]
    SLICE_X31Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.343ns (31.141%)  route 0.758ns (68.859%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.273     0.381    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.112     0.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.493    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[1]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.343ns (30.227%)  route 0.792ns (69.773%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.306     0.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.112     0.526 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.526    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[4]
    SLICE_X32Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.343ns (29.878%)  route 0.805ns (70.122%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.319     0.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.112     0.539 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.539    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[7]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.343ns (29.878%)  route 0.805ns (70.122%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.319     0.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.112     0.539 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.539    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[8]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.262ns  (logic 0.276ns (21.878%)  route 0.986ns (78.122%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.585    -0.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.261    -0.177    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[8]
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.045    -0.132 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.456     0.324    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.268     0.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.683 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.683    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_in[4]
    SLICE_X52Y30         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.183ns  (logic 13.456ns (34.341%)  route 25.727ns (65.659%))
  Logic Levels:           39  (CARRY4=18 LUT1=2 LUT3=5 LUT4=4 LUT5=4 LUT6=6)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.483    34.958    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.373    35.331 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1/O
                         net (fo=3, routed)           1.152    36.482    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    36.606 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.564    37.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124    37.294 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=2, routed)           0.826    38.120    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I2_O)        0.124    38.244 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0/O
                         net (fo=1, routed)           0.000    38.244    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[8]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.181ns  (logic 13.456ns (34.343%)  route 25.725ns (65.657%))
  Logic Levels:           39  (CARRY4=18 LUT1=2 LUT3=5 LUT4=4 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.483    34.958    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.373    35.331 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1/O
                         net (fo=3, routed)           1.152    36.482    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_1_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.124    36.606 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.564    37.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I2_O)        0.124    37.294 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=2, routed)           0.824    38.118    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I3_O)        0.124    38.242 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0/O
                         net (fo=1, routed)           0.000    38.242    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[7]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.758ns  (logic 13.456ns (34.718%)  route 25.302ns (65.282%))
  Logic Levels:           39  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.763    36.317    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    36.441 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.692    37.133    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.124    37.257 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.438    37.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0_i_2_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I3_O)        0.124    37.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    37.819    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[6]
    SLICE_X30Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.541ns  (logic 13.332ns (34.592%)  route 25.209ns (65.408%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=5 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           1.135    36.689    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124    36.813 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.665    37.478    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0_i_2_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I3_O)        0.124    37.602 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0/O
                         net (fo=1, routed)           0.000    37.602    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[2]
    SLICE_X31Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.173ns  (logic 13.332ns (34.925%)  route 24.841ns (65.075%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.763    36.317    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    36.441 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.669    37.110    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    37.234 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[4]_INST_0/O
                         net (fo=1, routed)           0.000    37.234    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[4]
    SLICE_X32Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.131ns  (logic 13.332ns (34.964%)  route 24.799ns (65.036%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.814    36.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.124    36.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.576    37.068    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0_i_2_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    37.192 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0/O
                         net (fo=1, routed)           0.000    37.192    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[3]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.928ns  (logic 13.332ns (35.151%)  route 24.596ns (64.849%))
  Logic Levels:           38  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.763    36.317    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    36.441 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           0.424    36.865    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0_i_2_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    36.989 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0/O
                         net (fo=1, routed)           0.000    36.989    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[5]
    SLICE_X33Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.803ns  (logic 13.208ns (34.939%)  route 24.595ns (65.061%))
  Logic Levels:           37  (CARRY4=18 LUT1=2 LUT3=5 LUT4=5 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          1.706    35.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT4 (Prop_lut4_I0_O)        0.373    35.554 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.723    36.277    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_1_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I1_O)        0.124    36.401 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0/O
                         net (fo=1, routed)           0.463    36.864    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[0]
    SLICE_X31Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.564ns  (logic 13.345ns (35.526%)  route 24.219ns (64.474%))
  Logic Levels:           39  (CARRY4=19 LUT1=1 LUT3=5 LUT4=5 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.623    -0.870    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X61Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/Q
                         net (fo=31, routed)          1.323     0.909    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[2]
    SLICE_X65Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.033 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.987     2.020    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.124     2.144 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           0.822     2.966    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__32_carry__1_i_2_n_0
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_i_5_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.713 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__1/O[0]
                         net (fo=1, routed)           0.826     4.539    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4_carry__1_n_7
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     5.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__84_carry/O[1]
                         net (fo=2, routed)           1.198     6.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__84_carry_n_6
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.332     6.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_1/O
                         net (fo=2, routed)           0.961     7.753    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.327     8.080 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.080    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_i_5_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.481 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.481    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.720 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__1/O[2]
                         net (fo=10, routed)          2.065    10.785    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4__108_carry__1_n_5
    SLICE_X61Y33         LUT1 (Prop_lut1_I0_O)        0.302    11.087 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    11.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_0_out[13]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.619 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.619    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/_inferred__5/i__carry__2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.953 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          0.989    12.942    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data4[18]
    SLICE_X62Y36         LUT3 (Prop_lut3_I1_O)        0.329    13.271 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.383    14.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_9_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.326    14.980 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.879    15.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_1_n_0
    SLICE_X58Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.983 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    15.983    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_i_5_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.384 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.384    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__3_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.498    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__4_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.655 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          0.571    17.226    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__67_carry__5_n_2
    SLICE_X63Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.011 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.000    18.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__6_i_10_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    18.603 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.698    20.302    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__7_i_9_n_1
    SLICE_X58Y35         LUT5 (Prop_lut5_I1_O)        0.313    20.615 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_4/O
                         net (fo=2, routed)           0.915    21.529    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_4_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.653 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_8/O
                         net (fo=1, routed)           0.000    21.653    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_i_8_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.185 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8/CO[3]
                         net (fo=1, routed)           0.000    22.185    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__8_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.498 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__9/O[3]
                         net (fo=10, routed)          1.293    23.791    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__222_carry__9_n_4
    SLICE_X55Y37         LUT3 (Prop_lut3_I0_O)        0.332    24.123 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_3/O
                         net (fo=2, routed)           1.279    25.402    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_3_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I3_O)        0.326    25.728 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_7/O
                         net (fo=1, routed)           0.000    25.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_i_7_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    26.368 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3/O[3]
                         net (fo=2, routed)           1.015    27.383    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__342_carry__3_n_4
    SLICE_X58Y37         LUT3 (Prop_lut3_I1_O)        0.332    27.715 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_2/O
                         net (fo=2, routed)           0.767    28.482    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_2_n_0
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.326    28.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_6/O
                         net (fo=1, routed)           0.000    28.808    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_i_6_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.188 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.188    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__3_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.407 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__4/O[0]
                         net (fo=3, routed)           0.958    30.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__422_carry__4_n_7
    SLICE_X57Y39         LUT4 (Prop_lut4_I0_O)        0.295    30.660 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5_i_8/O
                         net (fo=1, routed)           0.000    30.660    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5_i_8_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.192 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.192    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__5_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.463 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          0.964    32.428    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__497_carry__6_n_3
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.365    32.793 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_1/O
                         net (fo=6, routed)           1.414    34.207    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_1_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.328    34.535 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[5]_INST_0_i_2/O
                         net (fo=3, routed)           1.114    35.648    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[5]_INST_0_i_2_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I2_O)        0.124    35.772 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.798    36.570    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_2_n_0
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    36.694 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0/O
                         net (fo=1, routed)           0.000    36.694    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_in[6]
    SLICE_X51Y33         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.870ns  (logic 13.208ns (35.824%)  route 23.662ns (64.176%))
  Logic Levels:           37  (CARRY4=18 LUT1=2 LUT3=5 LUT4=4 LUT5=4 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.554    -0.939    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X43Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[4]/Q
                         net (fo=21, routed)          1.568     1.085    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[4]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124     1.209 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4/O
                         net (fo=18, routed)          0.734     1.943    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_4_n_0
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.124     2.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_9/O
                         net (fo=6, routed)           1.082     3.148    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__32_carry__1_i_2_n_0
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.272 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.272    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_i_5_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.673 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.673    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.007 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1/O[1]
                         net (fo=2, routed)           0.810     4.818    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4_carry__1_n_6
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.303     5.121 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1/O
                         net (fo=1, routed)           0.000     5.121    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_i_1_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.671 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.984 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0/O[3]
                         net (fo=2, routed)           0.578     6.561    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__84_carry__0_n_4
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.300     6.861 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3/O
                         net (fo=2, routed)           1.246     8.107    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_3_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I3_O)        0.326     8.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.433    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_i_7_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.013 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2/O[2]
                         net (fo=18, routed)          1.966    10.979    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4__108_carry__2_n_5
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    11.281    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/p_0_out[17]
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/_inferred__5/i__carry__3/O[1]
                         net (fo=12, routed)          1.689    13.396    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data4[18]
    SLICE_X35Y5          LUT3 (Prop_lut3_I1_O)        0.334    13.730 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9/O
                         net (fo=11, routed)          1.905    15.636    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.332    15.968 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1/O
                         net (fo=2, routed)           0.968    16.936    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_1_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.060    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_i_5_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.436    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__3_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.553 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.553    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__4_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.710 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5/CO[1]
                         net (fo=19, routed)          1.295    19.005    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__67_carry__5_n_2
    SLICE_X12Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.808 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10/CO[3]
                         net (fo=7, routed)           0.942    20.750    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__6_i_10_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    21.342 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9/CO[2]
                         net (fo=24, routed)          1.059    22.401    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__7_i_9_n_1
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.313    22.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3/O
                         net (fo=2, routed)           0.863    23.577    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_3_n_0
    SLICE_X15Y10         LUT6 (Prop_lut6_I0_O)        0.124    23.701 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7/O
                         net (fo=1, routed)           0.000    23.701    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_i_7_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.281 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8/O[2]
                         net (fo=10, routed)          1.298    25.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__222_carry__8_n_5
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.328    25.907 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4/O
                         net (fo=2, routed)           0.834    26.741    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_4_n_0
    SLICE_X29Y11         LUT4 (Prop_lut4_I3_O)        0.332    27.073 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8/O
                         net (fo=1, routed)           0.000    27.073    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_i_8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.605 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__2_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.939 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3/O[1]
                         net (fo=2, routed)           1.083    29.021    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__342_carry__3_n_6
    SLICE_X30Y11         LUT3 (Prop_lut3_I1_O)        0.331    29.352 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4/O
                         net (fo=2, routed)           0.810    30.162    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_4_n_0
    SLICE_X31Y12         LUT4 (Prop_lut4_I3_O)        0.348    30.510 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8/O
                         net (fo=1, routed)           0.000    30.510    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_i_8_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.042 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__3_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.376 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4/O[1]
                         net (fo=3, routed)           0.974    32.351    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__422_carry__4_n_6
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.303    32.654 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7/O
                         net (fo=1, routed)           0.000    32.654    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_i_7_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.475 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6/CO[0]
                         net (fo=10, routed)          0.989    34.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__497_carry__6_n_3
    SLICE_X33Y13         LUT6 (Prop_lut6_I1_O)        0.373    34.836 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.970    35.807    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0_i_2_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.124    35.931 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0/O
                         net (fo=1, routed)           0.000    35.931    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[1]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.231ns (26.540%)  route 0.639ns (73.460%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0/O
                         net (fo=1, routed)           0.154     0.262    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[0]
    SLICE_X31Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.276ns (29.267%)  route 0.667ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.157     0.289    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.334    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[6]
    SLICE_X30Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.276ns (27.082%)  route 0.743ns (72.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.233     0.365    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.410 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.410    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[5]
    SLICE_X33Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.276ns (27.075%)  route 0.743ns (72.925%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.233     0.366    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.411 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.411    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[3]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.276ns (26.237%)  route 0.776ns (73.763%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.283     0.087    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.132 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.266     0.398    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_5_n_0
    SLICE_X31Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.443 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.443    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[2]
    SLICE_X31Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.343ns (31.141%)  route 0.758ns (68.859%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.273     0.381    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.112     0.493 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.493    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[1]
    SLICE_X32Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.343ns (30.227%)  route 0.792ns (69.773%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.306     0.414    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I0_O)        0.112     0.526 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.526    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[4]
    SLICE_X32Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.343ns (29.878%)  route 0.805ns (70.122%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.319     0.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I0_O)        0.112     0.539 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.539    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[7]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.343ns (29.878%)  route 0.805ns (70.122%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.555    -0.609    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X39Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.468 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[6]/Q
                         net (fo=22, routed)          0.227    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[6]
    SLICE_X33Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.196 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.259     0.063    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[0]_INST_0_i_3_n_0
    SLICE_X33Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.108 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1/O
                         net (fo=8, routed)           0.319     0.427    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_1_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.112     0.539 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.539    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/data_in[8]
    SLICE_X29Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_0/inst/samples_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.262ns  (logic 0.276ns (21.878%)  route 0.986ns (78.122%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.585    -0.579    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/Q
                         net (fo=15, routed)          0.261    -0.177    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[8]
    SLICE_X64Y24         LUT5 (Prop_lut5_I3_O)        0.045    -0.132 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_3/O
                         net (fo=3, routed)           0.456     0.324    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[0]_INST_0_i_3_n_0
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5/O
                         net (fo=8, routed)           0.268     0.638    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_5_n_0
    SLICE_X52Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.683 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.683    CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/data_in[4]
    SLICE_X52Y30         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/MedianFilter_1/inst/samples_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sys_clk (IN)
                         net (fo=0)                   0.000    41.667    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    39.996 f  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  sys_clk (IN)
                         net (fo=0)                   0.000    41.665    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    39.994 f  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 f  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.575    21.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.000 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.699ns  (logic 12.042ns (41.961%)  route 16.657ns (58.039%))
  Logic Levels:           27  (CARRY4=15 DSP48E1=1 IBUF=1 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=26, routed)          4.195     5.643    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/switch
    SLICE_X55Y29         LUT3 (Prop_lut3_I2_O)        0.154     5.797 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[8]_INST_0/O
                         net (fo=1, routed)           0.673     6.470    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.859    10.329 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[1]
                         net (fo=4, routed)           1.620    11.949    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_104
    SLICE_X50Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.073 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    12.073    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_13_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.453 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.453    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.570 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.570    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.687 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.687    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.906 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.613    14.519    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X49Y26         LUT1 (Prop_lut1_I0_O)        0.295    14.814 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_130/O
                         net (fo=1, routed)           0.000    14.814    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_130_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.212 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    15.212    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_116_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.326 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.326    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.548 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64/O[0]
                         net (fo=2, routed)           0.942    16.490    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_64_n_7
    SLICE_X49Y31         LUT3 (Prop_lut3_I2_O)        0.327    16.817 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_56/O
                         net (fo=2, routed)           1.226    18.043    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_56_n_0
    SLICE_X49Y31         LUT4 (Prop_lut4_I3_O)        0.326    18.369 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_60/O
                         net (fo=1, routed)           0.000    18.369    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_60_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.919 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.919    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.033 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.033    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.367 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.030    20.397    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.303    20.700 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    20.700    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.098 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.154    22.252    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.124    22.376 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=22, routed)          2.356    24.731    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[3]
    SLICE_X45Y43         LUT1 (Prop_lut1_I0_O)        0.124    24.855 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_7/O
                         net (fo=1, routed)           0.000    24.855    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_7_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.387 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.387    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.609 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.661    26.271    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_5_n_7
    SLICE_X44Y44         LUT2 (Prop_lut2_I1_O)        0.299    26.570 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    26.570    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_1_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.971 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.971    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.199 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           1.187    28.386    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X51Y44         LUT6 (Prop_lut6_I2_O)        0.313    28.699 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    28.699    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y44         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.452     1.452    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X51Y44         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.806ns  (logic 12.193ns (43.851%)  route 15.613ns (56.149%))
  Logic Levels:           25  (CARRY4=14 DSP48E1=1 IBUF=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=26, routed)          3.632     5.080    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/switch
    SLICE_X51Y37         LUT3 (Prop_lut3_I2_O)        0.150     5.230 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[2]_INST_0/O
                         net (fo=1, routed)           0.693     5.923    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864     9.787 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.186    10.973    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_96
    SLICE_X53Y35         LUT2 (Prop_lut2_I0_O)        0.124    11.097 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    11.097    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.647 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.647    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.761 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.761    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.875 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.875    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.188 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[3]
                         net (fo=11, routed)          2.063    14.251    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_4
    SLICE_X53Y42         LUT2 (Prop_lut2_I1_O)        0.306    14.557 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    14.557    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.107 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.107    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.221 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    15.221    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.443 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_42/O[0]
                         net (fo=2, routed)           0.834    16.277    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_42_n_7
    SLICE_X52Y43         LUT3 (Prop_lut3_I2_O)        0.325    16.602 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_34/O
                         net (fo=2, routed)           0.857    17.459    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_34_n_0
    SLICE_X52Y43         LUT4 (Prop_lut4_I3_O)        0.328    17.787 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.787    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_38_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.320 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.320    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.643 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.195    19.838    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I2_O)        0.306    20.144 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    20.144    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.677 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.562    22.239    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.363 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          1.682    24.044    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[6]
    SLICE_X46Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.440 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.440    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.659 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5/O[0]
                         net (fo=1, routed)           0.803    25.462    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5_n_7
    SLICE_X47Y51         LUT2 (Prop_lut2_I1_O)        0.295    25.757 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    25.757    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.158 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.158    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.386 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           1.107    27.493    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.313    27.806 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    27.806    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.453     1.453    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X51Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.043ns  (logic 2.261ns (28.110%)  route 5.782ns (71.890%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[8]/C
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[8]/Q
                         net (fo=62, routed)          4.315     4.734    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/rect_pos_y[8]
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     5.428 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.428    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_5_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.650 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.810     6.459    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_i_4_n_7
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.299     6.758 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.758    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_i_1_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     7.072 f  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1/CO[2]
                         net (fo=1, routed)           0.658     7.730    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_n_1
    SLICE_X51Y43         LUT5 (Prop_lut5_I3_O)        0.313     8.043 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0/O
                         net (fo=1, routed)           0.000     8.043    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0_n_0
    SLICE_X51Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.452     1.452    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X51Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.464ns (52.418%)  route 0.421ns (47.582%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDPE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[2]/C
    SLICE_X51Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[2]/Q
                         net (fo=62, routed)          0.303     0.444    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/rect_pos_y[2]
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.489 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.489    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o2_carry_i_3_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.608 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.608    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o2_carry_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.653 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.118     0.771    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o2_carry__0_n_2
    SLICE_X51Y43         LUT5 (Prop_lut5_I4_O)        0.114     0.885 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0/O
                         net (fo=1, routed)           0.000     0.885    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0_n_0
    SLICE_X51Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.837     0.837    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X51Y43         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 game_reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.270ns (18.607%)  route 1.183ns (81.393%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  game_reset (IN)
                         net (fo=0)                   0.000     0.000    game_reset
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  game_reset_IBUF_inst/O
                         net (fo=14, routed)          1.183     1.409    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/lopt
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.454 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.454    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y44         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.837     0.837    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X51Y44         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 game_reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.270ns (17.790%)  route 1.250ns (82.210%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  game_reset (IN)
                         net (fo=0)                   0.000     0.000    game_reset
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  game_reset_IBUF_inst/O
                         net (fo=14, routed)          1.250     1.475    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/lopt
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.520 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.520    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.838     0.838    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X51Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.891ns  (logic 1.835ns (13.210%)  route 12.056ns (86.790%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.490    11.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.124    12.077 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4/O
                         net (fo=1, routed)           0.966    13.043    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.124    13.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.600    13.767    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    13.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.891    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.445    -1.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.307ns  (logic 1.835ns (13.790%)  route 11.472ns (86.210%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.718    12.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.124    12.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.452    12.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.881 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2/O
                         net (fo=1, routed)           0.302    13.183    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124    13.307 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.234ns  (logic 1.928ns (14.569%)  route 11.306ns (85.431%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.490    11.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X34Y1          LUT4 (Prop_lut4_I2_O)        0.117    12.070 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_3/O
                         net (fo=2, routed)           0.816    12.886    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I5_O)        0.348    13.234 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.234    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.916ns  (logic 1.711ns (13.247%)  route 11.205ns (86.753%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.538    12.001    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X63Y0          LUT6 (Prop_lut6_I4_O)        0.124    12.125 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_2/O
                         net (fo=1, routed)           0.667    12.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_2_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.916    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.130ns  (logic 1.587ns (13.083%)  route 10.543ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.543    12.006    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X63Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.130 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.130    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.491ns  (logic 1.587ns (13.811%)  route 9.904ns (86.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)         9.904    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X34Y1          LUT6 (Prop_lut6_I3_O)        0.124    11.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.445    -1.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.583ns  (logic 1.463ns (17.045%)  route 7.120ns (82.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         7.120     8.583    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.509    -1.467    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.587ns (18.498%)  route 6.992ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         4.854     6.317    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/reset
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.441 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          2.138     8.579    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.587ns (18.498%)  route 6.992ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         4.854     6.317    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/reset
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.441 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          2.138     8.579    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.587ns (18.498%)  route 6.992ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         4.854     6.317    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/reset
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.441 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          2.138     8.579    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.262%)  route 0.143ns (52.738%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.143     0.271    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[3]
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.737%)  route 0.202ns (61.263%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.202     0.330    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[1]
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.491%)  route 0.268ns (65.509%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.268     0.409    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[0]
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.430%)  route 0.322ns (71.570%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.322     0.450    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[2]
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.108%)  route 0.327ns (69.892%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.327     0.468    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[0]
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.001%)  route 0.381ns (72.999%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.381     0.522    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[1]
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.512%)  route 0.412ns (74.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.412     0.553    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[2]
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.807    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.723%)  route 0.453ns (76.277%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/Q
                         net (fo=3, routed)           0.453     0.594    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[3]
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.262ns (16.130%)  route 1.361ns (83.870%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.238     1.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     1.499 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.123     1.623    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[16]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.262ns (16.130%)  route 1.361ns (83.870%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.238     1.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     1.499 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.123     1.623    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.891ns  (logic 1.835ns (13.210%)  route 12.056ns (86.790%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.490    11.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.124    12.077 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4/O
                         net (fo=1, routed)           0.966    13.043    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_4_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.124    13.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.600    13.767    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124    13.891 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.891    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.445    -1.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.307ns  (logic 1.835ns (13.790%)  route 11.472ns (86.210%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.718    12.181    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X64Y0          LUT6 (Prop_lut6_I3_O)        0.124    12.305 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.452    12.757    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3_n_0
    SLICE_X64Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.881 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2/O
                         net (fo=1, routed)           0.302    13.183    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_2_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I0_O)        0.124    13.307 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.234ns  (logic 1.928ns (14.569%)  route 11.306ns (85.431%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.490    11.953    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X34Y1          LUT4 (Prop_lut4_I2_O)        0.117    12.070 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_3/O
                         net (fo=2, routed)           0.816    12.886    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_3_n_0
    SLICE_X36Y1          LUT6 (Prop_lut6_I5_O)        0.348    13.234 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.234    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X36Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.916ns  (logic 1.711ns (13.247%)  route 11.205ns (86.753%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.538    12.001    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X63Y0          LUT6 (Prop_lut6_I4_O)        0.124    12.125 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_2/O
                         net (fo=1, routed)           0.667    12.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_2_n_0
    SLICE_X63Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.916 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.916    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.130ns  (logic 1.587ns (13.083%)  route 10.543ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)        10.543    12.006    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X63Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.130 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.130    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X63Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.491ns  (logic 1.587ns (13.811%)  route 9.904ns (86.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=421, routed)         9.904    11.367    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X34Y1          LUT6 (Prop_lut6_I3_O)        0.124    11.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.445    -1.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X34Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.583ns  (logic 1.463ns (17.045%)  route 7.120ns (82.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         7.120     8.583    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/reset
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.509    -1.467    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.587ns (18.498%)  route 6.992ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         4.854     6.317    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/reset
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.441 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          2.138     8.579    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.587ns (18.498%)  route 6.992ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         4.854     6.317    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/reset
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.441 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          2.138     8.579    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.587ns (18.498%)  route 6.992ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=421, routed)         4.854     6.317    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/reset
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.441 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          2.138     8.579    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         1.446    -1.530    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X30Y47         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.262%)  route 0.143ns (52.738%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.143     0.271    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[3]
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.737%)  route 0.202ns (61.263%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.202     0.330    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[1]
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.491%)  route 0.268ns (65.509%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.268     0.409    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[0]
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.808    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X61Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.430%)  route 0.322ns (71.570%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.322     0.450    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[2]
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.108%)  route 0.327ns (69.892%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.327     0.468    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[0]
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.001%)  route 0.381ns (72.999%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.381     0.522    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[1]
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.512%)  route 0.412ns (74.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.412     0.553    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[2]
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.863    -0.807    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X64Y53         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.723%)  route 0.453ns (76.277%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/Q
                         net (fo=3, routed)           0.453     0.594    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[3]
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.835    -0.835    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y51         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.262ns (16.130%)  route 1.361ns (83.870%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.238     1.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     1.499 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.123     1.623    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[16]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.262ns (16.130%)  route 1.361ns (83.870%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.238     1.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     1.499 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.123     1.623    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=388, routed)         0.866    -0.805    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y4          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[17]/C





