# Dual Core Lock Step RISC-V Processor

Developed based on ARM M33 Lock Step architecture:

https://documentation-service.arm.com/static/5ed13ccfca06a95ce53f9129?token=#:~:text=Dual%2Dredundant%20Core%20Lock%2Dstep,DCLS%20in%20a%20MCU%20system.

, while sing Open-Source CPU below:

# biRISC-V - 32-bit dual issue RISC-V CPU

Github: [http://github.com/ultraembedded/biriscv](http://github.com/ultraembedded/biriscv)
