<html><body><samp><pre>
<!@TC:1492265262>
#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2
#OS: Windows 8 6.2
#Hostname: LAPTOP-UCQD4H1A

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492265263> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492265263> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1492265263> | Setting time resolution to ns
@N: : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\blinkytest\blinkytest.vhd:17:7:17:17:@N::@XP_MSG">blinkytest.vhd(17)</a><!@TM:1492265263> | Top entity is set to blinkytest.
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\ledblink.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\proasic\proasic3.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\ledblink.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1492265263> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\blinkytest\blinkytest.vhd:17:7:17:17:@N:CD630:@XP_MSG">blinkytest.vhd(17)</a><!@TM:1492265263> | Synthesizing work.blinkytest.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\ledblink.vhd:23:7:23:15:@N:CD630:@XP_MSG">ledblink.vhd(23)</a><!@TM:1492265263> | Synthesizing work.ledblink.architecture_ledblink 
Post processing for work.ledblink.architecture_ledblink
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\proasic\proasic3.vhd:2858:10:2858:16:@N:CD630:@XP_MSG">proasic3.vhd(2858)</a><!@TM:1492265263> | Synthesizing proasic3.clkint.syn_black_box 
Post processing for proasic3.clkint.syn_black_box
Post processing for work.blinkytest.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 16:07:43 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492265263> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 16:07:43 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 16:07:43 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1492265264> | Running in 64-bit mode 
File C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\blinkytest_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 16:07:44 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\constraint\CU_Main_32.sdc
Linked File: <a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\blinkytest_scck.rpt:@XP_FILE">blinkytest_scck.rpt</a>
Printing clock  summary report in "C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\blinkytest_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1492265265> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1492265265> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start        Requested     Requested     Clock        Clock           
Clock        Frequency     Period        Type         Group           
----------------------------------------------------------------------
main_clk     32.8 MHz      30.500        declared     default_clkgroup
======================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1492265265> | Writing default property annotation file C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\blinkytest.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 45MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 16:07:45 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1492265265> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1492265265> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)

@N: : <a href="c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\ledblink.vhd:41:4:41:6:@N::@XP_MSG">ledblink.vhd(41)</a><!@TM:1492265265> | Found counter in view:work.ledblink(architecture_ledblink) inst seconds[24:0]

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type           Fanout     Sample Instance       
----------------------------------------------------------------------------------------------------
<a href="@|S:CLK@|E:ledblink_0.seconds[24]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK                 clock definition on port     25         ledblink_0.seconds[24]
====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Writing Analyst data base C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\synwork\blinkytest_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Found clock main_clk with period 30.50ns 


<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Apr 15 16:07:45 2017
#


Top view:               blinkytest
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    32.8 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\constraint\CU_Main_32.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1492265265> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1492265265> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: 11.473

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
main_clk           32.8 MHz      52.6 MHz      30.500        19.027        11.473     declared     default_clkgroup
===================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks              |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
main_clk  main_clk  |  No paths    -      |  30.500      11.473  |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: main_clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                          Starting                                      Arrival           
Instance                  Reference     Type     Pin     Net            Time        Slack 
                          Clock                                                           
------------------------------------------------------------------------------------------
ledblink_0.seconds[0]     main_clk      DFN0     Q       seconds[0]     0.527       11.473
ledblink_0.seconds[1]     main_clk      DFN0     Q       seconds[1]     0.527       11.950
ledblink_0.seconds[2]     main_clk      DFN0     Q       seconds[2]     0.527       12.229
ledblink_0.seconds[3]     main_clk      DFN0     Q       seconds[3]     0.527       13.380
ledblink_0.seconds[4]     main_clk      DFN0     Q       seconds[4]     0.527       13.660
ledblink_0.seconds[5]     main_clk      DFN0     Q       seconds[5]     0.527       14.810
ledblink_0.seconds[6]     main_clk      DFN0     Q       seconds[6]     0.527       15.090
ledblink_0.seconds[7]     main_clk      DFN0     Q       seconds[7]     0.527       16.241
ledblink_0.seconds[8]     main_clk      DFN0     Q       seconds[8]     0.527       16.520
ledblink_0.seconds[9]     main_clk      DFN0     Q       seconds[9]     0.527       17.671
==========================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                           Starting                                       Required           
Instance                   Reference     Type     Pin     Net             Time         Slack 
                           Clock                                                             
---------------------------------------------------------------------------------------------
ledblink_0.seconds[24]     main_clk      DFN0     D       seconds_n24     29.788       11.473
ledblink_0.seconds[23]     main_clk      DFN0     D       seconds_n23     29.788       11.955
ledblink_0.seconds[22]     main_clk      DFN0     D       seconds_n22     29.788       12.483
ledblink_0.seconds[21]     main_clk      DFN0     D       seconds_n21     29.788       12.964
ledblink_0.seconds[20]     main_clk      DFN0     D       seconds_n20     29.788       13.913
ledblink_0.seconds[19]     main_clk      DFN0     D       seconds_n19     29.788       14.395
ledblink_0.seconds[18]     main_clk      DFN0     D       seconds_n18     29.788       15.344
ledblink_0.seconds[17]     main_clk      DFN0     D       seconds_n17     29.788       15.825
ledblink_0.seconds[16]     main_clk      DFN0     D       seconds_n16     29.788       16.769
ledblink_0.seconds[15]     main_clk      DFN0     D       seconds_n15     29.788       17.250
=============================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\blinkytest.srr:srsfC:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\blinkytest.srs:fp:17499:20931:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      30.500
    - Setup time:                            0.712
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         29.788

    - Propagation time:                      18.314
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     11.473

    Number of logic level(s):                12
    Starting point:                          ledblink_0.seconds[0] / Q
    Ending point:                            ledblink_0.seconds[24] / D
    The start point is clocked by            main_clk [falling] on pin CLK
    The end   point is clocked by            main_clk [falling] on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                       Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
ledblink_0.seconds[0]      DFN0      Q        Out     0.527     0.527       -         
seconds[0]                 Net       -        -       1.184     -           4         
ledblink_0.seconds_c2      NOR3C     B        In      -         1.710       -         
ledblink_0.seconds_c2      NOR3C     Y        Out     0.624     2.334       -         
seconds_c2                 Net       -        -       0.806     -           3         
ledblink_0.seconds_c4      NOR3C     B        In      -         3.140       -         
ledblink_0.seconds_c4      NOR3C     Y        Out     0.624     3.764       -         
seconds_c4                 Net       -        -       0.806     -           3         
ledblink_0.seconds_c6      NOR3C     B        In      -         4.571       -         
ledblink_0.seconds_c6      NOR3C     Y        Out     0.624     5.195       -         
seconds_c6                 Net       -        -       0.806     -           3         
ledblink_0.seconds_c8      NOR3C     B        In      -         6.001       -         
ledblink_0.seconds_c8      NOR3C     Y        Out     0.624     6.625       -         
seconds_c8                 Net       -        -       0.806     -           3         
ledblink_0.seconds_c10     NOR3C     B        In      -         7.431       -         
ledblink_0.seconds_c10     NOR3C     Y        Out     0.624     8.055       -         
seconds_c10                Net       -        -       0.806     -           3         
ledblink_0.seconds_c12     NOR3C     B        In      -         8.862       -         
ledblink_0.seconds_c12     NOR3C     Y        Out     0.624     9.486       -         
seconds_c12                Net       -        -       0.806     -           3         
ledblink_0.seconds_c14     NOR3C     B        In      -         10.292      -         
ledblink_0.seconds_c14     NOR3C     Y        Out     0.624     10.916      -         
seconds_c14                Net       -        -       0.806     -           3         
ledblink_0.seconds_c16     NOR3C     B        In      -         11.722      -         
ledblink_0.seconds_c16     NOR3C     Y        Out     0.624     12.346      -         
seconds_c16                Net       -        -       0.806     -           3         
ledblink_0.seconds_c18     NOR3C     B        In      -         13.153      -         
ledblink_0.seconds_c18     NOR3C     Y        Out     0.624     13.777      -         
seconds_c18                Net       -        -       0.806     -           3         
ledblink_0.seconds_c20     NOR3C     B        In      -         14.583      -         
ledblink_0.seconds_c20     NOR3C     Y        Out     0.624     15.207      -         
seconds_c20                Net       -        -       0.806     -           3         
ledblink_0.seconds_c22     NOR3C     B        In      -         16.013      -         
ledblink_0.seconds_c22     NOR3C     Y        Out     0.624     16.637      -         
seconds_c22                Net       -        -       0.386     -           2         
ledblink_0.seconds_n24     AX1C      B        In      -         17.023      -         
ledblink_0.seconds_n24     AX1C      Y        Out     0.970     17.993      -         
seconds_n24                Net       -        -       0.322     -           1         
ledblink_0.seconds[24]     DFN0      D        In      -         18.314      -         
======================================================================================
Total path delay (propagation time + setup) of 19.027 is 9.072(47.7%) logic and 9.955(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

--------------------------------------------------------------------------------
Target Part: A3P250_VQFP100_STD
<a name=cellReport17></a>Report for cell blinkytest.rtl</a>
  Core Cell usage:
              cell count     area count*area
              AX1C    12      1.0       12.0
            CLKINT     1      0.0        0.0
               GND     2      0.0        0.0
               INV     1      1.0        1.0
             NOR3C    11      1.0       11.0
               VCC     2      0.0        0.0
              XOR2    12      1.0       12.0


              DFN0    25      1.0       25.0
                   -----          ----------
             TOTAL    66                61.0


  IO Cell usage:
              cell count
             INBUF     1
            OUTBUF     8
                   -----
             TOTAL     9


Core Cells         : 61 of 6144 (1%)
IO Cells           : 9

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Apr 15 16:07:45 2017

###########################################################]

</pre></samp></body></html>
