// Seed: 1436347201
module module_0 (
    output wor  id_0,
    input  tri0 id_1
);
  assign module_1.id_5 = 0;
  logic id_3;
  ;
  wire id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd87,
    parameter id_9 = 32'd73
) (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri id_3,
    input wand _id_4,
    input uwire id_5,
    input wire id_6,
    output tri1 id_7,
    output supply0 id_8,
    input wand _id_9,
    output wor id_10,
    output uwire id_11
);
  wire [id_9 : id_4] id_13;
  module_0 modCall_1 (
      id_11,
      id_6
  );
endmodule
