#ifndef CHIP_REG_BASE_H
#define CHIP_REG_BASE_H

/* --------------- reg type --------------- */
#define SFC_REG_BASEADDR               0x01100100
#define ADA_BASEADDR                   0x01140000
#define DMA0_BASEADDR                  0x01180000
#define AFFT_BASEADDR                  0x011C0000
#define EQ_BASEADDR                    0x011E0000
#define APB_GLB0_BASEADDR              0x01200000
#define GTMR0_BASEADDR                 0x01240000
#define INTC0_BASEADDR                 0x01280000
#define WDG0_BASEADDR                  0x012c0000
#define RTC_TMR0_BASEADDR              0x01300000
#define SPINLOCK0_BASEADDR             0x01340000
#define FIREWALL0_BASEADDR             0x01380000
#define APB_UART0_BASEADDR             0x01400000
#define APB_UART1_BASEADDR             0x01410000
#define WIC_AON_BASEADDR               0x01420000
#define GPIO_BASEADDR                  0x01440000
#define GPI_DEB_BASEADDR               0x01450000
#define SPI0_BASEADDR                  0x01480000
#define SPI1_BASEADDR                  0x01490000
#define VAD_BASEADDR                   0x01500000
#define MADC_BASEADDR                  0x01540000
#define PMON_BASEADDR                  0x01700000
#define DTOP_MADC_ANA_REG_BASEADDR     0x01B01C00
#define DTOP_MADC_ANA_SET_REG_BASEADDR 0x01B01D00
#define DTOP_MADC_ANA_CLR_REG_BASEADDR 0x01B01E00
#define I2S_TX_BASEADDR                0x03040000
#define SDM_ADC_BASEADDR               0x03060000
#define I2S_RX_BASEADDR                0x03050000
#define SDM_DAC_BASEADDR               0x03070000
#define ASRC2_BASEADDR                 0x03020000
#define ASRC3_BASEADDR                 0x03030000
#define AUDIO_INF_BASEADDR             0x030a0000
#define I2C0_BASEADDR                  0x01600000
#define I2C1_BASEADDR                  0x01640000
#define LEDC_BASEADDR                  0x01680000
#define ASRC0_BASEADDR                 0x03000000
#define ASRC1_BASEADDR                 0x03010000
#define ANC_BASEADDR                   0x03080000
#define AUD_GLB_BASEADDR               0x030c0000
#define SFC_CACHE_REG_BASEADDR         0x01740000
#define MAIL_BOX0_BASEADDR             0x01780000
#define AP_CLK_CORE_BASEADDR           0x01800000
#define ANA_DTOP_REG_BASEADDR          0x01820000
#define DIG_PIN_REG_BASEADDR           0x01840000
#define GPIO_MTX_BASEADDR              0x01848000
#define DTOP_ADI_MST_REG_BASEADDR      0x01A00000
#define DTOP_ADI_SLV_REG_BASEADDR      0x01B00000
#define DTOP_BT_PHY_A_REG_BASEADDR     0x01B00400
#define DTOP_ANA_WRAP_A_REG_BASEADDR   0x01B01800
#define DTOP_PIN_A_REG_BASEADDR        0x01B02000
#define BINGO_PMM_REG_BASEADDR         0x01B02600
#define APMM_PIN_REG_BASEADDR          0x01B02400
#define DTOP_SDM_DEM_REG_BASEADDR      0x01B02800
#define DTOP_PLL_CAL_REG_BASEADDR      0x01B02C00
#define DMA1_BASEADDR                  0x10500000
#define BT_LC_DM_BASEADDR              0x10600000
#define BT_LC_BT_BASEADDR              0x10600400
#define BT_LC_BLE_BASEADDR             0x10600800
#define BT_RAWDATA_BASEADDR            0x10700000
#define BT_PHY_COM_BASEADDR            0x10710000
#define BT_PHY_DFE_BASEADDR            0x10720000
#define BT_PHY_TX_BASEADDR             0x10730000
#define BT_PHY_RX_BASEADDR             0x10740000
#define BT_PHY_ANA_BASEADDR            0x10750000
#define APB_GLB1_BASEADDR              0x10800000
#define GTMR1_BASEADDR                 0x10840000
#define INTC1_BASEADDR                 0x10880000
#define WDG1_BASEADDR                  0x108C0000
#define RTC_TMR1_BASEADDR              0x10900000
#define SPINLOCK1_BASEADDR             0x10940000
#define FIREWALL1_BASEADDR             0x10980000
#define RTC_MON_BASEADDR               0x10A00000
#define FMST_RF_BASEADDR               0x10A40000
#define WIC_BT_BASEADDR                0x10A50000
#define MAIL_BOX1_BASEADDR             0x10A80000
#define INTC2_BASEADDR                 0x10AC0000
#define WDG2_BASEADDR                  0x10B00000
#define BCP_ADI_MST_REG_BASEADDR       0x10C00000
#define BCP_ADI_SLV_REG_BASEADDR       0x10D00000
#define BCP_ADI_SLV_SET_REG_BASEADDR   0x10D04000
#define BCP_ADI_SLV_CLR_REG_BASEADDR   0x10D08000
#define BCP_MADC_ANA_REG_BASEADDR      0x10D01C00
#define BCP_MADC_ANA_SET_REG_BASEADDR  0x10D01D00
#define BCP_MADC_ANA_CLR_REG_BASEADDR  0x10D01E00
#define BCP_BT_PHY_A_REG_BASEADDR      0x10D00400
#define BCP_BT_PHY_A_SET_REG_BASEADDR  0x10D04400
#define BCP_BT_PHY_A_CLR_REG_BASEADDR  0x10D08400
#define BCP_ANA_WRAP_REG_A_REG_BASEADDR 0x10D01800
#define BCP_ANA_WRAP_REG_A_SET_REG_BASEADDR 0x10D05800
#define BCP_ANA_WRAP_REG_A_CLR_REG_BASEADDR 0x10D09800
#define BCP_PIN_A_REG_BASEADDR         0x10D02000
#define BCP_PIN_A_SET_REG_BASEADDR     0x10D06000
#define BCP_PIN_A_CLR_REG_BASEADDR     0x10D0A000
#define BCP_SDM_DEM_REG_BASEADDR       0x10D02800
#define BCP_SDM_DEM_SET_REG_BASEADDR   0x10D06800
#define BCP_SDM_DEM_CLR_REG_BASEADDR   0x10D0A800
#define BCP_PLL_CAL_REG_BASEADDR       0x10D02C00
#define BCP_PLL_CAL_SET_REG_BASEADDR   0x10D06C00
#define BCP_PLL_CAL_CLR_REG_BASEADDR   0x10D0AC00
#define APB_GLB2_BASEADDR              0x20800000
#define GTMR2_BASEADDR                 0x20840000
#define INTC3_BASEADDR                 0x20880000
#define WDG3_BASEADDR                  0x208C0000
#define RTC_TMR2_BASEADDR              0x20900000
#define SPINLOCK2_BASEADDR             0x20940000
#define FIREWALL2_BASEADDR             0x20980000
#define SMC_CACHE_REG_BASEADDR         0x20A00000
#define SMC_MINI_CACHE_REG_BASEADDR    0x20A30000
#define WIC_AUD_BASEADDR               0x20A40000
#define AUD_ADI_MST_REG_BASEADDR       0x20C00000
#define AUD_ADI_SLV_REG_BASEADDR       0x20D00000
#define AUD_ADI_SLV_SET_REG_BASEADDR   0x20D04000
#define AUD_ADI_SLV_CLR_REG_BASEADDR   0x20D08000
#define MADC_ANA_BASEADDR              0x20D01C00
#define MADC_ANA_SET_BASEADDR          0x20D01D00
#define MADC_ANA_CLR_BASEADDR          0x20D01E00
#define AUD_BT_PHY_A_REG_BASEADDR      0x20D00400
#define AUD_BT_PHY_A_SET_REG_BASEADDR  0x20D04400
#define AUD_BT_PHY_A_CLR_REG_BASEADDR  0x20D08400
#define AUD_ANA_WRAP_REG_A_REG_BASEADDR 0x20D01A00
#define AUD_ANA_WRAP_REG_A_SET_REG_BASEADDR 0x20D05A00
#define AUD_ANA_WRAP_REG_A_CLR_REG_BASEADDR 0x20D09A00
#define AUD_PIN_A_REG_BASEADDR         0x20D02000
#define AUD_PIN_A_SET_REG_BASEADDR     0x20D06000
#define AUD_PIN_A_CLR_REG_BASEADDR     0x20D0A000
#define AUD_SDM_DEM_REG_BASEADDR       0x20D02800
#define AUD_SDM_DEM_SET_REG_BASEADDR   0x20D06800
#define AUD_SDM_DEM_CLR_REG_BASEADDR   0x20D0A800
#define AUD_PLL_CAL_REG_BASEADDR       0x20D02C00
#define AUD_PLL_CAL_SET_REG_BASEADDR   0x20D06C00
#define AUD_PLL_CAL_CLR_REG_BASEADDR   0x20D0AC00
#define DMA2_BASEADDR                  0x20F40000
#define SMC_REG_BASEADDR               0x20F80000
#define PMC_REG_BASEADDR               0x20F90000
#define PMM_REG_BASEADDR               0x01940000
#define PMM_PERF_MON_REG_BASEADDR      0x01940400
#define PMU_PIN_REG_BASEADDR           0x0194C000
#define PMU_GPIO_BASEADDR              0x0194C800
#define PMU_GPI_DEB_BASEADDR           0x0194d000
#define PMM_ANA_INF_REG_BASEADDR       0x0194D800
#define PMAGIC_BASEADDR                0x0194E000
#define PMM_WDG_BASEADDR               0x0194F000
#define PMM_RTC_TMR_BASEADDR           0x0194F800
#define TOUCH_KEY_REG_BASEADDR         0x01948000
#define PMM_LEDC_REG_BASEADDR          0x01944000
#define DTOP_ADI2PMM_REG_BASEADDR      0x01A80000
#define DTOP_ADI2PMM_PERF_MON_REG_BASEADDR 0x01A80400
#define DTOP_ADI2PMU_PIN_REG_BASEADDR  0x01A8C000
#define DTOP_ADI2PMU_GPIO_BASEADDR     0x01A8C800
#define DTOP_ADI2PMU_GPI_DEB_BASEADDR  0x01A8d000
#define DTOP_ADI2PMM_ANA_INF_REG_BASEADDR 0x01A8D800
#define DTOP_ADI2PMAGIC_BASEADDR       0x01A8E000
#define DTOP_ADI2PMM_WDG_BASEADDR      0x01A8F000
#define DTOP_ADI2PMM_RTC_TMR_BASEADDR  0x01A8F800
#define DTOP_ADI2TOUCH_KEY_REG_BASEADDR 0x01A88000
#define DTOP_ADI2LEDC_REG_BASEADDR     0x01A84000
#define BCP_ADI2PMM_REG_BASEADDR       0x10C80000
#define BCP_ADI2PMM_PERF_MON_REG_BASEADDR 0x10C80400
#define BCP_ADI2PMU_PIN_REG_BASEADDR   0x10C8C000
#define BCP_ADI2PMU_GPIO_BASEADDR      0x10C8C800
#define BCP_ADI2PMU_GPI_DEB_BASEADDR   0x10C8d000
#define BCP_ADI2PMM_ANA_INF_REG_BASEADDR 0x10C8D800
#define BCP_ADI2PMAGIC_BASEADDR        0x10C8E000
#define BCP_ADI2PMM_WDG_BASEADDR       0x10C8F000
#define BCP_ADI2PMM_RTC_TMR_BASEADDR   0x10C8F800
#define BCP_ADI2TOUCH_KEY_REG_BASEADDR 0x10C88000
#define BCP_ADI2LEDC_REG_BASEADDR      0x10C84000
#define ACP_ADI2PMM_REG_BASEADDR       0x20C80000
#define ACP_ADI2PMM_PERF_MON_REG_BASEADDR 0x20C80400
#define ACP_ADI2PMU_PIN_REG_BASEADDR   0x20C8C000
#define ACP_ADI2PMU_GPIO_BASEADDR      0x20C8C800
#define ACP_ADI2PMU_GPI_DEB_BASEADDR   0x20C8d000
#define ACP_ADI2PMM_ANA_INF_REG_BASEADDR 0x20C8D800
#define ACP_ADI2PMAGIC_BASEADDR        0x20C8E000
#define ACP_ADI2PMM_WDG_BASEADDR       0x20C8F000
#define ACP_ADI2PMM_RTC_TMR_BASEADDR   0x20C8F800
#define ACP_ADI2LEDC_REG_BASEADDR      0x20C84000
#define ACP_ADI2TOUCH_KEY_REG_BASEADDR 0x20C88000

/* --------------- ram type --------------- */
#define SFC_MEM_BASEADDR               0x01104000
#define SFC_MEM_SPACE_BASEADDR         0x04000000
#define AON_S2_IRAM_BASEADDR           0x02000000
#define AON_S3_IRAM_BASEADDR           0x02010000
#define AON_S4_IRAM_BASEADDR           0x02020000
#define AON_S5_IRAM_BASEADDR           0x02028000
#define AON_S5_REMAP_CACHE_RAM_BASEADDR 0x02030000
#define BT_LC_EM_BASEADDR              0x10610000
#define BT_PHY_MEMORY_BASEADDR         0x10760000
#define BT_S2_IRAM_BASEADDR            0x10200000
#define BT_S3_IRAM_BASEADDR            0x10210000
#define BT_S4_IRAM_BASEADDR            0x10220000
#define BT_S4_DATA_BUF_REMAP_RAM_BASEADDR 0x10230000
#define SMC_PMC_MEM_BASEADDR           0x24000000
#define MINI_SMC_PMC_MEM_BASEADDR      0x21000000
#define AUD_S0_TCM_IRAM_BASEADDR       0x26080000
#define AUD_S0_TCM_DRAM_BLK0_BASEADDR  0x263E0000
#define AUD_S0_TCM_DRAM_BLK1_BASEADDR  0x26400000

/* --------------- ext_ram type --------------- */
#define SFC_MEM_SPACE_BASEADDR         0x04000000
#define SMC_PMC_MEM_BASEADDR           0x24000000
#define MINI_SMC_PMC_MEM_BASEADDR      0x21000000

/* --------------- rom type --------------- */
#define AON_S0_BOOT_ROM_BASEADDR       0x00100000
#define BT_S0_DROM_BASEADDR            0x10000000
#define BT_S1_DROM_BASEADDR            0x10080000
#define AUD_S0_TCM_IROM_BASEADDR       0x26000000
#define AUD_S0_TCM_DROM_BASEADDR       0x26500000

/* --------------- end address type --------------- */
#define SFC_MEM_ENDADDR                0x01104FFF
#define SFC_MEM_SPACE_ENDADDR          0x05ffffff
#define AON_S0_BOOT_ROM_ENDADDR        0x0011FFFF
#define AON_S2_IRAM_ENDADDR            0x0200FFFF
#define AON_S3_IRAM_ENDADDR            0x0201FFFF
#define AON_S4_IRAM_ENDADDR            0x02027FFF
#define AON_S5_IRAM_ENDADDR            0x0202FFFF
#define AON_S5_REMAP_CACHE_RAM_ENDADDR 0x02037FFF
#define BT_S0_DROM_ENDADDR             0x1007ffff
#define BT_S1_DROM_ENDADDR             0x100fffff
#define BT_S2_IRAM_ENDADDR             0x1020Ffff
#define BT_S3_IRAM_ENDADDR             0x1021ffff
#define BT_S4_IRAM_ENDADDR             0x1022ffff
#define BT_S4_DATA_BUF_REMAP_RAM_ENDADDR 0x1023ffff
#define SMC_PMC_MEM_ENDADDR            0x25ffffff
#define MINI_SMC_PMC_MEM_ENDADDR       0x22ffffff
#define AUD_S0_TCM_IRAM_ENDADDR        0x260BFFFF
#define AUD_S0_TCM_IROM_ENDADDR        0x2607FFFF
#define AUD_S0_TCM_DRAM_BLK0_ENDADDR   0x263FFFFF
#define AUD_S0_TCM_DRAM_BLK1_ENDADDR   0x2641FFFF
#define AUD_S0_TCM_DROM_ENDADDR        0x2651FFFF

#endif
