<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>spi_conf_t Struct Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <!--BEGIN SEARCHENGINE hidden-sm hidden-xs"-->
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        var rhtml=document.getElementById('MSearchResults').contentWindow.document.body.innerHTML;
                        document.getElementById('MSearchResultsWindow').style.display='none';
                        document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
                        document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
                        document.getElementById('doc-content').innerHTML=rhtml;
                        }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event);
                              var r=document.getElementById('MSearchResultsWindow');
                              if(parseInt(r.style.left)<0)r.style.left=0;
                              var x=document.getElementById('MSearchResults');
                              if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                              var f=document.getElementById('riot-searchform');
                              if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structspi__conf__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">spi_conf_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI configuration structure type.  
 <a href="structspi__conf__t.html#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI configuration structure type. </p>
<p>SPI configuration data.</p>
<p>SPI configuration values.</p>
<p>SPI device configuration.</p>
<p>SPI configuration data structure.</p>
<p>SPI module configuration options.</p>
<p>Structure for SPI configuration data. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html#l00273">273</a> of file <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2017820cefc8c6c5e99b8506f4c7a3ce"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a2017820cefc8c6c5e99b8506f4c7a3ce">num</a></td></tr>
<tr class="memdesc:a2017820cefc8c6c5e99b8506f4c7a3ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of SSI device, i.e.  <a href="#a2017820cefc8c6c5e99b8506f4c7a3ce">More...</a><br /></td></tr>
<tr class="separator:a2017820cefc8c6c5e99b8506f4c7a3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ed4ae03d33739ed9db9842489ded32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a25ed4ae03d33739ed9db9842489ded32">mosi_pin</a></td></tr>
<tr class="memdesc:a25ed4ae03d33739ed9db9842489ded32"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for MOSI  <a href="#a25ed4ae03d33739ed9db9842489ded32">More...</a><br /></td></tr>
<tr class="separator:a25ed4ae03d33739ed9db9842489ded32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f0caabef68efa3f08b8ace090567fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a08f0caabef68efa3f08b8ace090567fc">miso_pin</a></td></tr>
<tr class="memdesc:a08f0caabef68efa3f08b8ace090567fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for MISO  <a href="#a08f0caabef68efa3f08b8ace090567fc">More...</a><br /></td></tr>
<tr class="separator:a08f0caabef68efa3f08b8ace090567fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cf220c63dfe486b8641f9016caacf1"><td class="memItemLeft" align="right" valign="top"><a id="a40cf220c63dfe486b8641f9016caacf1"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a40cf220c63dfe486b8641f9016caacf1">sck_pin</a></td></tr>
<tr class="memdesc:a40cf220c63dfe486b8641f9016caacf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for SCK <br /></td></tr>
<tr class="separator:a40cf220c63dfe486b8641f9016caacf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e35dfa25c3b835c38b9c96a10e99448"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a9e35dfa25c3b835c38b9c96a10e99448">cs_pin</a></td></tr>
<tr class="memdesc:a9e35dfa25c3b835c38b9c96a10e99448"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for CS  <a href="#a9e35dfa25c3b835c38b9c96a10e99448">More...</a><br /></td></tr>
<tr class="separator:a9e35dfa25c3b835c38b9c96a10e99448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878d6b89412aff891338a75cc88971a3"><td class="memItemLeft" align="right" valign="top"><a id="a878d6b89412aff891338a75cc88971a3"></a>
<a class="el" href="esp32_2include_2periph__cpu_8h.html#ad268301d3b918e279269ec49f803488d">spi_ctrl_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a878d6b89412aff891338a75cc88971a3">ctrl</a></td></tr>
<tr class="memdesc:a878d6b89412aff891338a75cc88971a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI controller used for the interface. <br /></td></tr>
<tr class="separator:a878d6b89412aff891338a75cc88971a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e7f02aa9f7d14179222a735d328383"><td class="memItemLeft" align="right" valign="top"><a id="af0e7f02aa9f7d14179222a735d328383"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#af0e7f02aa9f7d14179222a735d328383">sck</a></td></tr>
<tr class="memdesc:af0e7f02aa9f7d14179222a735d328383"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO used as SCK pin. <br /></td></tr>
<tr class="separator:af0e7f02aa9f7d14179222a735d328383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5bf2c53c3ab5a1be4c341f2a106281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a2e5bf2c53c3ab5a1be4c341f2a106281">mosi</a></td></tr>
<tr class="memdesc:a2e5bf2c53c3ab5a1be4c341f2a106281"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO used as MOSI pin.  <a href="#a2e5bf2c53c3ab5a1be4c341f2a106281">More...</a><br /></td></tr>
<tr class="separator:a2e5bf2c53c3ab5a1be4c341f2a106281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade92d9d7a11051017f3147050616c47c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#ade92d9d7a11051017f3147050616c47c">miso</a></td></tr>
<tr class="memdesc:ade92d9d7a11051017f3147050616c47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO used as MISO pin.  <a href="#ade92d9d7a11051017f3147050616c47c">More...</a><br /></td></tr>
<tr class="separator:ade92d9d7a11051017f3147050616c47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4044c7635abde0d283a125a52eeaa62"><td class="memItemLeft" align="right" valign="top"><a id="ad4044c7635abde0d283a125a52eeaa62"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#ad4044c7635abde0d283a125a52eeaa62">cs</a></td></tr>
<tr class="memdesc:ad4044c7635abde0d283a125a52eeaa62"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO used as CS0 pin. <br /></td></tr>
<tr class="separator:ad4044c7635abde0d283a125a52eeaa62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fd0678709649017a06e530fa9a8f53"><td class="memItemLeft" align="right" valign="top"><a id="a36fd0678709649017a06e530fa9a8f53"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a36fd0678709649017a06e530fa9a8f53">addr</a></td></tr>
<tr class="memdesc:a36fd0678709649017a06e530fa9a8f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register address. <br /></td></tr>
<tr class="separator:a36fd0678709649017a06e530fa9a8f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607aff14059c230a78734a2f9e79f050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a607aff14059c230a78734a2f9e79f050">sclk</a></td></tr>
<tr class="memdesc:a607aff14059c230a78734a2f9e79f050"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCLK pin.  <a href="#a607aff14059c230a78734a2f9e79f050">More...</a><br /></td></tr>
<tr class="separator:a607aff14059c230a78734a2f9e79f050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa204cbc22f2d457b5cc34283200ce047"><td class="memItemLeft" align="right" valign="top"><a id="aa204cbc22f2d457b5cc34283200ce047"></a>
SPI_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#aa204cbc22f2d457b5cc34283200ce047">dev</a></td></tr>
<tr class="memdesc:aa204cbc22f2d457b5cc34283200ce047"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device to use. <br /></td></tr>
<tr class="separator:aa204cbc22f2d457b5cc34283200ce047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad164c5097a356f7e6d689aca7ae4886f"><td class="memItemLeft" align="right" valign="top"><a id="ad164c5097a356f7e6d689aca7ae4886f"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#ad164c5097a356f7e6d689aca7ae4886f">pin_miso</a></td></tr>
<tr class="memdesc:ad164c5097a356f7e6d689aca7ae4886f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MISO pin used. <br /></td></tr>
<tr class="separator:ad164c5097a356f7e6d689aca7ae4886f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca93220430f0cd3db6ec2e05c84a7c8"><td class="memItemLeft" align="right" valign="top"><a id="abca93220430f0cd3db6ec2e05c84a7c8"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#abca93220430f0cd3db6ec2e05c84a7c8">pin_mosi</a></td></tr>
<tr class="memdesc:abca93220430f0cd3db6ec2e05c84a7c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOSI pin used. <br /></td></tr>
<tr class="separator:abca93220430f0cd3db6ec2e05c84a7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130da9e93f34758a665d4099fecc1a74"><td class="memItemLeft" align="right" valign="top"><a id="a130da9e93f34758a665d4099fecc1a74"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a130da9e93f34758a665d4099fecc1a74">pin_clk</a></td></tr>
<tr class="memdesc:a130da9e93f34758a665d4099fecc1a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK pin used. <br /></td></tr>
<tr class="separator:a130da9e93f34758a665d4099fecc1a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb453f988eb6d2adb25bec90801c064"><td class="memItemLeft" align="right" valign="top"><a id="afeb453f988eb6d2adb25bec90801c064"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#afeb453f988eb6d2adb25bec90801c064">pin_cs</a> [<a class="el" href="kinetis_2include_2periph__cpu_8h.html#ad200812f13922152c349607617703b5e">SPI_HWCS_NUMOF</a>]</td></tr>
<tr class="memdesc:afeb453f988eb6d2adb25bec90801c064"><td class="mdescLeft">&#160;</td><td class="mdescRight">pins used for HW cs lines <br /></td></tr>
<tr class="separator:afeb453f988eb6d2adb25bec90801c064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5547aecdb2dd55a4b10a35e8cb8c2d0"><td class="memItemLeft" align="right" valign="top"><a id="af5547aecdb2dd55a4b10a35e8cb8c2d0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#af5547aecdb2dd55a4b10a35e8cb8c2d0">simmask</a></td></tr>
<tr class="memdesc:af5547aecdb2dd55a4b10a35e8cb8c2d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit in the SIM register <br /></td></tr>
<tr class="separator:af5547aecdb2dd55a4b10a35e8cb8c2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeec13877aa9b45d8bed6e7e15456188"><td class="memItemLeft" align="right" valign="top"><a id="afeec13877aa9b45d8bed6e7e15456188"></a>
unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#afeec13877aa9b45d8bed6e7e15456188">ssi_sysctl</a></td></tr>
<tr class="memdesc:afeec13877aa9b45d8bed6e7e15456188"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI device in sysctl. <br /></td></tr>
<tr class="separator:afeec13877aa9b45d8bed6e7e15456188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73359c9b6be9c4bfb508680ee427915"><td class="memItemLeft" align="right" valign="top"><a id="aa73359c9b6be9c4bfb508680ee427915"></a>
unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#aa73359c9b6be9c4bfb508680ee427915">ssi_base</a></td></tr>
<tr class="memdesc:aa73359c9b6be9c4bfb508680ee427915"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI base address. <br /></td></tr>
<tr class="separator:aa73359c9b6be9c4bfb508680ee427915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593ad4b0b2ae0e69c8414ae510c09883"><td class="memItemLeft" align="right" valign="top"><a id="a593ad4b0b2ae0e69c8414ae510c09883"></a>
unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a593ad4b0b2ae0e69c8414ae510c09883">gpio_sysctl</a></td></tr>
<tr class="memdesc:a593ad4b0b2ae0e69c8414ae510c09883"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO device in sysctl. <br /></td></tr>
<tr class="separator:a593ad4b0b2ae0e69c8414ae510c09883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e5516cdc0ece325e674c01716a0ef3"><td class="memItemLeft" align="right" valign="top"><a id="ae3e5516cdc0ece325e674c01716a0ef3"></a>
unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#ae3e5516cdc0ece325e674c01716a0ef3">gpio_port</a></td></tr>
<tr class="memdesc:ae3e5516cdc0ece325e674c01716a0ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port. <br /></td></tr>
<tr class="separator:ae3e5516cdc0ece325e674c01716a0ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac146123fcb66edd78dc106f011a523bd"><td class="memItemLeft" ><a id="ac146123fcb66edd78dc106f011a523bd"></a>
struct {</td></tr>
<tr class="memitem:ad7d3f4789823717697269fea91a46e2f"><td class="memItemLeft" >
&#160;&#160;&#160;unsigned long&#160;&#160;&#160;<a class="el" href="structspi__conf__t.html#a4739dc6f15a028cc338c48571b75c3e7">clk</a></td></tr>
<tr class="memdesc:ad7d3f4789823717697269fea91a46e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for SCK <br /></td></tr>
<tr class="separator:ad7d3f4789823717697269fea91a46e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bb133b0c6e81f63cef144db6f7ec58"><td class="memItemLeft" >
&#160;&#160;&#160;unsigned long&#160;&#160;&#160;<a class="el" href="structspi__conf__t.html#a0c139fca4b233c5acefdc289ec3f2e7e">fss</a></td></tr>
<tr class="memdesc:a94bb133b0c6e81f63cef144db6f7ec58"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for FSS <br /></td></tr>
<tr class="separator:a94bb133b0c6e81f63cef144db6f7ec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c0045c3ceb5b835baaae5416dfed4f"><td class="memItemLeft" >
&#160;&#160;&#160;unsigned long&#160;&#160;&#160;<a class="el" href="structspi__conf__t.html#a7b17221ca571410b0b07607a8f8ce7d8">rx</a></td></tr>
<tr class="memdesc:a38c0045c3ceb5b835baaae5416dfed4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for MISO <br /></td></tr>
<tr class="separator:a38c0045c3ceb5b835baaae5416dfed4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f820e076ac2460d54178dc45382c9a"><td class="memItemLeft" >
&#160;&#160;&#160;unsigned long&#160;&#160;&#160;<a class="el" href="structspi__conf__t.html#a2c3b4281a647ab045477afb85a7933ae">tx</a></td></tr>
<tr class="memdesc:af5f820e076ac2460d54178dc45382c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin used for MOSI <br /></td></tr>
<tr class="separator:af5f820e076ac2460d54178dc45382c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ccdf7eeda6ec2f026a4d9b1c951ece"><td class="memItemLeft" >
&#160;&#160;&#160;unsigned long&#160;&#160;&#160;<a class="el" href="structspi__conf__t.html#a53cbdbe08e38cf5170cdcd894c7059fe">mask</a></td></tr>
<tr class="memdesc:ab3ccdf7eeda6ec2f026a4d9b1c951ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin mask. <br /></td></tr>
<tr class="separator:ab3ccdf7eeda6ec2f026a4d9b1c951ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac146123fcb66edd78dc106f011a523bd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#ac146123fcb66edd78dc106f011a523bd">pins</a></td></tr>
<tr class="memdesc:ac146123fcb66edd78dc106f011a523bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin setting. <br /></td></tr>
<tr class="separator:ac146123fcb66edd78dc106f011a523bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369573a70285f4a74c5fd5e11a7d1f75"><td class="memItemLeft" align="right" valign="top"><a id="a369573a70285f4a74c5fd5e11a7d1f75"></a>
lpc23xx_spi_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a369573a70285f4a74c5fd5e11a7d1f75">dev</a></td></tr>
<tr class="memdesc:a369573a70285f4a74c5fd5e11a7d1f75"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the SPI device <br /></td></tr>
<tr class="separator:a369573a70285f4a74c5fd5e11a7d1f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dda206b26fb2b3f2a1dde564479219"><td class="memItemLeft" align="right" valign="top"><a id="a93dda206b26fb2b3f2a1dde564479219"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a93dda206b26fb2b3f2a1dde564479219">pinsel_mosi</a></td></tr>
<tr class="memdesc:a93dda206b26fb2b3f2a1dde564479219"><td class="mdescLeft">&#160;</td><td class="mdescRight">PINSEL# of the MOSI pin. <br /></td></tr>
<tr class="separator:a93dda206b26fb2b3f2a1dde564479219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bfe7faf772f0af056e764057fcdee7e"><td class="memItemLeft" align="right" valign="top"><a id="a3bfe7faf772f0af056e764057fcdee7e"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a3bfe7faf772f0af056e764057fcdee7e">pinsel_miso</a></td></tr>
<tr class="memdesc:a3bfe7faf772f0af056e764057fcdee7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PINSEL# of the MISO pin. <br /></td></tr>
<tr class="separator:a3bfe7faf772f0af056e764057fcdee7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7042cf7c0d3cde2ca5edb6eb1bbd6ec2"><td class="memItemLeft" align="right" valign="top"><a id="a7042cf7c0d3cde2ca5edb6eb1bbd6ec2"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a7042cf7c0d3cde2ca5edb6eb1bbd6ec2">pinsel_clk</a></td></tr>
<tr class="memdesc:a7042cf7c0d3cde2ca5edb6eb1bbd6ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PINSEL# of the CLK pin. <br /></td></tr>
<tr class="separator:a7042cf7c0d3cde2ca5edb6eb1bbd6ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0cb77c9097797b13a77758cab3d884a"><td class="memItemLeft" align="right" valign="top"><a id="aa0cb77c9097797b13a77758cab3d884a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#aa0cb77c9097797b13a77758cab3d884a">pinsel_msk_mosi</a></td></tr>
<tr class="memdesc:aa0cb77c9097797b13a77758cab3d884a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOSI PINSEL Mask. <br /></td></tr>
<tr class="separator:aa0cb77c9097797b13a77758cab3d884a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af022d250680d8db3bd8e31237a8bd289"><td class="memItemLeft" align="right" valign="top"><a id="af022d250680d8db3bd8e31237a8bd289"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#af022d250680d8db3bd8e31237a8bd289">pinsel_msk_miso</a></td></tr>
<tr class="memdesc:af022d250680d8db3bd8e31237a8bd289"><td class="mdescLeft">&#160;</td><td class="mdescRight">MISO PINSEL Mask. <br /></td></tr>
<tr class="separator:af022d250680d8db3bd8e31237a8bd289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d316123db273c3ad8343ce1309a6909"><td class="memItemLeft" align="right" valign="top"><a id="a4d316123db273c3ad8343ce1309a6909"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a4d316123db273c3ad8343ce1309a6909">pinsel_msk_clk</a></td></tr>
<tr class="memdesc:a4d316123db273c3ad8343ce1309a6909"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK PINSEL Mask. <br /></td></tr>
<tr class="separator:a4d316123db273c3ad8343ce1309a6909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a4c6c45e25bf037fc90d56b2ba1dbe"><td class="memItemLeft" align="right" valign="top"><a id="a48a4c6c45e25bf037fc90d56b2ba1dbe"></a>
NRF_SPI_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a48a4c6c45e25bf037fc90d56b2ba1dbe">dev</a></td></tr>
<tr class="memdesc:a48a4c6c45e25bf037fc90d56b2ba1dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device used. <br /></td></tr>
<tr class="separator:a48a4c6c45e25bf037fc90d56b2ba1dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46809bbcca10c5eca6d347967ea15420"><td class="memItemLeft" align="right" valign="top"><a id="a46809bbcca10c5eca6d347967ea15420"></a>
NRF_SPIM_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a46809bbcca10c5eca6d347967ea15420">dev</a></td></tr>
<tr class="memdesc:a46809bbcca10c5eca6d347967ea15420"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device used. <br /></td></tr>
<tr class="separator:a46809bbcca10c5eca6d347967ea15420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a00c4347e08deb244a2cb449b79cec"><td class="memItemLeft" align="right" valign="top"><a id="a31a00c4347e08deb244a2cb449b79cec"></a>
SercomSpi *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a31a00c4347e08deb244a2cb449b79cec">dev</a></td></tr>
<tr class="memdesc:a31a00c4347e08deb244a2cb449b79cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the used SPI device <br /></td></tr>
<tr class="separator:a31a00c4347e08deb244a2cb449b79cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60e58d40b0fcd5c9fddb44b299ef378"><td class="memItemLeft" align="right" valign="top"><a id="ae60e58d40b0fcd5c9fddb44b299ef378"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#ae60e58d40b0fcd5c9fddb44b299ef378">clk_pin</a></td></tr>
<tr class="memdesc:ae60e58d40b0fcd5c9fddb44b299ef378"><td class="mdescLeft">&#160;</td><td class="mdescRight">used CLK pin <br /></td></tr>
<tr class="separator:ae60e58d40b0fcd5c9fddb44b299ef378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a4efb785a4d691684256b9a5729a6e"><td class="memItemLeft" align="right" valign="top"><a id="a20a4efb785a4d691684256b9a5729a6e"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a20a4efb785a4d691684256b9a5729a6e">miso_mux</a></td></tr>
<tr class="memdesc:a20a4efb785a4d691684256b9a5729a6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">alternate function for MISO pin (mux) <br /></td></tr>
<tr class="separator:a20a4efb785a4d691684256b9a5729a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0204b479d36682a0e033b4680634637"><td class="memItemLeft" align="right" valign="top"><a id="aa0204b479d36682a0e033b4680634637"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#aa0204b479d36682a0e033b4680634637">mosi_mux</a></td></tr>
<tr class="memdesc:aa0204b479d36682a0e033b4680634637"><td class="mdescLeft">&#160;</td><td class="mdescRight">alternate function for MOSI pin (mux) <br /></td></tr>
<tr class="separator:aa0204b479d36682a0e033b4680634637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7f88f94d31f93e892373352257a331"><td class="memItemLeft" align="right" valign="top"><a id="a6c7f88f94d31f93e892373352257a331"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a6c7f88f94d31f93e892373352257a331">clk_mux</a></td></tr>
<tr class="memdesc:a6c7f88f94d31f93e892373352257a331"><td class="mdescLeft">&#160;</td><td class="mdescRight">alternate function for CLK pin (mux) <br /></td></tr>
<tr class="separator:a6c7f88f94d31f93e892373352257a331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce47aa22b1223afb0bc8cce05a6749d"><td class="memItemLeft" align="right" valign="top"><a id="a5ce47aa22b1223afb0bc8cce05a6749d"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29">spi_misopad_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a5ce47aa22b1223afb0bc8cce05a6749d">miso_pad</a></td></tr>
<tr class="memdesc:a5ce47aa22b1223afb0bc8cce05a6749d"><td class="mdescLeft">&#160;</td><td class="mdescRight">pad to use for MISO line <br /></td></tr>
<tr class="separator:a5ce47aa22b1223afb0bc8cce05a6749d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7377c7511c4c05efd8d50526f9cf9981"><td class="memItemLeft" align="right" valign="top"><a id="a7377c7511c4c05efd8d50526f9cf9981"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598">spi_mosipad_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a7377c7511c4c05efd8d50526f9cf9981">mosi_pad</a></td></tr>
<tr class="memdesc:a7377c7511c4c05efd8d50526f9cf9981"><td class="mdescLeft">&#160;</td><td class="mdescRight">pad to use for MOSI and CLK line <br /></td></tr>
<tr class="separator:a7377c7511c4c05efd8d50526f9cf9981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f71d7d16d2538d402b033ac582748b"><td class="memItemLeft" align="right" valign="top"><a id="aa4f71d7d16d2538d402b033ac582748b"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#aa4f71d7d16d2538d402b033ac582748b">gclk_src</a></td></tr>
<tr class="memdesc:aa4f71d7d16d2538d402b033ac582748b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCLK source which supplys SERCOM. <br /></td></tr>
<tr class="separator:aa4f71d7d16d2538d402b033ac582748b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7756f5188159cfbacc49a02d6a98097f"><td class="memItemLeft" align="right" valign="top"><a id="a7756f5188159cfbacc49a02d6a98097f"></a>
Spi *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a7756f5188159cfbacc49a02d6a98097f">dev</a></td></tr>
<tr class="memdesc:a7756f5188159cfbacc49a02d6a98097f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI module to use. <br /></td></tr>
<tr class="separator:a7756f5188159cfbacc49a02d6a98097f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd46eca3b16395cf63e4ecd09fdcde4"><td class="memItemLeft" align="right" valign="top"><a id="a1dd46eca3b16395cf63e4ecd09fdcde4"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a1dd46eca3b16395cf63e4ecd09fdcde4">id</a></td></tr>
<tr class="memdesc:a1dd46eca3b16395cf63e4ecd09fdcde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">corresponding ID of that module <br /></td></tr>
<tr class="separator:a1dd46eca3b16395cf63e4ecd09fdcde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66ca0f79636ed99dbe2bd846331fb51"><td class="memItemLeft" align="right" valign="top"><a id="af66ca0f79636ed99dbe2bd846331fb51"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#af66ca0f79636ed99dbe2bd846331fb51">clk</a></td></tr>
<tr class="memdesc:af66ca0f79636ed99dbe2bd846331fb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin mapped to the CLK line <br /></td></tr>
<tr class="separator:af66ca0f79636ed99dbe2bd846331fb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a67bdd9f44900846f54d15e8dc9e8a2"><td class="memItemLeft" align="right" valign="top"><a id="a1a67bdd9f44900846f54d15e8dc9e8a2"></a>
<a class="el" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a1a67bdd9f44900846f54d15e8dc9e8a2">mux</a></td></tr>
<tr class="memdesc:a1a67bdd9f44900846f54d15e8dc9e8a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">pin MUX setting <br /></td></tr>
<tr class="separator:a1a67bdd9f44900846f54d15e8dc9e8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bda124233f47b74c2bdd4a6e81f7e1"><td class="memItemLeft" align="right" valign="top"><a id="a31bda124233f47b74c2bdd4a6e81f7e1"></a>
SPI_TypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a31bda124233f47b74c2bdd4a6e81f7e1">dev</a></td></tr>
<tr class="memdesc:a31bda124233f47b74c2bdd4a6e81f7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device base register address. <br /></td></tr>
<tr class="separator:a31bda124233f47b74c2bdd4a6e81f7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b628e0d41b5ef6bf96e03f77732e3cf"><td class="memItemLeft" align="right" valign="top"><a id="a3b628e0d41b5ef6bf96e03f77732e3cf"></a>
<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a3b628e0d41b5ef6bf96e03f77732e3cf">sclk_pin</a></td></tr>
<tr class="memdesc:a3b628e0d41b5ef6bf96e03f77732e3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCLK pin. <br /></td></tr>
<tr class="separator:a3b628e0d41b5ef6bf96e03f77732e3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b2db5fabdc17ed5b314c3d228f666a"><td class="memItemLeft" align="right" valign="top"><a id="a91b2db5fabdc17ed5b314c3d228f666a"></a>
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a91b2db5fabdc17ed5b314c3d228f666a">mosi_af</a></td></tr>
<tr class="memdesc:a91b2db5fabdc17ed5b314c3d228f666a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOSI pin alternate function. <br /></td></tr>
<tr class="separator:a91b2db5fabdc17ed5b314c3d228f666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22755e9078feb95feeefbc77361ed9c3"><td class="memItemLeft" align="right" valign="top"><a id="a22755e9078feb95feeefbc77361ed9c3"></a>
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a22755e9078feb95feeefbc77361ed9c3">miso_af</a></td></tr>
<tr class="memdesc:a22755e9078feb95feeefbc77361ed9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">MISO pin alternate function. <br /></td></tr>
<tr class="separator:a22755e9078feb95feeefbc77361ed9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f38816d39c76b681f86b38506e8abb5"><td class="memItemLeft" align="right" valign="top"><a id="a4f38816d39c76b681f86b38506e8abb5"></a>
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a4f38816d39c76b681f86b38506e8abb5">sclk_af</a></td></tr>
<tr class="memdesc:a4f38816d39c76b681f86b38506e8abb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCLK pin alternate function. <br /></td></tr>
<tr class="separator:a4f38816d39c76b681f86b38506e8abb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e10a24b42ceedce24a8e5cf2069a01"><td class="memItemLeft" align="right" valign="top"><a id="a63e10a24b42ceedce24a8e5cf2069a01"></a>
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a63e10a24b42ceedce24a8e5cf2069a01">cs_af</a></td></tr>
<tr class="memdesc:a63e10a24b42ceedce24a8e5cf2069a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">HWCS pin alternate function. <br /></td></tr>
<tr class="separator:a63e10a24b42ceedce24a8e5cf2069a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d857abedbcc6a3cf3f7477d3edd4e2e"><td class="memItemLeft" align="right" valign="top"><a id="a0d857abedbcc6a3cf3f7477d3edd4e2e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a0d857abedbcc6a3cf3f7477d3edd4e2e">rccmask</a></td></tr>
<tr class="memdesc:a0d857abedbcc6a3cf3f7477d3edd4e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit in the RCC peripheral enable register <br /></td></tr>
<tr class="separator:a0d857abedbcc6a3cf3f7477d3edd4e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f7310cef18296dcda0dee4d7ed54eb"><td class="memItemLeft" align="right" valign="top"><a id="a44f7310cef18296dcda0dee4d7ed54eb"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html#a44f7310cef18296dcda0dee4d7ed54eb">apbbus</a></td></tr>
<tr class="memdesc:a44f7310cef18296dcda0dee4d7ed54eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APBx bus the device is connected to. <br /></td></tr>
<tr class="separator:a44f7310cef18296dcda0dee4d7ed54eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a9e35dfa25c3b835c38b9c96a10e99448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e35dfa25c3b835c38b9c96a10e99448">&#9670;&nbsp;</a></span>cs_pin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> spi_conf_t::cs_pin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pin used for CS </p>
<p>HWCS pin, set to GPIO_UNDEF if not mapped. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html#l00278">278</a> of file <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="ade92d9d7a11051017f3147050616c47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade92d9d7a11051017f3147050616c47c">&#9670;&nbsp;</a></span>miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> spi_conf_t::miso</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO used as MISO pin. </p>
<p>pin mapped to the MISO line</p>
<p>MISO pin. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2periph__cpu_8h_source.html#l00485">485</a> of file <a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a08f0caabef68efa3f08b8ace090567fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f0caabef68efa3f08b8ace090567fc">&#9670;&nbsp;</a></span>miso_pin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> spi_conf_t::miso_pin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pin used for MISO </p>
<p>MISO pin.</p>
<p>used MISO pin </p>

<p class="definition">Definition at line <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html#l00276">276</a> of file <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2e5bf2c53c3ab5a1be4c341f2a106281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5bf2c53c3ab5a1be4c341f2a106281">&#9670;&nbsp;</a></span>mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> spi_conf_t::mosi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO used as MOSI pin. </p>
<p>pin mapped to the MOSI line</p>
<p>MOSI pin. </p>

<p class="definition">Definition at line <a class="el" href="esp32_2include_2periph__cpu_8h_source.html#l00484">484</a> of file <a class="el" href="esp32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a25ed4ae03d33739ed9db9842489ded32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ed4ae03d33739ed9db9842489ded32">&#9670;&nbsp;</a></span>mosi_pin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> spi_conf_t::mosi_pin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pin used for MOSI </p>
<p>MOSI pin.</p>
<p>used MOSI pin </p>

<p class="definition">Definition at line <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html#l00275">275</a> of file <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2017820cefc8c6c5e99b8506f4c7a3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2017820cefc8c6c5e99b8506f4c7a3ce">&#9670;&nbsp;</a></span>num</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t spi_conf_t::num</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>number of SSI device, i.e. </p>
<p>0 or 1 </p>

<p class="definition">Definition at line <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html#l00274">274</a> of file <a class="el" href="cc2538_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a607aff14059c230a78734a2f9e79f050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607aff14059c230a78734a2f9e79f050">&#9670;&nbsp;</a></span>sclk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> spi_conf_t::sclk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCLK pin. </p>
<p>CLK pin. </p>

<p class="definition">Definition at line <a class="el" href="fe310_2include_2periph__cpu_8h_source.html#l00096">96</a> of file <a class="el" href="fe310_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/cc2538/include/<a class="el" href="cc2538_2include_2periph__cpu_8h_source.html">periph_cpu.h</a></li>
<li>cpu/sam0_common/include/<a class="el" href="sam0__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Jul 2 2020 15:49:31 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
