********************************************************************************
***                                                                          ***
*** Elements Version 8.20f (x86) - 2019/01/26 15:48                          ***
*** Platform: Windows 10                                                     ***
*** Architecture: x64                                                        ***
*** Serial Number:                                                           ***
*** User:                                                                    ***
***                                                                          ***
*** TITLE:   * C:\Users\user\repos\vcvc\vcvc\simulation\diff-in.wxsch       ***
*** NETLIST: C:\Users\user\repos\vcvc\vcvc\simulation\design.net             ***
***                                                                          ***
********************************************************************************

********************************************************************************
***                                                                          ***
***                                Input Deck                                ***
***                                                                          ***
********************************************************************************

.options allowdivzero=1
.options initCondMode=2
.options icres=0.001
.options inhibitAttoISource=1
#SIMETRIX
X1 X1_inp R1_P X1_vsp X1_vsn X1_out TL072 pinnames: inp inn vsp vsn out
V1 C1_N 0  AC 1 0 Sin(0 0 1k 0 0)
V2 X1_vsn 0 -5
R1 R1_P C1_P 10k
V3 X1_vsp 0 4
R2 X1_out R1_P 10k
V4 C2_N 0 5 Sin(0 1 1k 0 0)
R3 X1_inp R5_N 10k
R4 0 X1_inp 10k
R5 0 R5_N 100k
C1 C1_P C1_N 100n   
C2 R5_N C2_N 100n   
.TRAN 10m
*.AC DEC 100 100 50k
.SUBCKT TL072    1 2 3 4 5
*
C1   11 12 3.498E-12
C2    6  7 15.00E-12
DC    5 53 DX
DE   54  5 DX
DLP  90 91 DX
DLN  92 90 DX
DP    4  3 DX
EGND 99  0 POLY(2) (3,0) (4,0) 0 .5 .5
FB    7 99 POLY(5) VB VC VE VLP VLN 0 4.715E6 -5E6 5E6 5E6 -5E6
GA    6  0 11 12 282.8E-6
GCM   0  6 10 99 8.942E-9
ISS   3 10 DC 195.0E-6
HLIM 90  0 VLIM 1K
J1   11  2 10 JX
J2   12  1 10 JX
R2    6  9 100.0E3
RD1   4 11 3.536E3
RD2   4 12 3.536E3
RO1   8  5 150
RO2   7 99 150
RP    3  4 2.143E3
RSS  10 99 1.026E6
VB    9  0 DC 0
VC    3 53 DC 2.200
VE   54  4 DC 2.200
VLIM  7  8 DC 0
VLP  91  0 DC 25
VLN   0 92 DC 25
.MODEL DX D(IS=800.0E-18)
.MODEL JX PJF(IS=15.00E-12 BETA=270.1E-6 VTO=-1)
.ENDS
*
* File: TL074.301
*
* TL074 OPERATIONAL AMPLIFIER "MACROMODEL" SUBCIRCUIT
* CREATED USING PARTS RELEASE 4.01 ON 06/16/89 AT 13:08
* (REV N/A)      SUPPLY VOLTAGE: +/-15V
* CONNECTIONS:   NON-INVERTING INPUT
*                | INVERTING INPUT
*                | | POSITIVE POWER SUPPLY
*                | | | NEGATIVE POWER SUPPLY
*                | | | | OUTPUT
*                | | | | |

********************************************************************************
***                                                                          ***
*** Starting Transient analysis at 15:48                                     ***
***                                                                          ***
*** Analysis card: .TRAN 10m                                                 ***
***                                                                          ***
********************************************************************************
********************************************************************************
***                                                                          ***
***                            Simulation Options                            ***
***                                                                          ***
********************************************************************************
RELTOL                    0.001
ABSTOL                    1e-12
VNTOL                     1e-06
POINTTOL                  0.001
TEMPERATURE               27C
GMIN                      1e-12
Matrix Solver             UF KLU Version 1.1



********************************************************************************
***                                                                          ***
***                             Device parameters                            ***
***                                                                          ***
********************************************************************************
Model parameters for devices of type JFET2
==========================================
Model:       X1.JX        

beta         270.1u       
is           15p          
vto          -1           


Model parameters for devices of type Diode
==========================================
Model:       X1.DX        

is           800a         


Analysis statistics
===================

Nominal temperature = 27
Operating temperature = 27
Total iterations = 272
Transient iterations = 264
Transient timepoints = 133
Accepted timepoints = 132
Total analysis time = 0.031
Transient time = 0
Matrix reordering time = 0
L-U decomposition time = 0
Matrix solve time = 0
Load time = 0
Transient L-U decomp time = 0
Transient solve time = 0
Circuit build time = 0
Simulator initialise time = 0
Data write time = 0
Convergence test time = 0
LTE time = 0
JI2 Iterations = 8
Diag. GMIN stepping iterations = 0
Junc. GMIN stepping iterations = 0
Source stepping iterations = 0
PTA iterations = 0
Number of matrix fill ins = -31
Number of initial matrix elements = 117
Circuit equations = 35
State vector size = 76
Number of write buffer faults = 0

Run statistics
==============

Netlist read in time = 0.031
Total run time = 0.078 seconds
Analysis concluded 2019/01/26 15:48
