// Seed: 97431381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1 == 1 or id_2) begin : LABEL_0
    wait (1'd0);
  end
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply0 id_8
);
  wire id_10;
  assign id_10 = id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  always @(posedge id_11) begin : LABEL_0
    id_7 = (id_5);
  end
endmodule
