
*** Running vivado
    with args -log systemv1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source systemv1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source systemv1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 336.797 ; gain = 42.152
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_0/systemv1_axi_gpio_0_0.dcp' for cell 'systemv1_i/buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_1/systemv1_axi_gpio_0_1.dcp' for cell 'systemv1_i/leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_processing_system7_0_0/systemv1_processing_system7_0_0.dcp' for cell 'systemv1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_rst_ps7_0_100M_0/systemv1_rst_ps7_0_100M_0.dcp' for cell 'systemv1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_1_0/systemv1_axi_gpio_1_0.dcp' for cell 'systemv1_i/switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_xbar_0/systemv1_xbar_0.dcp' for cell 'systemv1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_auto_pc_0/systemv1_auto_pc_0.dcp' for cell 'systemv1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_processing_system7_0_0/systemv1_processing_system7_0_0.xdc] for cell 'systemv1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_processing_system7_0_0/systemv1_processing_system7_0_0.xdc] for cell 'systemv1_i/processing_system7_0/inst'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_0/systemv1_axi_gpio_0_0_board.xdc] for cell 'systemv1_i/buttons/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_0/systemv1_axi_gpio_0_0_board.xdc] for cell 'systemv1_i/buttons/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_0/systemv1_axi_gpio_0_0.xdc] for cell 'systemv1_i/buttons/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_0/systemv1_axi_gpio_0_0.xdc] for cell 'systemv1_i/buttons/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_1_0/systemv1_axi_gpio_1_0_board.xdc] for cell 'systemv1_i/switches/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_1_0/systemv1_axi_gpio_1_0_board.xdc] for cell 'systemv1_i/switches/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_1_0/systemv1_axi_gpio_1_0.xdc] for cell 'systemv1_i/switches/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_1_0/systemv1_axi_gpio_1_0.xdc] for cell 'systemv1_i/switches/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_1/systemv1_axi_gpio_0_1_board.xdc] for cell 'systemv1_i/leds/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_1/systemv1_axi_gpio_0_1_board.xdc] for cell 'systemv1_i/leds/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_1/systemv1_axi_gpio_0_1.xdc] for cell 'systemv1_i/leds/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_axi_gpio_0_1/systemv1_axi_gpio_0_1.xdc] for cell 'systemv1_i/leds/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_rst_ps7_0_100M_0/systemv1_rst_ps7_0_100M_0_board.xdc] for cell 'systemv1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_rst_ps7_0_100M_0/systemv1_rst_ps7_0_100M_0_board.xdc] for cell 'systemv1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_rst_ps7_0_100M_0/systemv1_rst_ps7_0_100M_0.xdc] for cell 'systemv1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.srcs/sources_1/bd/systemv1/ip/systemv1_rst_ps7_0_100M_0/systemv1_rst_ps7_0_100M_0.xdc] for cell 'systemv1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 624.898 ; gain = 288.102
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.947 . Memory (MB): peak = 633.559 ; gain = 8.660
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2159941b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18b198895

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 135 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 254d4a163

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 198 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 254d4a163

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 254d4a163

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1117.395 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 254d4a163

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1117.395 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16dadad2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1117.395 ; gain = 0.000
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1117.395 ; gain = 492.496
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.runs/impl_1/systemv1_wrapper_opt.dcp' has been generated.
Command: report_drc -file systemv1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.runs/impl_1/systemv1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1117.395 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ad6f8dad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8545acd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1188ee3b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1188ee3b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.395 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1188ee3b5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 170074063

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 170074063

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2550eedc4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24d73fedc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24d73fedc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 25f949632

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23cf34b53

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2041706df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2041706df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2041706df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 184ff19ea

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 184ff19ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.578. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 243338114

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 243338114

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 243338114

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 243338114

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c13681e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c13681e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000
Ending Placer Task | Checksum: f5079bea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.395 ; gain = 0.000
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.395 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 1117.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.runs/impl_1/systemv1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1118.898 ; gain = 1.504
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1118.898 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1118.898 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 86863578 ConstDB: 0 ShapeSum: 6e816672 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c285bee2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c285bee2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c285bee2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c285bee2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1199.590 ; gain = 80.691
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a5081a98

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.590 ; gain = 80.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.743  | TNS=0.000  | WHS=-0.144 | THS=-16.631|

Phase 2 Router Initialization | Checksum: 164744eab

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1206fa571

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.132  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12947fc19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691
Phase 4 Rip-up And Reroute | Checksum: 12947fc19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1925fe91b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.132  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1925fe91b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1925fe91b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691
Phase 5 Delay and Skew Optimization | Checksum: 1925fe91b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187dd7421

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.132  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ac3b1512

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691
Phase 6 Post Hold Fix | Checksum: 1ac3b1512

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.464668 %
  Global Horizontal Routing Utilization  = 0.700597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e732c7d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e732c7d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21683cc22

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.132  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21683cc22

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1199.590 ; gain = 80.691

Routing Is Done.
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1199.590 ; gain = 80.691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1199.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.runs/impl_1/systemv1_wrapper_routed.dcp' has been generated.
Command: report_drc -file systemv1_wrapper_drc_routed.rpt -pb systemv1_wrapper_drc_routed.pb -rpx systemv1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.runs/impl_1/systemv1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.590 ; gain = 0.000
Command: report_methodology -file systemv1_wrapper_methodology_drc_routed.rpt -rpx systemv1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.runs/impl_1/systemv1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file systemv1_wrapper_power_routed.rpt -pb systemv1_wrapper_power_summary_routed.pb -rpx systemv1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force systemv1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./systemv1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/xup/fpga_flow/2016_2_zynq_labs/lab2emb_v1/lab2emb_v1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov  4 00:31:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/XilinxVivado/Vivado/2017.2/doc/webtalk_introduction.html.
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1563.211 ; gain = 339.871
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 00:31:42 2017...
