# Design Explorer: Shortcut to "C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\Laboras1Test.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/impl1/Lab1.vhd}
# Adding file C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\impl1\Lab1.vhd ... Done
vlib {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/Laboras1Test/work}
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/impl1/Lab1.vhd}
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\impl1\Lab1.vhd
# Compile Entity "LAB1"
# Compile Architecture "SCHEMATIC" of Entity "LAB1"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
entity LAB1
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r LAB1 -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7246 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\src\wave.asdb
#  9:09 PM, Monday, February 11, 2019
#  Simulation has been initialized
add wave *
# 33 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/Laboras1Test/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work work -2002  $dsn/../impl1/Lab1.vhd $dsn/src/TestBench/lab1_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\..\impl1\Lab1.vhd
# Compile Entity "LAB1"
# Compile Architecture "SCHEMATIC" of Entity "LAB1"
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\src\TestBench\lab1_TB.vhd
# Compile Entity "lab1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lab1_tb"
# Compile Configuration "TESTBENCH_FOR_lab1"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\impl1\Lab1.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\..\impl1\Lab1.vhd
# Compile Entity "LAB1"
# Compile Architecture "SCHEMATIC" of Entity "LAB1"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\lab1_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\src\TestBench\lab1_TB.vhd
# Compile Entity "lab1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lab1_tb"
# Compile Configuration "TESTBENCH_FOR_lab1"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_lab1 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7247 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\src\wave.asdb
#  9:18 PM, Monday, February 11, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/Laboras1Test/src/wave.asdb'.
wave 
wave -noreg a
wave -noreg b
wave -noreg c
wave -noreg d
wave -noreg e
wave -noreg f
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\lab1_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_lab1 
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/Laboras1Test/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @200ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @300ns
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @400ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work work -2002  $dsn/../impl1/Lab1.vhd $dsn/src/TestBench/lab1_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\..\impl1\Lab1.vhd
# Compile Entity "LAB1"
# Compile Architecture "SCHEMATIC" of Entity "LAB1"
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\src\TestBench\lab1_TB.vhd
# Compile Entity "lab1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lab1_tb"
# Compile Configuration "TESTBENCH_FOR_lab1"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
SetActiveLib -work
comp -include "C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\impl1\Lab1.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\..\impl1\Lab1.vhd
# Compile Entity "LAB1"
# Compile Architecture "SCHEMATIC" of Entity "LAB1"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\lab1_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\src\TestBench\lab1_TB.vhd
# Compile Entity "lab1_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "lab1_tb"
# Compile Configuration "TESTBENCH_FOR_lab1"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
asim +access +r TESTBENCH_FOR_lab1 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7247 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\1 laboras\Laboras1Test\src\wave.asdb
#  9:22 PM, Monday, February 11, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/Laboras1Test/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/Laboras1Test/src/wave.asdb'.
wave 
wave -noreg a
wave -noreg b
wave -noreg c
wave -noreg d
wave -noreg e
wave -noreg f
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\lab1_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_lab1 
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/1 laboras/Laboras1Test/src/wave.asdb'.
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
