{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 00:58:24 2018 " "Info: Processing started: Wed Nov 14 00:58:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ass -c ass " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ass -c ass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count_clk ass.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at ass.v(24): created implicit net for \"count_clk\"" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ass.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ass.v" { { "Info" "ISGN_ENTITY_NAME" "1 ass " "Info: Found entity 1: ass" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ass " "Info: Elaborating entity \"ass\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "stablizer.v 1 1 " "Warning: Using design file stablizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stablizer " "Info: Found entity 1: stablizer" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stablizer stablizer:stb1 " "Info: Elaborating entity \"stablizer\" for hierarchy \"stablizer:stb1\"" {  } { { "ass.v" "stb1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 stablizer.v(16) " "Warning (10230): Verilog HDL assignment warning at stablizer.v(16): truncated value with size 32 to match size of target (17)" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 stablizer.v(19) " "Warning (10230): Verilog HDL assignment warning at stablizer.v(19): truncated value with size 32 to match size of target (17)" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "switch.v 1 1 " "Warning: Using design file switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Info: Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/switch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:sw1 " "Info: Elaborating entity \"switch\" for hierarchy \"switch:sw1\"" {  } { { "ass.v" "sw1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "divider.v 1 1 " "Warning: Using design file divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divder1 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:divder1\"" {  } { { "ass.v" "divder1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 divider.v(16) " "Warning (10230): Verilog HDL assignment warning at divider.v(16): truncated value with size 32 to match size of target (17)" {  } { { "divider.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Warning: Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt1 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:cnt1\"" {  } { { "ass.v" "cnt1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(17) " "Warning (10230): Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "seg7dev.v 1 1 " "Warning: Using design file seg7dev.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7dev " "Info: Found entity 1: seg7dev" {  } { { "seg7dev.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/seg7dev.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7dev seg7dev:drv1 " "Info: Elaborating entity \"seg7dev\" for hierarchy \"seg7dev:drv1\"" {  } { { "ass.v" "drv1" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg7dev.v(12) " "Warning (10230): Verilog HDL assignment warning at seg7dev.v(12): truncated value with size 8 to match size of target (7)" {  } { { "seg7dev.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/seg7dev.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[0\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[0\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[0\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[0\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[1\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[1\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[1\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[1\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[2\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[2\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[2\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[2\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[3\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[3\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[3\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[3\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[4\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[4\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[4\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[4\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[5\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[5\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[5\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[5\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[6\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[6\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[6\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[6\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "counter:cnt1\|out\[7\] " "Warning (14110): No clock transition on \"counter:cnt1\|out\[7\]\" register due to stuck clock or clock enable" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter:cnt1\|out\[7\] clock GND " "Warning (14130): Reduced register \"counter:cnt1\|out\[7\]\" with stuck clock port to stuck value GND" {  } { { "counter.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/counter.v" 15 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "stablizer:stb1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"stablizer:stb1\|Add0\"" {  } { { "stablizer.v" "Add0" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "stablizer:stb1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"stablizer:stb1\|Add1\"" {  } { { "stablizer.v" "Add1" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 19 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "stablizer:stb1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\"" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stablizer:stb1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"stablizer:stb1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stablizer:stb1\|lpm_add_sub:Add0\|addcore:adder stablizer:stb1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stablizer:stb1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node stablizer:stb1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stablizer:stb1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node stablizer:stb1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stablizer:stb1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs stablizer:stb1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stablizer:stb1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs stablizer:stb1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "stablizer:stb1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add1\"" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stablizer:stb1\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"stablizer:stb1\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 19 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stablizer:stb1\|lpm_add_sub:Add1\|addcore:adder stablizer:stb1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"stablizer:stb1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 19 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[0\] VCC " "Warning (13410): Pin \"led_drv\[0\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[1\] VCC " "Warning (13410): Pin \"led_drv\[1\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[2\] VCC " "Warning (13410): Pin \"led_drv\[2\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[3\] VCC " "Warning (13410): Pin \"led_drv\[3\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[4\] VCC " "Warning (13410): Pin \"led_drv\[4\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[5\] VCC " "Warning (13410): Pin \"led_drv\[5\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[6\] VCC " "Warning (13410): Pin \"led_drv\[6\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[7\] VCC " "Warning (13410): Pin \"led_drv\[7\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[8\] VCC " "Warning (13410): Pin \"led_drv\[8\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[9\] VCC " "Warning (13410): Pin \"led_drv\[9\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[10\] VCC " "Warning (13410): Pin \"led_drv\[10\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[11\] VCC " "Warning (13410): Pin \"led_drv\[11\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[12\] VCC " "Warning (13410): Pin \"led_drv\[12\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led_drv\[13\] VCC " "Warning (13410): Pin \"led_drv\[13\]\" is stuck at VCC" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 18 " "Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "switch:sw1\|out_clk " "Info: Register \"switch:sw1\|out_clk\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[2\] " "Info: Register \"stablizer:stb2\|counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[1\] " "Info: Register \"stablizer:stb2\|counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[0\] " "Info: Register \"stablizer:stb2\|counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[3\] " "Info: Register \"stablizer:stb2\|counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[4\] " "Info: Register \"stablizer:stb2\|counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[5\] " "Info: Register \"stablizer:stb2\|counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[6\] " "Info: Register \"stablizer:stb2\|counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[7\] " "Info: Register \"stablizer:stb2\|counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[8\] " "Info: Register \"stablizer:stb2\|counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[9\] " "Info: Register \"stablizer:stb2\|counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[10\] " "Info: Register \"stablizer:stb2\|counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[11\] " "Info: Register \"stablizer:stb2\|counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[12\] " "Info: Register \"stablizer:stb2\|counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[13\] " "Info: Register \"stablizer:stb2\|counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[14\] " "Info: Register \"stablizer:stb2\|counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[15\] " "Info: Register \"stablizer:stb2\|counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "stablizer:stb2\|counter\[16\] " "Info: Register \"stablizer:stb2\|counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "Warning (15610): No output dependent on input pin \"clear\"" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Info: Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Info: Implemented 59 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 00:58:26 2018 " "Info: Processing ended: Wed Nov 14 00:58:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 00:58:26 2018 " "Info: Processing started: Wed Nov 14 00:58:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ass -c ass " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ass -c ass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ass EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"ass\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Nov 14 2018 00:58:27 " "Info: Started fitting attempt 1 on Wed Nov 14 2018 at 00:58:27" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 00:58:28 2018 " "Info: Processing ended: Wed Nov 14 00:58:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 00:58:29 2018 " "Info: Processing started: Wed Nov 14 00:58:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ass -c ass " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ass -c ass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 00:58:29 2018 " "Info: Processing ended: Wed Nov 14 00:58:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 00:58:30 2018 " "Info: Processing started: Wed Nov 14 00:58:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ass -c ass " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ass -c ass" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 9 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register stablizer:stb1\|counter\[0\] register stablizer:stb1\|counter\[4\] 40.82 MHz 24.5 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.82 MHz between source register \"stablizer:stb1\|counter\[0\]\" and destination register \"stablizer:stb1\|counter\[4\]\" (period= 24.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.500 ns + Longest register register " "Info: + Longest register to register delay is 20.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stablizer:stb1\|counter\[0\] 1 REG LC5_I6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_I6; Fanout = 7; REG Node = 'stablizer:stb1\|counter\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { stablizer:stb1|counter[0] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns stablizer:stb1\|LessThan0~184 2 COMB LC1_I3 1 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC1_I3; Fanout = 1; COMB Node = 'stablizer:stb1\|LessThan0~184'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { stablizer:stb1|counter[0] stablizer:stb1|LessThan0~184 } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 10.800 ns stablizer:stb1\|LessThan0~186 3 COMB LC1_I2 4 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 10.800 ns; Loc. = LC1_I2; Fanout = 4; COMB Node = 'stablizer:stb1\|LessThan0~186'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { stablizer:stb1|LessThan0~184 stablizer:stb1|LessThan0~186 } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 16.100 ns stablizer:stb1\|counter~956 4 COMB LC1_I4 14 " "Info: 4: + IC(2.900 ns) + CELL(2.400 ns) = 16.100 ns; Loc. = LC1_I4; Fanout = 14; COMB Node = 'stablizer:stb1\|counter~956'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { stablizer:stb1|LessThan0~186 stablizer:stb1|counter~956 } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.200 ns) 20.500 ns stablizer:stb1\|counter\[4\] 5 REG LC3_I6 6 " "Info: 5: + IC(3.200 ns) + CELL(1.200 ns) = 20.500 ns; Loc. = LC3_I6; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[4\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { stablizer:stb1|counter~956 stablizer:stb1|counter[4] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 43.90 % ) " "Info: Total cell delay = 9.000 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 56.10 % ) " "Info: Total interconnect delay = 11.500 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { stablizer:stb1|counter[0] stablizer:stb1|LessThan0~184 stablizer:stb1|LessThan0~186 stablizer:stb1|counter~956 stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { stablizer:stb1|counter[0] {} stablizer:stb1|LessThan0~184 {} stablizer:stb1|LessThan0~186 {} stablizer:stb1|counter~956 {} stablizer:stb1|counter[4] {} } { 0.000ns 2.700ns 2.700ns 2.900ns 3.200ns } { 0.000ns 2.700ns 2.700ns 2.400ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns stablizer:stb1\|counter\[4\] 2 REG LC3_I6 6 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_I6; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[4\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk stablizer:stb1|counter[4] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns stablizer:stb1\|counter\[0\] 2 REG LC5_I6 7 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_I6; Fanout = 7; REG Node = 'stablizer:stb1\|counter\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk stablizer:stb1|counter[0] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "20.500 ns" { stablizer:stb1|counter[0] stablizer:stb1|LessThan0~184 stablizer:stb1|LessThan0~186 stablizer:stb1|counter~956 stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "20.500 ns" { stablizer:stb1|counter[0] {} stablizer:stb1|LessThan0~184 {} stablizer:stb1|LessThan0~186 {} stablizer:stb1|counter~956 {} stablizer:stb1|counter[4] {} } { 0.000ns 2.700ns 2.700ns 2.900ns 3.200ns } { 0.000ns 2.700ns 2.700ns 2.400ns 1.200ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "stablizer:stb1\|counter\[4\] pause clk 12.100 ns register " "Info: tsu for register \"stablizer:stb1\|counter\[4\]\" (data pin = \"pause\", clock pin = \"clk\") is 12.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.500 ns + Longest pin register " "Info: + Longest pin to register delay is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns pause 1 PIN PIN_212 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 18; PIN Node = 'pause'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 12.100 ns stablizer:stb1\|counter~956 2 COMB LC1_I4 14 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 12.100 ns; Loc. = LC1_I4; Fanout = 14; COMB Node = 'stablizer:stb1\|counter~956'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { pause stablizer:stb1|counter~956 } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.200 ns) 16.500 ns stablizer:stb1\|counter\[4\] 3 REG LC3_I6 6 " "Info: 3: + IC(3.200 ns) + CELL(1.200 ns) = 16.500 ns; Loc. = LC3_I6; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[4\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { stablizer:stb1|counter~956 stablizer:stb1|counter[4] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 41.21 % ) " "Info: Total cell delay = 6.800 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 58.79 % ) " "Info: Total interconnect delay = 9.700 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { pause stablizer:stb1|counter~956 stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { pause {} pause~out {} stablizer:stb1|counter~956 {} stablizer:stb1|counter[4] {} } { 0.000ns 0.000ns 6.500ns 3.200ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns stablizer:stb1\|counter\[4\] 2 REG LC3_I6 6 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_I6; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[4\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk stablizer:stb1|counter[4] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { pause stablizer:stb1|counter~956 stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { pause {} pause~out {} stablizer:stb1|counter~956 {} stablizer:stb1|counter[4] {} } { 0.000ns 0.000ns 6.500ns 3.200ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[4] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[4] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pause_sta stablizer:stb1\|counter\[2\] 27.800 ns register " "Info: tco from clock \"clk\" to destination pin \"pause_sta\" through register \"stablizer:stb1\|counter\[2\]\" is 27.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns stablizer:stb1\|counter\[2\] 2 REG LC3_I3 6 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_I3; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[2\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk stablizer:stb1|counter[2] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.400 ns + Longest register pin " "Info: + Longest register to pin delay is 19.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stablizer:stb1\|counter\[2\] 1 REG LC3_I3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_I3; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[2\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { stablizer:stb1|counter[2] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.700 ns) 6.200 ns stablizer:stb1\|LessThan1~83 2 COMB LC2_I23 1 " "Info: 2: + IC(3.500 ns) + CELL(2.700 ns) = 6.200 ns; Loc. = LC2_I23; Fanout = 1; COMB Node = 'stablizer:stb1\|LessThan1~83'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { stablizer:stb1|counter[2] stablizer:stb1|LessThan1~83 } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 12.000 ns stablizer:stb1\|LessThan1~85 3 COMB LC8_I2 1 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 12.000 ns; Loc. = LC8_I2; Fanout = 1; COMB Node = 'stablizer:stb1\|LessThan1~85'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { stablizer:stb1|LessThan1~83 stablizer:stb1|LessThan1~85 } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.000 ns) 19.400 ns pause_sta 4 PIN PIN_126 0 " "Info: 4: + IC(2.400 ns) + CELL(5.000 ns) = 19.400 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'pause_sta'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { stablizer:stb1|LessThan1~85 pause_sta } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 53.61 % ) " "Info: Total cell delay = 10.400 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.000 ns ( 46.39 % ) " "Info: Total interconnect delay = 9.000 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { stablizer:stb1|counter[2] stablizer:stb1|LessThan1~83 stablizer:stb1|LessThan1~85 pause_sta } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { stablizer:stb1|counter[2] {} stablizer:stb1|LessThan1~83 {} stablizer:stb1|LessThan1~85 {} pause_sta {} } { 0.000ns 3.500ns 3.100ns 2.400ns } { 0.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.400 ns" { stablizer:stb1|counter[2] stablizer:stb1|LessThan1~83 stablizer:stb1|LessThan1~85 pause_sta } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.400 ns" { stablizer:stb1|counter[2] {} stablizer:stb1|LessThan1~83 {} stablizer:stb1|LessThan1~85 {} pause_sta {} } { 0.000ns 3.500ns 3.100ns 2.400ns } { 0.000ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "stablizer:stb1\|counter\[2\] pause clk -1.200 ns register " "Info: th for register \"stablizer:stb1\|counter\[2\]\" (data pin = \"pause\", clock pin = \"clk\") is -1.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns stablizer:stb1\|counter\[2\] 2 REG LC3_I3 6 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC3_I3; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[2\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk stablizer:stb1|counter[2] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns pause 1 PIN PIN_212 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 18; PIN Node = 'pause'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause } "NODE_NAME" } } { "ass.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/ass.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(2.000 ns) 11.300 ns stablizer:stb1\|counter\[2\] 2 REG LC3_I3 6 " "Info: 2: + IC(6.400 ns) + CELL(2.000 ns) = 11.300 ns; Loc. = LC3_I3; Fanout = 6; REG Node = 'stablizer:stb1\|counter\[2\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { pause stablizer:stb1|counter[2] } "NODE_NAME" } } { "stablizer.v" "" { Text "D:/WorkSpace/Quartus8/ASS6/stablizer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 43.36 % ) " "Info: Total cell delay = 4.900 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 56.64 % ) " "Info: Total interconnect delay = 6.400 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { pause stablizer:stb1|counter[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { pause {} pause~out {} stablizer:stb1|counter[2] {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 2.900ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk stablizer:stb1|counter[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk {} clk~out {} stablizer:stb1|counter[2] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { pause stablizer:stb1|counter[2] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { pause {} pause~out {} stablizer:stb1|counter[2] {} } { 0.000ns 0.000ns 6.400ns } { 0.000ns 2.900ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 00:58:30 2018 " "Info: Processing ended: Wed Nov 14 00:58:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Info: Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
