# system info dec_test_tb on 2022.01.28.22:58:06
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1643378271
#
#
# Files generated for dec_test_tb on 2022.01.28.22:58:06
files:
filepath,kind,attributes,module,is_top
dec_test/testbench/dec_test_tb/simulation/dec_test_tb.v,VERILOG,,dec_test_tb,true
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test.v,VERILOG,,dec_test,false
dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
dec_test/testbench/dec_test_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
dec_test/testbench/dec_test_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
dec_test/testbench/dec_test_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec.sv,SYSTEM_VERILOG,,dec,false
dec_test/testbench/dec_test_tb/simulation/submodules/periodram.v,VERILOG,,dec,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0.v,VERILOG,,dec_test_mm_interconnect_0,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_router,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_router_001,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_cmd_demux,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_cmd_mux,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_cmd_mux,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_rsp_demux,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_rsp_mux,false
dec_test/testbench/dec_test_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_rsp_mux,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,dec_test_mm_interconnect_0_avalon_st_adapter,false
dec_test/testbench/dec_test_tb/simulation/submodules/dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dec_test_tb.dec_test_inst,dec_test
dec_test_tb.dec_test_inst.master,altera_avalon_mm_master_bfm
dec_test_tb.dec_test_inst.sem,dec
dec_test_tb.dec_test_inst.mm_interconnect_0,dec_test_mm_interconnect_0
dec_test_tb.dec_test_inst.mm_interconnect_0.master_m0_translator,altera_merlin_master_translator
dec_test_tb.dec_test_inst.mm_interconnect_0.sem_ctl_slave_translator,altera_merlin_slave_translator
dec_test_tb.dec_test_inst.mm_interconnect_0.sem_ram_slave_translator,altera_merlin_slave_translator
dec_test_tb.dec_test_inst.mm_interconnect_0.master_m0_agent,altera_merlin_master_agent
dec_test_tb.dec_test_inst.mm_interconnect_0.sem_ctl_slave_agent,altera_merlin_slave_agent
dec_test_tb.dec_test_inst.mm_interconnect_0.sem_ram_slave_agent,altera_merlin_slave_agent
dec_test_tb.dec_test_inst.mm_interconnect_0.sem_ctl_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dec_test_tb.dec_test_inst.mm_interconnect_0.sem_ram_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dec_test_tb.dec_test_inst.mm_interconnect_0.router,dec_test_mm_interconnect_0_router
dec_test_tb.dec_test_inst.mm_interconnect_0.router_001,dec_test_mm_interconnect_0_router_001
dec_test_tb.dec_test_inst.mm_interconnect_0.router_002,dec_test_mm_interconnect_0_router_001
dec_test_tb.dec_test_inst.mm_interconnect_0.master_m0_limiter,altera_merlin_traffic_limiter
dec_test_tb.dec_test_inst.mm_interconnect_0.cmd_demux,dec_test_mm_interconnect_0_cmd_demux
dec_test_tb.dec_test_inst.mm_interconnect_0.cmd_mux,dec_test_mm_interconnect_0_cmd_mux
dec_test_tb.dec_test_inst.mm_interconnect_0.cmd_mux_001,dec_test_mm_interconnect_0_cmd_mux
dec_test_tb.dec_test_inst.mm_interconnect_0.rsp_demux,dec_test_mm_interconnect_0_rsp_demux
dec_test_tb.dec_test_inst.mm_interconnect_0.rsp_demux_001,dec_test_mm_interconnect_0_rsp_demux
dec_test_tb.dec_test_inst.mm_interconnect_0.rsp_mux,dec_test_mm_interconnect_0_rsp_mux
dec_test_tb.dec_test_inst.mm_interconnect_0.avalon_st_adapter,dec_test_mm_interconnect_0_avalon_st_adapter
dec_test_tb.dec_test_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dec_test_tb.dec_test_inst.mm_interconnect_0.avalon_st_adapter_001,dec_test_mm_interconnect_0_avalon_st_adapter
dec_test_tb.dec_test_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,dec_test_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dec_test_tb.dec_test_inst.rst_controller,altera_reset_controller
dec_test_tb.dec_test_inst_clk_bfm,altera_avalon_clock_source
dec_test_tb.dec_test_inst_reset_bfm,altera_avalon_reset_source
dec_test_tb.dec_test_inst_sem_export_bfm,altera_conduit_bfm
